<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECEN_5813_Project_2_Harlow_Tichkule: /home/shiril/ecen_5813/project_1_scratch/ECEN5813_Projects_Harlow_Tichkule/include/kl25z/MKL25Z4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ECEN_5813_Project_2_Harlow_Tichkule
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_83392314f42a56359cd1c0d5d2447a7d.html">ECEN5813_Projects_Harlow_Tichkule</a></li><li class="navelem"><a class="el" href="dir_b287fdb218907cd263606edd0b57adbc.html">include</a></li><li class="navelem"><a class="el" href="dir_b2628c241150ebc1e96ea1c8c62e2deb.html">kl25z</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MKL25Z4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MKL25Z4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MKL25Z128FM4</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MKL25Z128FT4</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MKL25Z128LH4</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MKL25Z128VLK4</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          GNU C Compiler - CodeSourcery Sourcery G++</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Reference manual:    KL25P80M48SF0RM, Rev.3, Sep 2012</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2015-02-19</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Build:               b150220</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MKL25Z4</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**     - rev. 1.0 (2012-06-13)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**     - rev. 1.1 (2012-06-21)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**         Update according to reference manual rev. 1.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**     - rev. 1.2 (2012-08-01)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         Device type UARTLP changed to UART0.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**     - rev. 1.3 (2012-10-04)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         Update according to reference manual rev. 3.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 1.4 (2012-11-22)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         MCG module - bit LOLS in MCG_S register renamed to LOLS0.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         NV registers - bit EZPORT_DIS in NV_FOPT register removed.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 1.5 (2013-04-05)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         Changed start of doxygen comment.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**     - rev. 2.1 (2014-07-16)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">**         System initialization and startup updated.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">**     - rev. 2.2 (2014-08-22)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">**         System initialization updated - default clock config changed.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">**     - rev. 2.3 (2014-08-28)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">**         Update of startup files - possibility to override DefaultISR added.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">**     - rev. 2.4 (2014-10-14)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">**         Interrupt INT_LPTimer renamed to INT_LPTMR0.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">**     - rev. 2.5 (2015-02-19)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">**         Renamed interrupt vector LLW to LLWU.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if !defined(MKL25Z4_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define MKL25Z4_H_</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="MKL25Z4_8h.html#a591a7c83570129f77936d0fa78f0d6ad">  103</a></span>&#160;<span class="preprocessor">#define MCU_MKL25Z4</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #error MKL25Z4 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="MKL25Z4_8h.html#a8514d8d6cd73e72192314d085ffaa555">  109</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="MKL25Z4_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  115</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0200u</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="MKL25Z4_8h.html#a548743cf2764e560797b15c2a8b82e59">  117</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0005u</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  130</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 48                 </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  132</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  134</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  135</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  136</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  137</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  138</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  141</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  142</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  143</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  144</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">  145</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a>              = 4,                </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">  146</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a>                    = 5,                </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  147</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 6,                </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">  148</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                    = 7,                </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  149</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 8,                </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  150</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 9,                </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  151</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 10,               </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  152</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 11,               </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">  153</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>                   = 12,               </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">  154</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>                   = 13,               </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">  155</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>                   = 14,               </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  156</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 15,               </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  157</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 16,               </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">  158</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a>                    = 17,               </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">  159</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a>                    = 18,               </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">  160</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a>                    = 19,               </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  161</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 20,               </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  162</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 21,               </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">  163</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a>                     = 22,               </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">  164</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">Reserved39_IRQn</a>              = 23,               </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  165</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  166</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 25,               </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">  167</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  168</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 27,               </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">  169</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 28,               </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">  170</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">Reserved45_IRQn</a>              = 29,               </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  171</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 30,               </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  172</a></span>&#160;  <a class="code" href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 31                </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;} <a class="code" href="group__Interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">   -- Cortex M0 Core Configuration</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#ga2b7180ed347a0e902c5765deb46e650e">  189</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV                  0x0000    </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  190</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#gaddbae1a1b57539f398eb5546a17de8f6">  191</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT                 1         </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">  192</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               2         </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__Cortex__Core__Configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  193</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#include &quot;core_cm0plus.h&quot;              </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__MKL25Z4_8h.html">system_MKL25Z4.h</a>&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structADC__Type.html">  241</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structADC__Type.html#a2d8e01822be6de68dbf4718196f1d83d">  242</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structADC__Type.html#a440cce9a58e10f21220241a51442b71c">  243</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a>;                              </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structADC__Type.html#a089c1cc67b67d8cc7ac213a28d317bf8">  244</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a>;                              </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structADC__Type.html#a790459a24adcd854e7d01d2ff34b57f9">  245</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structADC__Type.html#ac8a4d66d82362aab14f46b3a2947a7b7">  246</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a>;                               </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structADC__Type.html#aca49bcd5d7bc64184e106decf4e7f750">  247</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a>;                               </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structADC__Type.html#a7397e1ccace879809b64c8b689a13418">  248</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a7397e1ccace879809b64c8b689a13418">SC2</a>;                               </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structADC__Type.html#af69704301d23c620abacbbdfa7caa05e">  249</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a>;                               </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structADC__Type.html#a1081f8facbb93133c09e83ef18b90b10">  250</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a>;                               </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structADC__Type.html#a3c2b3bd7317c8347410247700bff991f">  251</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a3c2b3bd7317c8347410247700bff991f">PG</a>;                                </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structADC__Type.html#a2487601e623b6a7c31149b068d9aefca">  252</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a2487601e623b6a7c31149b068d9aefca">MG</a>;                                </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structADC__Type.html#af713fff7638ff0895a2f3096c292380b">  253</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#af713fff7638ff0895a2f3096c292380b">CLPD</a>;                              </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structADC__Type.html#a7bac5a0a1385b76292e97a48d04448bb">  254</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a>;                              </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structADC__Type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">  255</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a>;                              </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structADC__Type.html#a1452eb8d202a03a390a021a8ed791698">  256</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a>;                              </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structADC__Type.html#a57aa0df779b5b476d8b4cd498e11a07d">  257</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a>;                              </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structADC__Type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">  258</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a>;                              </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structADC__Type.html#a18689175e64a715367784c7c84c0200d">  259</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a18689175e64a715367784c7c84c0200d">CLP0</a>;                              </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structADC__Type.html#a46910d599709ae7af9462536607bc7e7">  260</a></span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structADC__Type.html#a7354e8844f8eabbe072fd015e5f321a6">  261</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a7354e8844f8eabbe072fd015e5f321a6">CLMD</a>;                              </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structADC__Type.html#aaf8e34a694e7cefc2f3f750ec6947658">  262</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#aaf8e34a694e7cefc2f3f750ec6947658">CLMS</a>;                              </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structADC__Type.html#ae5a5b0377261f6593f1ad3f51a4681ad">  263</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#ae5a5b0377261f6593f1ad3f51a4681ad">CLM4</a>;                              </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structADC__Type.html#a8c1d865925f38226c6c93f502abfc32d">  264</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a8c1d865925f38226c6c93f502abfc32d">CLM3</a>;                              </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structADC__Type.html#a2c52931453e9fab0bd1fa24a5e771a8c">  265</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a2c52931453e9fab0bd1fa24a5e771a8c">CLM2</a>;                              </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structADC__Type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">  266</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">CLM1</a>;                              </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structADC__Type.html#a8700ba0357efc8ee2066ff4906a196b2">  267</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structADC__Type.html#a8700ba0357efc8ee2066ff4906a196b2">CLM0</a>;                              </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;} <a class="code" href="structADC__Type.html">ADC_Type</a>, *<a class="code" href="group__ADC__Peripheral__Access__Layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga1b28fcb3112387441ecc5fe9251a32e9">  281</a></span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gad1b5275cc9fbdba08614fca93c5e30ef">  282</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            2</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaa64d6563b96bb9c13693c466528decd7">  283</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gad5bd555e9653cefc30e9fdb2834f7a57">  284</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaecd126e0e0812785b36331de88019dde">  285</a></span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga2017fd646769acfc9ad3fab489690612">  286</a></span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              2</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga8b184f4f094f655e551a528ee645df65">  287</a></span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gac443a67da1afc78c3f8a34426efd7fdc">  288</a></span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gad5003f0c5ed33b3daec5b49706c8268a">  289</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga94ca7e6b360271a225562fa44f605ff8">  290</a></span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaa0bc592fecd8cd8d03746f4ccf5e3225">  291</a></span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaebde0a554847713040cf0c43115d809b">  292</a></span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gadf3a31c44266561932604677fa2e0103">  293</a></span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga59c18d80d2f1650011b4e7ab4a78082f">  294</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga2a3bbcd45b1d248c8c1bf03cd69a5ca3">  295</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaa036848fc8ca95617243eed3106b88ff">  296</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga90fd9546a4baed0bb3310256151eab47">  297</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga59b503ad646bea3c6f9496a0845c5618">  298</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga2cb9a9c57990869bcdd2a906bb500ab5">  299</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga34e45f740cbe3d74b8024f94e3b1288c">  300</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga412c1dd72113c5718cf0868df32b93d4">  301</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gac5b2214b1d9c827e78e531fa50f01116">  302</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga2450c7724303c1db5fac00c810437e4c">  303</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga0a8093e23425c874338420fc5d597bb2">  304</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gadf744875fb3c71dbc6d0a7cde6a8b0b4">  305</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga7b605b481843764fbe256fc588629079">  306</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga9ee18d17721b33728716bab21e035534">  307</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7450ced3c2b2df20023c2152f1470640">  324</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  325</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga0046fac9670adad2c5c32406778cb6c5">  326</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_WIDTH                       5</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab2ec3f01d5b560d3f839439b038f3981">  327</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gadc514fb491cf08eb3fb0f27298388645">  328</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1385c936a9440856068dcb917ed9c658">  329</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga08e1237ec15d07ba89984c9195130acb">  330</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_WIDTH                       1</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga565092499830413abb547372e66efab1">  331</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_DIFF_SHIFT))&amp;ADC_SC1_DIFF_MASK)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaa698d898e077003de10a42184de8f124">  332</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  333</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab68ea2489a9dc1ff87bae31ec7274b0c">  334</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_WIDTH                       1</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga63500f6af77c0494e67395a35716285b">  335</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga698a3a178a5b412febc8c0cc849e8896">  336</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad708b138ec734a371a20a990f0c9a27f">  337</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7a8179ad1951c841c5d9897f9021f2dc">  338</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_WIDTH                       1</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9393e3e7b4f420e8871e93d81302ddef">  339</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga849c3ef9995df85776d7d739475cfdd0">  341</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga889634c9b4122a2d39f3a986688a1662">  342</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8fa2164045d99bef7460c95c28cb4c55">  343</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_WIDTH                    2</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  344</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad484c90743265c228af52bf695aaec83">  345</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  346</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gade75565f2366a6435ea80b91998e7c5f">  347</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_WIDTH                      2</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  348</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga3f96490246c5bef5f9ccede781423b22">  349</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  350</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gae6d24075be017a8321d9300eb1e5d960">  351</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_WIDTH                    1</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga83a0b2b8e5d22c85bc752995eadc23c8">  352</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADLSMP_SHIFT))&amp;ADC_CFG1_ADLSMP_MASK)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  353</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  354</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga63a22b10722c4d62a3324fd6ea4c3f47">  355</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_WIDTH                      2</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7407a87e3d32012930901336c97b7694">  356</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  357</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga15e7cf514347ab7f32e2104b1776704e">  358</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab84f3359fdb1c29d76dc7cae2ad5eb31">  359</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_WIDTH                     1</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga614be72cb30e582c26d0b006b1aa9480">  360</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADLPC_SHIFT))&amp;ADC_CFG1_ADLPC_MASK)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  362</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  363</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8094a4c45082321dcca131236ec9d44d">  364</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_WIDTH                    2</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  365</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  366</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga447389268d77124eb2012fd98bfe07ce">  367</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf1fb26c2283d34a20150beacd8ad5fc4">  368</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_WIDTH                     1</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga450ab5053af7a32f369bc1436b35d7f5">  369</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADHSC_SHIFT))&amp;ADC_CFG2_ADHSC_MASK)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  370</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  371</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga31e2fa349f78f0cad60c5c5943361d34">  372</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_WIDTH                   1</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga50dca8b1fee08be88a54965c18aa3f34">  373</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADACKEN_SHIFT))&amp;ADC_CFG2_ADACKEN_MASK)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga5c50199c9b27cb92554a647909c6338a">  374</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  375</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga6a0e2496fffb5263d08f5bd59148a6ad">  376</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_WIDTH                    1</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga6aeafd3ea1d2b27884cf4d6b15818398">  377</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_MUXSEL_SHIFT))&amp;ADC_CFG2_MUXSEL_MASK)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7dadc81f58826b303fb83918820cd177">  379</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  380</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga6ebc6a2da6646c9490242aad02a7f256">  381</a></span>&#160;<span class="preprocessor">#define ADC_R_D_WIDTH                            16</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga170d774b5b873c5b8355cd8a57810f32">  382</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  384</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  385</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga65631a5b115a9ebd77d8a9582b521fbf">  386</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_WIDTH                         16</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga941b887791f6ce780cb100ff3ef98407">  387</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab61d022e3c8d84d77f2895a91c049023">  389</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga5ecccc775bd06291531df6e989024d38">  390</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga5f56ad88d8ebdbcd45307596f13e2eab">  391</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_WIDTH                         16</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaa4d71a13e422a14048307c0acab90841">  392</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaa821d1e2e4575c757e9446da61b2230a">  394</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaab9b293eb54de2d9d246766002e44556">  395</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1496a450e28c3a3e8c5e42f2ea8b128c">  396</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_WIDTH                     2</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  397</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  398</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  399</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2a633ef97e7f3c787aaf3c02a62d5a69">  400</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_WIDTH                      1</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  401</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  402</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga34954b7e5cb86e290b281e2f97b63187">  403</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2966e0d0aec7702984ea3fbbcf19d55e">  404</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_WIDTH                      1</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">  405</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  406</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaa27da559ff9959f248db75fbb95dae6b">  407</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga4e218c948672d8a5db323ab5e570437a">  408</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_WIDTH                      1</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9c0a129086504b0b4a517d9ac2c48690">  409</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gace8c45960f30bb960fd14d268b7eafde">  410</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga195dec335492d561b06a4cc443bae019">  411</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga45b99dd6f1cb246685d7e615ee18efd8">  412</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_WIDTH                       1</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaa7694354f2e8d79359a86e4facdc1996">  413</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga25669c020c8970b55cd619752bdc84d2">  414</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  415</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga24c172267f18356dad141ce0f335e69d">  416</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_WIDTH                      1</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf29a088073467afcfa39e0265ffd3a6a">  417</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  418</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga0e05ad49280a025a87a91279caaf7403">  419</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga4b068246e1bbec777ed479ea7aeb5e30">  420</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_WIDTH                      1</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  421</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  423</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  424</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga5c93062e04d7c6bdb1dd029b4ec64a61">  425</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_WIDTH                       2</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gac693b130e0a9400fe61d0a23f5d59780">  426</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  427</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  428</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2dac2a63e6695131f9a6a010d8b359b2">  429</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_WIDTH                       1</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">  430</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9054cd805b818a928ca4309c717466db">  431</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  432</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga27799cbecb37d0b0fc6d7b38525a6ab1">  433</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_WIDTH                       1</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaa0533bb7840bfc57b7f764013808b74d">  434</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga3a706436447b6113727826e303c3fbe6">  435</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  436</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga29033b0749ea43aa51db8067ac98eff1">  437</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_WIDTH                       1</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga671f5531ad1accd17cbea2f319523a2d">  438</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CALF_SHIFT))&amp;ADC_SC3_CALF_MASK)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga0ec589c9101684eeac4af85452ed3673">  439</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga808101f85e6ceff194c212faacf4bd9d">  440</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga497daa0b976fb712b07c7b99af3c1c9d">  441</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_WIDTH                        1</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1bfd643a932720e0eba32688dca9c795">  442</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  444</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga86de5d25a5433db6e96700e2d000ad07">  445</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga276c4139f34ff98c28f21ca5c12ba04d">  446</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_WIDTH                        16</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad48888faa6b880f4011253b53413f37b">  447</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  449</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  450</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2c28f35e96c28a1db32bf6029ae92579">  451</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_WIDTH                          16</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  452</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9f415258af1bad0159dd605efccd043b">  454</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  455</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gacc13a3964854ecc6a9d6f0f050dc1a6c">  456</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_WIDTH                          16</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaca09277ff124324eca091b84eb116176">  457</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  459</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  460</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7e7faf7b6f19503be1c1e03779834266">  461</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_WIDTH                      6</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad24bf778e8245118707b43a195a7ddf3">  462</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  464</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  465</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8d279839f0eecfe25ec2a9b950021ea7">  466</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_WIDTH                      6</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  467</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga877d163ca4067627ebb29125d75eb757">  469</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaee16600c1dd7fefead073d24320818a4">  470</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga955612117682add70fadf9860ec2dfdb">  471</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_WIDTH                      10</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gac1366655a895ce73fc06cd74002258a5">  472</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaeae73e0daf3e9a9174024850a719768d">  474</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  475</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2a9aa9ff8142549e4afd697e5267eaf5">  476</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_WIDTH                      9</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  477</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  479</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  480</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8fa7c0afca0bdb804fcf82e3d6648378">  481</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_WIDTH                      8</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  482</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  484</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gab34e145666bb569d17f381665d6f5156">  485</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga271788786ba82ca0cf0bb248c4439bad">  486</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_WIDTH                      7</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  487</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  489</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad3035c445e10948c653ac0a028008109">  490</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga61b35be32cc0e2950e790885f09f5fd4">  491</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_WIDTH                      6</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  492</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  494</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  495</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gafbd72c6d21062ae54969ff5325d02b75">  496</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_WIDTH                      6</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  497</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga108adc09b24001dddfd498e14213fea6">  499</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gabe0e92adb89c86d0523958a947288808">  500</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga08860e42aa9517726ef090916e8d0b56">  501</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_WIDTH                      6</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  502</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  504</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  505</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gacd4614c8919c9cce2f22e43d586b6eb1">  506</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_WIDTH                      10</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gad44edd7b22b26259838f02e5348e2449">  507</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga546b5a27d980deed324add231c050a6f">  509</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  510</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga76843806297bbe32f4ec63b75bc506f5">  511</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_WIDTH                      9</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  512</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  514</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga945ed262c088eecda09d679df33ab193">  515</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga44595d48615f41ed1053f627d4a5603b">  516</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_WIDTH                      8</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  517</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  519</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gae83765be6a54aab249c89a0f47afb023">  520</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga40bf7005740ca8f763a10d26956eeb9c">  521</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_WIDTH                      7</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gac77d03fd2d07583049ec6496092b3a40">  522</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  524</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  525</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga58e3dacd9e4ef4f5c5dba4d626304da8">  526</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_WIDTH                      6</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__ADC__Register__Masks.html#ga388deb317a8fa21fa77fc0d5df262966">  527</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  536</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  538</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  539</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            (ADC0)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#gaf635223a5796d02fc2f731139925696d">  541</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE }</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__ADC__Peripheral__Access__Layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  543</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0 }</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga4ec61cea717b410cadc80c71f4c81664">  557</a></span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0,0)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga9a83b6b66f4db147b1c3f952e62b57d5">  558</a></span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0,1)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga74e7b7426570c776cdb8a83a9a20c654">  559</a></span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaf8d364b043484d65f099b0cdbe4a680c">  560</a></span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga75de47a15ded5bfdd1e17fb6a2b430d5">  561</a></span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0,0)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga706ac593b7c7142418e9aaecf7484a6b">  562</a></span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0,1)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga81c4f6279bc8781a0708eab12b457951">  563</a></span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga6625abe45d9bef5adac93e647cd034c3">  564</a></span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaecf9cc86d430a0b004e90ad7baec3fd2">  565</a></span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga616f246beb053dd75afc845afb200c4c">  566</a></span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gafc3e937b7e7ee72630397b81944464b5">  567</a></span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga339951b4f192bd4558b3ddfb0af8fefb">  568</a></span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gac3baf0b5cfa0509588527436dc8bf209">  569</a></span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gab632df3a0ec8f731cff8ee39174e976b">  570</a></span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga5e1e88c6b25c34d7626db9bc893083dd">  571</a></span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gaebf9186fcab82ec589ef815feca0d9ce">  572</a></span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga9c397728a3092a91ad6e5d10fa9b0045">  573</a></span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga84f69d1204a22d5a268f85f7abc868a6">  574</a></span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga23fa57b7d59c8d65105cc7aa21211e61">  575</a></span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#gacdea99a21d7b9ba8c7427a2ed091c996">  576</a></span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga04373c1fa23b3960ac862b36f6594d11">  577</a></span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga85c59c16cd58764654397a537d50575c">  578</a></span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0)</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga564c8c8076bfdbe3f74a9bf77de20fe9">  579</a></span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga6efa6484d9396467ad0c2b3b9583cdd7">  580</a></span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga5e13c2498b80a3492922e32d88d35079">  581</a></span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga18d9c7c3d402716526d6f90bcbe1811a">  582</a></span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga5dca3dc10fac37b7fc668a9664da1607">  583</a></span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga74e1388b9008043dfffab26709577f14">  586</a></span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0,index)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__ADC__Register__Accessor__Macros.html#ga6e68bb0b85f28213a274b53aa8ddfc36">  587</a></span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0,index)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structCMP__Type.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="structCMP__Type.html#ad84d485b61d0a301e766a2b58e0c2b39">  610</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCMP__Type.html#ad84d485b61d0a301e766a2b58e0c2b39">CR0</a>;                                </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="structCMP__Type.html#a47763017202bec732ed0b9fe089f0820">  611</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCMP__Type.html#a47763017202bec732ed0b9fe089f0820">CR1</a>;                                </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="structCMP__Type.html#a47d6d877c8d3ddc7febc7314cf1a0376">  612</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCMP__Type.html#a47d6d877c8d3ddc7febc7314cf1a0376">FPR</a>;                                </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="structCMP__Type.html#a5ba1232e4d84912b6f6110d2b3194cb8">  613</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCMP__Type.html#a5ba1232e4d84912b6f6110d2b3194cb8">SCR</a>;                                </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="structCMP__Type.html#a13eed556a0b4ba771dbe4cf5ff71d156">  614</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCMP__Type.html#a13eed556a0b4ba771dbe4cf5ff71d156">DACCR</a>;                              </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="structCMP__Type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">  615</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structCMP__Type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">MUXCR</a>;                              </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;} <a class="code" href="structCMP__Type.html">CMP_Type</a>, *<a class="code" href="group__CMP__Peripheral__Access__Layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga027ebf4e2c4654b6e863e070cb299128">  629</a></span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#gaccbe9acfec0cbe3a83f7331f899f3240">  630</a></span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#gac3a57bc4a8faf059f7271bca5af68846">  631</a></span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga678da61cf26cf0494da5f50012b39a88">  632</a></span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga5b7c17c68ee9198e701deff8f750ca2b">  633</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#gaf82bcece4b697f01171a785589591a8c">  634</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga9a81a95d8ceda15abb107f3c961e2f03">  651</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga12a965eae39b79d9e6066de9af418df3">  652</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gafd7af0e772ecd7fd11d2eb4048f09c79">  653</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_WIDTH                    2</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga78eaf28aa2956818501310daaeffca74">  654</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab1e98c122818fe880217f72fab932ac2">  655</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98">  656</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga1730d96cf5e35a4784f62cead2556800">  657</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_WIDTH                 3</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga1f6d81f303672acd661263de6da7ea13">  658</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga2492ad39a9661a1217cc26f20bd31ef2">  660</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gacaacf0894bdf41eb49de1ae81075fa2b">  661</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga7b25faa327a2185a3da071a79389ff13">  662</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_WIDTH                         1</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga1f0fd12e9a61eced3f9d44e58269539e">  663</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_EN_SHIFT))&amp;CMP_CR1_EN_MASK)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaaad42787753465406dd5006f228049dd">  664</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga5c273c5f23e09e69a9589a285cbe2c24">  665</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga120cdf47fda0c8899c3b15fbef173008">  666</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_WIDTH                        1</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gac2c253d65771b16bf9124105672e5fbd">  667</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_OPE_SHIFT))&amp;CMP_CR1_OPE_MASK)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc">  668</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaaf826df5b4ff2069e2cb112f03c7b782">  669</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga46446da0422d44c0e8751ad5153da2c5">  670</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_WIDTH                        1</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga7b21f24c4a39952ce03371054c09fd6e">  671</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_COS_SHIFT))&amp;CMP_CR1_COS_MASK)</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga562c151a4679c2b50e20d6418dcc7d99">  672</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f">  673</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gae5e7b72bf604d130e59ff96eb0637568">  674</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_WIDTH                        1</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga773bf2a2c66a8a3658045c17a09c6b25">  675</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_INV_SHIFT))&amp;CMP_CR1_INV_MASK)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga09a2757123048a40e1694dd9454982ee">  676</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga35cfe45cce5ed6925e522e3c4527054a">  677</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga3a69233597774fbe7032908f6aa66b14">  678</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_WIDTH                      1</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab32908b6aa407efc6cf10f244832a078">  679</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_PMODE_SHIFT))&amp;CMP_CR1_PMODE_MASK)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga24b34c51bad9a20f0b0d47b89fdd864b">  680</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       0x20u</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga699c1c25ea54f378c1e6eece319bbca3">  681</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      5</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga1a89d4aa763bf1f77cd5ae0f1878e51d">  682</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_WIDTH                      1</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga61fda6b28c0a7402599a7cce546c3b56">  683</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_TRIGM_SHIFT))&amp;CMP_CR1_TRIGM_MASK)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga70bc3069a7e105b59d01d83b4d1714b1">  684</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2">  685</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga94497da13dcecdf3b9409e6cbfc26223">  686</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_WIDTH                         1</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga2e5439a86a5b43d4216a4dbd4fa5536a">  687</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_WE_SHIFT))&amp;CMP_CR1_WE_MASK)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga899d139651dd67746e73452ff19e892b">  688</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga57cd3f81d8844d4e0509f342ae5170bb">  689</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaf17bc31e3ff078cd89f50f313c70e2e1">  690</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_WIDTH                         1</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab96d1c95a5c8ef96cf9369822ac387f6">  691</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_SE_SHIFT))&amp;CMP_CR1_SE_MASK)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef">  693</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a">  694</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga16a609f3e255b46095dacc337f793c40">  695</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_WIDTH                   8</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627">  696</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga024aec72a28ecdc04a1441cd7a3af23a">  698</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaa508076192a6b9aed5c4d46282c64394">  699</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaa007d32ad58e237ef75b2f8377522203">  700</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_WIDTH                       1</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaff457b5ca15d0bc33dad1e49ac9793cf">  701</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_COUT_SHIFT))&amp;CMP_SCR_COUT_MASK)</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaab44e3da0576b12dd809881323944a1c">  702</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga076d455f0d5bdad02282cbcce6e04c01">  703</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gafa12261badb994918ebf804271b7071b">  704</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_WIDTH                        1</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga3cf21e20fb83bffcac05736f6f7c797d">  705</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_CFF_SHIFT))&amp;CMP_SCR_CFF_MASK)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga876bfa2799338c6b10b152940d25c4a7">  706</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga78595d16db987c96e73ce96fc5436f6b">  707</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaa3ebb15c1b9fed54cbed82844a1ec216">  708</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_WIDTH                        1</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gae9adf37fae856f25e1caf7b4a48a7912">  709</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_CFR_SHIFT))&amp;CMP_SCR_CFR_MASK)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab36859944bb484db243358bb9a1a9692">  710</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaa9d242eac081d0d572e120ea3afa0e6f">  711</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga1d4375450bd0c72af92c50b407993b4e">  712</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_WIDTH                        1</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga4cedf2626e72a16419c72b4bc802063e">  713</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_IEF_SHIFT))&amp;CMP_SCR_IEF_MASK)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7">  714</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga24fc92779af70d4d7fc87102c53b86ca">  715</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga9c790f626e5d216bb11d2801d0b3cfaf">  716</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_WIDTH                        1</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga663074e77d49fc2f2a715957bbcb76c1">  717</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_IER_SHIFT))&amp;CMP_SCR_IER_MASK)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga217e649d3512ff1bba2c22885d768148">  718</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gafafda406631ad26c72187f4df02df484">  719</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaca51e05207b50278babc8481059d7f4d">  720</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_WIDTH                      1</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga37fb4febf635332c87cd88361b4f8875">  721</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_DMAEN_SHIFT))&amp;CMP_SCR_DMAEN_MASK)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaf785bdf33cec5e0e8d03022bd7d92022">  723</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga329adee42ffc5125d3a6a85c6b990311">  724</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga8e19a713becdc4a8e08c852c8b7619e3">  725</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_WIDTH                    6</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaac950bb0c2d158445dd28d3493708637">  726</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gac9eceaf5b3e478eb1a332681c8bcf160">  727</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083">  728</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga13b8ba0afc8ae1587d023582c4c88953">  729</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_WIDTH                    1</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga27c3cbdda69ab132f0a4ac2408221e37">  730</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VRSEL_SHIFT))&amp;CMP_DACCR_VRSEL_MASK)</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08">  731</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga85aa1686a0d5a7de2375bfab7167bb93">  732</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga51050320e7d551cee7eed318b1e863cb">  733</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_WIDTH                    1</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga4d4b6f6bdeaeed839b8f565113dd2717">  734</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_DACEN_SHIFT))&amp;CMP_DACCR_DACEN_MASK)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga6ff83366097d3be5ae93234b68684cf5">  736</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf">  737</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab13393a1fde74f78cfedf110d47c90a5">  738</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_WIDTH                     3</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga31028e9db6d77502d4561380ce1b12fe">  739</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gaba9739da107b2a2b908af338d14df160">  740</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gab686629f56ced4b88c699f0f610dece5">  741</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gacdee0fc76e60f688df7c23e47711a8cd">  742</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_WIDTH                     3</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga23ea598b890c708e1748b52475f92f50">  743</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga5636686e652e5c89b119ff1954c0e98a">  744</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#gafd77773e4a14b8f22b0b00c52a180d0c">  745</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga544ad4474e1dd8b0a374e03575506956">  746</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_WIDTH                     1</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__CMP__Register__Masks.html#ga062f6f254d40b3086bef0c64058f3db4">  747</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSTM_SHIFT))&amp;CMP_MUXCR_PSTM_MASK)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#gaa174cde56b35e3d6a74b2a752296c268">  756</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d">  758</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431">  759</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            (CMP0)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#gad9f05fa33dbe017e0dd089dab69067d7">  761</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__CMP__Peripheral__Access__Layer.html#gacc69654296499d45b2060956a3c8e97f">  763</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga0b4ea995265b027fb308b236b2f0afd4">  777</a></span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0)</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga993cebfc8cb6bcf6caec49cd75218d17">  778</a></span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0)</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#gafc67824f9a3bc92eaf359c91bf1df5b6">  779</a></span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0)</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga4b5f2afaed69d7a475c7b49e6072c2d1">  780</a></span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga35e0e1f16fe611949cc7970ad0119891">  781</a></span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__CMP__Register__Accessor__Macros.html#ga5ee1e22a7f08ec3cdad0083a790b10b3">  782</a></span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="structDAC__Type.html">  804</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="structDAC__Type.html#a0f61f3cd5d904066d9050e97aab24734">  806</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDAC__Type.html#a0f61f3cd5d904066d9050e97aab24734">DATL</a>;                               </div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="structDAC__Type.html#ad8322a8c7a81901521c43219cb6fbca6">  807</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDAC__Type.html#ad8322a8c7a81901521c43219cb6fbca6">DATH</a>;                               </div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  } DAT[2];</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="structDAC__Type.html#abbc4bc85ecfbd85886af621cf49c4464">  809</a></span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="structDAC__Type.html#acee3e246d2964c0a7165755319ad8d72">  810</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDAC__Type.html#acee3e246d2964c0a7165755319ad8d72">SR</a>;                                 </div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="structDAC__Type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">  811</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDAC__Type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">C0</a>;                                 </div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="structDAC__Type.html#afb00f6857479eca5081afacc76b9b621">  812</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDAC__Type.html#afb00f6857479eca5081afacc76b9b621">C1</a>;                                 </div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="structDAC__Type.html#a4128157a759ed11a7ac5b3daf56cd7d2">  813</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDAC__Type.html#a4128157a759ed11a7ac5b3daf56cd7d2">C2</a>;                                 </div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;} <a class="code" href="structDAC__Type.html">DAC_Type</a>, *<a class="code" href="group__DAC__Peripheral__Access__Layer.html#ga152d467d7102d2350a94cd165abdcbcf">DAC_MemMapPtr</a>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga08d6968ef33456980d21911ea2ed00f5">  827</a></span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#gaa16ae55ea8545fdeea11d28e84768d98">  828</a></span>&#160;<span class="preprocessor">#define DAC_DATL_COUNT                           2</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga53b85847dea8002316aa2880d5c27f68">  829</a></span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#gafce897f56e48f350a733e28b92be7e4c">  830</a></span>&#160;<span class="preprocessor">#define DAC_DATH_COUNT                           2</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga689d7e5290e37e3690b476afe279548c">  831</a></span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga535f8efe3924aa0e193dc9a57b4cae83">  832</a></span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga5177a56f528748e9c9e8138a130a289d">  833</a></span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga0960302c90bdaf9930ed8dd663893ec4">  834</a></span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga06d752efe9ec5bab7d61ccf9c2689345">  851</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gad9030129a0f34502c115abd36728d001">  852</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga2e144b8d8608cdec10324e91a1cbf9e7">  853</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_WIDTH                     8</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e">  854</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga98c0e999ae86d666b5d6fa8df700ba6f">  856</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga0056432036b350d3839554982acfbff1">  857</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga72cbacac9b3a086531f44c22b092dd59">  858</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_WIDTH                     4</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga22ebc926dfe59f28a37b532767780fbc">  859</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa">  861</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga5581f254327f3d4e57b161b5c771fb1c">  862</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gadcb5f1b1937eb8c32c8f72c745a60438">  863</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_WIDTH                   1</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga58daf0fee335108d3e29833050e418d8">  864</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFRPBF_SHIFT))&amp;DAC_SR_DACBFRPBF_MASK)</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga662e824677c1a7a94ddd36e90f3d37d5">  865</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gad1df4286616f5369388e865f5f821ae9">  866</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gafaade457f86da4cb0c91752c635da913">  867</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_WIDTH                   1</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga9677e128f12db2c318c7eb821f5af0b1">  868</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFRPTF_SHIFT))&amp;DAC_SR_DACBFRPTF_MASK)</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad">  870</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga956aa991114a1bb71a891e66d7092d1e">  871</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga9248d228f302c3bd0de89d7c27c63e04">  872</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_WIDTH                    1</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga897a82572de7b549bb53f9544086ea6b">  873</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBBIEN_SHIFT))&amp;DAC_C0_DACBBIEN_MASK)</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa">  874</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga1f8eb9a96341365badba1280bed49e05">  875</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga2ad618deb962f38fa6ab6c13a549498f">  876</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_WIDTH                    1</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gabc7d24355da2dbae3e80fe7bb3119e72">  877</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBTIEN_SHIFT))&amp;DAC_C0_DACBTIEN_MASK)</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717">  878</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga97aaa812a3938df3559cb40b893db431">  879</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga57c8de8a35368de6c90e8ff9ac36623d">  880</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_WIDTH                        1</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gad377727f80a52490cc645e637df965e4">  881</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_LPEN_SHIFT))&amp;DAC_C0_LPEN_MASK)</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga7e785d90fec3c1817fc53fea41f41644">  882</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga25e2afd71ee5cc41adde6f072c9d2604">  883</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga2bb237bf7db2d7d9e824dfe9912c46f3">  884</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_WIDTH                    1</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga775041bb7cbeca598c59975d064b39aa">  885</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACSWTRG_SHIFT))&amp;DAC_C0_DACSWTRG_MASK)</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gac6dd81bc6500fc4b972c62bde339f31d">  886</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga32f43711fa193364231213bd67c989f4">  887</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga547d0ba5832758ce518404f6104f583e">  888</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_WIDTH                   1</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gab22f811620842eff6b7b673d5e8d52ea">  889</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACTRGSEL_SHIFT))&amp;DAC_C0_DACTRGSEL_MASK)</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gadc1973eafb50599b83de95422477a1f5">  890</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga495d0702c9899844340d198120a77e33">  891</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga385edb6f2585d5467d43774f1c59e4c9">  892</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_WIDTH                      1</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gafaa49ce63e2c85c050202ac3ed42a7ea">  893</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACRFS_SHIFT))&amp;DAC_C0_DACRFS_MASK)</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a">  894</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gae8835f0083d5a4e588402a32047e95cb">  895</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga3b2dc5824dcc5d49b9ff965081d7b465">  896</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_WIDTH                       1</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga3d62c1a640199695d89ba3ce1c5336d4">  897</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACEN_SHIFT))&amp;DAC_C0_DACEN_MASK)</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd">  899</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga2062351429a9e737c0ac434488b59fe4">  900</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gab50e6bca4706267f07dfc1f4eeb8a817">  901</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_WIDTH                     1</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga49da018be97202b42f8ffc39d5aaa848">  902</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFEN_SHIFT))&amp;DAC_C1_DACBFEN_MASK)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga28373e4d9ae322da4f6a37933a340b78">  903</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x4u</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga779629844ed0967b310e7f2721c54624">  904</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     2</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga091874ce7bc0075a8adc5b7723a4dca6">  905</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_WIDTH                     1</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gabfcb0420c4e52f927d23e6c28554d648">  906</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga091be41dfd851b71978ab7298c372292">  907</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga481f558223c5c36402bebe924bdd00a3">  908</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga8e63cb3e6611af165b26702c407634e6">  909</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_WIDTH                       1</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#gaa0c71561092dc89347f54d470e2924f0">  910</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DMAEN_SHIFT))&amp;DAC_C1_DMAEN_MASK)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga329015367026aaee34f54edcbaab61bb">  912</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0x1u</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga5d43a79719748e490a572fa6cdc75efe">  913</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga71b9bcde20563ba888b87be78c668e84">  914</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_WIDTH                     1</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga8047d00b752e60690bae95e47bd8d75e">  915</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga64b53e5effabf2e736fca6088752e6ea">  916</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0x10u</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga0ab880f693c25ecf491d3b76df611456">  917</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga873a3a43c5446c1a52d13caa495addb7">  918</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_WIDTH                     1</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__DAC__Register__Masks.html#ga63520cda0dd201e556b139f064b82ee3">  919</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gada12ca8452e773fd8f38041872934efc">  928</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x4003F000u)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gadfe0025fe66918c644e110c3b055c955">  930</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gabe3b30df06ec04e5c899efd6e49f1800">  931</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            (DAC0)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#ga2e056d497cd21aa7a51e188e005e9b37">  933</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE }</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__DAC__Peripheral__Access__Layer.html#gab47690040e4d63adc4f324358c27157a">  935</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0 }</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga42102f01d7c10ffe6e888e69befd52cd">  949</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0,0)</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga3ad29b1caa28a60ed8fbb86aa56b76e6">  950</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0,0)</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#gabf88b7108b7dbe4a53e9f8af739e1b94">  951</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0,1)</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga81fd0c2515b08c9925d83d7102815219">  952</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0,1)</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#gaecdc3a290fad8782ff0072d4fb540212">  953</a></span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0)</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga00e22b8e72b6f59cbb7c46c47c71930c">  954</a></span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0)</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga54148f65bd470a8414d0de17427b3c50">  955</a></span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0)</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga1f3d911fd37856fcdd26fe596f884c09">  956</a></span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#gaed832510d2d49d0b46ff29bd65ef0a15">  959</a></span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0,index)</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__DAC__Register__Accessor__Macros.html#ga0c1025944a54ab896169911f32453cf1">  960</a></span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0,index)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="structDMA__Type.html">  982</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a8049b5654491886d2ac76dd2a8d33b9d">  983</a></span>&#160;       uint8_t RESERVED_0[256];</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="structDMA__Type.html#af772e8c5ccda72b23f6460494c12857a">  985</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Type.html#af772e8c5ccda72b23f6460494c12857a">SAR</a>;                               </div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="structDMA__Type.html#adbc7cbe9425704ce98e9d8485ff2a555">  986</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Type.html#adbc7cbe9425704ce98e9d8485ff2a555">DAR</a>;                               </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="structDMA__Type.html#af4baee4fdddfd3bea47a776541500832">  988</a></span>&#160;      <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Type.html#af4baee4fdddfd3bea47a776541500832">DSR_BCR</a>;                           </div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;             uint8_t RESERVED_0[3];</div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a7e5029eae45531c7e4f42c65fb3eb823">  991</a></span>&#160;        <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structDMA__Type.html#a7e5029eae45531c7e4f42c65fb3eb823">DSR</a>;                                </div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      } DMA_DSR_ACCESS8BIT;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    };</div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="structDMA__Type.html#afa67688eee65935f79df815d47c7e400">  994</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structDMA__Type.html#afa67688eee65935f79df815d47c7e400">DCR</a>;                               </div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  } DMA[4];</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;} <a class="code" href="structDMA__Type.html">DMA_Type</a>, *<a class="code" href="group__DMA__Peripheral__Access__Layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a>;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga5e8089b8febb548b3b294eefc5ec71d1"> 1009</a></span>&#160;<span class="preprocessor">#define DMA_SAR_REG(base,index)                  ((base)-&gt;DMA[index].SAR)</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gabc06993280d6aa648616aab30d60f98c"> 1010</a></span>&#160;<span class="preprocessor">#define DMA_SAR_COUNT                            4</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga89d9e3b09d60594f95d15b03c11d4e1e"> 1011</a></span>&#160;<span class="preprocessor">#define DMA_DAR_REG(base,index)                  ((base)-&gt;DMA[index].DAR)</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga3609c6bba6a46aa22a3d96a2bc24338a"> 1012</a></span>&#160;<span class="preprocessor">#define DMA_DAR_COUNT                            4</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gaa208e6c9ac3914ff9670b27aa2a6bd80"> 1013</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REG(base,index)              ((base)-&gt;DMA[index].DSR_BCR)</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga53e0ebd6a3892d90b1771598edec2799"> 1014</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_COUNT                        4</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga8917566774c0e389162780e01c2dfe57"> 1015</a></span>&#160;<span class="preprocessor">#define DMA_DSR_REG(base,index)                  ((base)-&gt;DMA[index].DMA_DSR_ACCESS8BIT.DSR)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga3897ed1e783e35016fe929f0daec2c06"> 1016</a></span>&#160;<span class="preprocessor">#define DMA_DSR_COUNT                            4</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gae8a6edbedff5e645a72bea01af62b38b"> 1017</a></span>&#160;<span class="preprocessor">#define DMA_DCR_REG(base,index)                  ((base)-&gt;DMA[index].DCR)</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga14084a16e05484453842dac03dec13fd"> 1018</a></span>&#160;<span class="preprocessor">#define DMA_DCR_COUNT                            4</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/* SAR Bit Fields */</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga990e3ca99cc1d75f5942432959953048"> 1035</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga869308e6de564860ede4d607b19bce31"> 1036</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_SHIFT                        0</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga3e4de5d4467bc1b7adcbc6553e82debe"> 1037</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_WIDTH                        32</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga68e0d9de2ef332cbd1a302d177a29848"> 1038</a></span>&#160;<span class="preprocessor">#define DMA_SAR_SAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SAR_SAR_SHIFT))&amp;DMA_SAR_SAR_MASK)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/* DAR Bit Fields */</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gad24e68800bcb03e0d2ffad9b026d5c28"> 1040</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga6dc575769385f559893116dabe37a002"> 1041</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_SHIFT                        0</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga32374038ba28c95dcc9d883b76d02393"> 1042</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_WIDTH                        32</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga61f5171a3627441884096a69a3f33ca5"> 1043</a></span>&#160;<span class="preprocessor">#define DMA_DAR_DAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DAR_DAR_SHIFT))&amp;DMA_DAR_DAR_MASK)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/* DSR_BCR Bit Fields */</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga51f1a407dbca889f0b21bb1eeaa1c5d0"> 1045</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_MASK                     0xFFFFFFu</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga7eb36602370f4118640f57d51913ff89"> 1046</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_SHIFT                    0</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga0a9d4265d2bcdf6fd8f75b714d330357"> 1047</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_WIDTH                    24</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa1f47d8804ae4a1f26265869b29a3a36"> 1048</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BCR_SHIFT))&amp;DMA_DSR_BCR_BCR_MASK)</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaaa733d9c65fb074a9e836b8abaa8173f"> 1049</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_MASK                    0x1000000u</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa9063734a56a62385b42210acedc3144"> 1050</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_SHIFT                   24</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga59605c538146a2c10f92f8e9ffbb9b44"> 1051</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_WIDTH                   1</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gabce1208a3f9255c41fa7cbabdd2c4469"> 1052</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_DONE_SHIFT))&amp;DMA_DSR_BCR_DONE_MASK)</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga517e206a9b5422e95b875d13973d6888"> 1053</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_MASK                     0x2000000u</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa9f53140b5fb6fbbf7cae9d4190bac47"> 1054</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_SHIFT                    25</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga0c66814da26bdc4e1fde6c3bfaf944ff"> 1055</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_WIDTH                    1</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa4547c9bbe3b978b4b7e7154b68b416b"> 1056</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BSY_SHIFT))&amp;DMA_DSR_BCR_BSY_MASK)</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga24c6d2ae6aa7b472b69e357ef0729902"> 1057</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_MASK                     0x4000000u</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gae04420d59dbb4e54831ac0ddb67d6f74"> 1058</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_SHIFT                    26</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa4c34125db433722e4d28f29d4e874bc"> 1059</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_WIDTH                    1</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga00d940be4f5f290d9dedfe7d68ba9c4c"> 1060</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_REQ_SHIFT))&amp;DMA_DSR_BCR_REQ_MASK)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga958e11f5f7fed3d90bdb94d1c1ff4179"> 1061</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_MASK                     0x10000000u</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga7219c99c1ea8c8a5c029fc998753606b"> 1062</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_SHIFT                    28</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga97bf7a6b0ab9c0bb21f607786760084b"> 1063</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_WIDTH                    1</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga6ea6e06351bf5e63cd8aa00cc94ad5fe"> 1064</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BED_SHIFT))&amp;DMA_DSR_BCR_BED_MASK)</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga64861328d89d08de32a89fb60eee1f78"> 1065</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_MASK                     0x20000000u</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gab1def5f4a93f7f0ed1d7c5d854471358"> 1066</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_SHIFT                    29</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga3d521688322ecf823a6e3550104db63e"> 1067</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_WIDTH                    1</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga6257b11e599a213bf9ed81660cd56b17"> 1068</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BES_SHIFT))&amp;DMA_DSR_BCR_BES_MASK)</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga13eeb687ddb49b15676a60ddfbddee0d"> 1069</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_MASK                      0x40000000u</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gace7b8188826674cd34c5add3421efa36"> 1070</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_SHIFT                     30</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac7b5cfb72532ff5544d83df5c5902816"> 1071</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_WIDTH                     1</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaf926778a7d3d3a8e31f96037f9ab0d0e"> 1072</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_CE_SHIFT))&amp;DMA_DSR_BCR_CE_MASK)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* DCR Bit Fields */</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga1e5f344c33c6cb40d3c1e0761a18569f"> 1074</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_MASK                        0x3u</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga4fa245f27d90146588583445b590c8da"> 1075</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_SHIFT                       0</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gadea4406d81741776a9697d62297b34b7"> 1076</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_WIDTH                       2</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga80d528487ff453ad561f9c879a2bc853"> 1077</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH2_SHIFT))&amp;DMA_DCR_LCH2_MASK)</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga8d1ad8ec1d2dbb188583222b1a4d0442"> 1078</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_MASK                        0xCu</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga7794ccc91b5f4ebe6e45a26f6dacb13b"> 1079</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_SHIFT                       2</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga26a70cd827c6637df5ae8dbf3c081b1e"> 1080</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_WIDTH                       2</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gae057fb5ad2e80bffc35fe684e8892661"> 1081</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH1_SHIFT))&amp;DMA_DCR_LCH1_MASK)</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga87b016be181c05a161edb3cf1659c85e"> 1082</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_MASK                      0x30u</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac1a09d071e57c1cb8b3a89f102c5bd53"> 1083</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_SHIFT                     4</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gad076cd18f7ff763cf9488a06427947a2"> 1084</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_WIDTH                     2</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gad9c5a682d0096224948bdc2e887a4bc3"> 1085</a></span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LINKCC_SHIFT))&amp;DMA_DCR_LINKCC_MASK)</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga8ac0ee4daba5e6b55e3dacf8850c6d85"> 1086</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_MASK                       0x80u</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga9d98a83ee41a26845e41b7cd8917479a"> 1087</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_SHIFT                      7</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga3f3582ca7217413320b05eadb6078d2f"> 1088</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_WIDTH                      1</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga476c8df5ed90b6fcb6a965e58d15c979"> 1089</a></span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_D_REQ_SHIFT))&amp;DMA_DCR_D_REQ_MASK)</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga0d30381585aa7d7a13a3b5d349187781"> 1090</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_MASK                        0xF00u</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga83936f94b10ed7a680004a898274875c"> 1091</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_SHIFT                       8</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga4b12ed4d8f80e420ea7db1302a9be1d0"> 1092</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_WIDTH                       4</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gabb9c13671b43c6561c6ee77e0158665d"> 1093</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DMOD_SHIFT))&amp;DMA_DCR_DMOD_MASK)</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac1240160400703410f467f172117850f"> 1094</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_MASK                        0xF000u</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga72bcd718d03993e1f6faaef56f87c317"> 1095</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_SHIFT                       12</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga7eaf5c5d432f5eea2555aa0739338895"> 1096</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_WIDTH                       4</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gae478a83c676d7a843fa9e25f029def9c"> 1097</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SMOD_SHIFT))&amp;DMA_DCR_SMOD_MASK)</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaaaca42eb6474221a4e91f687194fafd6"> 1098</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START_MASK                       0x10000u</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga86b820fe50e65e5c67d14ba4d3d36c6c"> 1099</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START_SHIFT                      16</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga0fa69f377ff9dd8acfc551e456c6122e"> 1100</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START_WIDTH                      1</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac66b6bed7583d0953f62bcf9739f5b48"> 1101</a></span>&#160;<span class="preprocessor">#define DMA_DCR_START(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_START_SHIFT))&amp;DMA_DCR_START_MASK)</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga2b7bfbe2aea8f1b41a42795ff78c4fd5"> 1102</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_MASK                       0x60000u</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga6b04b13ff50c5d9247f9a12dd582d511"> 1103</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_SHIFT                      17</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa02d1b7d740993a778f38d215fd667be"> 1104</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_WIDTH                      2</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaf044df6bf3889f7166fafff5ceab4f67"> 1105</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DSIZE_SHIFT))&amp;DMA_DCR_DSIZE_MASK)</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gad93bc8cb86ddeb7a40d9cd80011f8ee7"> 1106</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_MASK                        0x80000u</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga9a4a7d49cd76a2821e2cf192d3a49fcd"> 1107</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_SHIFT                       19</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaed2cd3e25ad082e7ae21aba61a3f3b64"> 1108</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_WIDTH                       1</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga65b9cb449f4a082b9151c4d2c3bbea8a"> 1109</a></span>&#160;<span class="preprocessor">#define DMA_DCR_DINC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DINC_SHIFT))&amp;DMA_DCR_DINC_MASK)</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga5be9c16cc5eddfdd04e7820f698cd401"> 1110</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_MASK                       0x300000u</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga4229a9ea2db9960308edf51034836083"> 1111</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_SHIFT                      20</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga85bf35acc5d87a53b05d90d34593b147"> 1112</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_WIDTH                      2</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac99e697c8ad0a82435cbf3ccce099886"> 1113</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SSIZE_SHIFT))&amp;DMA_DCR_SSIZE_MASK)</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga5fff4a843815ef45cffdc31104379644"> 1114</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_MASK                        0x400000u</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gad73f08f2770d56b3d6fd8bf6b9ff1cb9"> 1115</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_SHIFT                       22</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga6d41964d1cc23e9a622cfdec3d7d611e"> 1116</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_WIDTH                       1</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga3c4cca7ebdd28fafc626c23e579227c5"> 1117</a></span>&#160;<span class="preprocessor">#define DMA_DCR_SINC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SINC_SHIFT))&amp;DMA_DCR_SINC_MASK)</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga69c12559da76c7de9d21298f3a8815f4"> 1118</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_MASK                      0x800000u</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac11bbaa46006b670a6e2dcd34bd28dde"> 1119</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_SHIFT                     23</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga9a5987e6b0590f7cb760dbcfc39f55c8"> 1120</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_WIDTH                     1</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga5ca26d27641e4233d06613d520653944"> 1121</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_EADREQ_SHIFT))&amp;DMA_DCR_EADREQ_MASK)</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa6a92e7768984e640413eea5ef5da08b"> 1122</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA_MASK                          0x10000000u</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gafe71d9df8ce9ecf93c694cd325f50309"> 1123</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA_SHIFT                         28</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga0dcd3ba09287e68b4920255507f6de4d"> 1124</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA_WIDTH                         1</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gad10824b0ee56446dfb75588739985ee7"> 1125</a></span>&#160;<span class="preprocessor">#define DMA_DCR_AA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_AA_SHIFT))&amp;DMA_DCR_AA_MASK)</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga3c0beb03627ee2982c2fd1d332118d7f"> 1126</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS_MASK                          0x20000000u</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaa453b5d53f87d5534ca546c4c6bef60f"> 1127</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS_SHIFT                         29</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga1db9957fdd2616dccaa1721b5b6eda88"> 1128</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS_WIDTH                         1</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gae0abb59f2ee7db3100b218c5e8425918"> 1129</a></span>&#160;<span class="preprocessor">#define DMA_DCR_CS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_CS_SHIFT))&amp;DMA_DCR_CS_MASK)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaf7a7b51a343f7ce8a595f528aae583be"> 1130</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_MASK                         0x40000000u</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gafc3838d15550b818d421a160ea57a247"> 1131</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_SHIFT                        30</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga02ab90e474f0ac0c2efaae8851a39eb0"> 1132</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_WIDTH                        1</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga5679f508c1d116a1caeac40591e72a19"> 1133</a></span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_ERQ_SHIFT))&amp;DMA_DCR_ERQ_MASK)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gac5427564104425fdb45a492386cf05e7"> 1134</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_MASK                        0x80000000u</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gaee74e1c480eec935c3864d892445db29"> 1135</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_SHIFT                       31</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#gace5ae2ca282b57b0d9dfaf0753fe6586"> 1136</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_WIDTH                       1</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__DMA__Register__Masks.html#ga715e71ce79ff150e5b9be7fc61a7bb8f"> 1137</a></span>&#160;<span class="preprocessor">#define DMA_DCR_EINT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_EINT_SHIFT))&amp;DMA_DCR_EINT_MASK)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 1146</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#ga4103044f9ca209772f513dc694513ffb"> 1148</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 1149</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             (DMA0)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 1151</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__DMA__Peripheral__Access__Layer.html#gada914e90165e25ae4eeddf5175920e77"> 1153</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga6f8523733d96c977bb1be7b229f6f31e"> 1167</a></span>&#160;<span class="preprocessor">#define DMA_SAR0                                 DMA_SAR_REG(DMA0,0)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gaead570256012035a8f2d34f11f29f715"> 1168</a></span>&#160;<span class="preprocessor">#define DMA_DAR0                                 DMA_DAR_REG(DMA0,0)</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga1e307ee43640b1787abd43220a13261a"> 1169</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR0                             DMA_DSR_BCR_REG(DMA0,0)</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga0d75915e03e74daaa2a241c76709026c"> 1170</a></span>&#160;<span class="preprocessor">#define DMA_DSR0                                 DMA_DSR_REG(DMA0,0)</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gaf9babba3fbd87c9b8f6576debd40763c"> 1171</a></span>&#160;<span class="preprocessor">#define DMA_DCR0                                 DMA_DCR_REG(DMA0,0)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gab629805f8468a977ef2180800b1b5d80"> 1172</a></span>&#160;<span class="preprocessor">#define DMA_SAR1                                 DMA_SAR_REG(DMA0,1)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga0e0119a92aa13bcda3b749f1b7e96056"> 1173</a></span>&#160;<span class="preprocessor">#define DMA_DAR1                                 DMA_DAR_REG(DMA0,1)</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga745f8b312e0860053ab0d462ce38eda5"> 1174</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR1                             DMA_DSR_BCR_REG(DMA0,1)</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gadbee18b1bd30af7f73cb5e308334d928"> 1175</a></span>&#160;<span class="preprocessor">#define DMA_DSR1                                 DMA_DSR_REG(DMA0,1)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gae50b361d7562cbb227c52837d76186c3"> 1176</a></span>&#160;<span class="preprocessor">#define DMA_DCR1                                 DMA_DCR_REG(DMA0,1)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga2b68587bd18cd8175cac0414228523a7"> 1177</a></span>&#160;<span class="preprocessor">#define DMA_SAR2                                 DMA_SAR_REG(DMA0,2)</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga165f8d3ee80ef8711efb6111da1bbcef"> 1178</a></span>&#160;<span class="preprocessor">#define DMA_DAR2                                 DMA_DAR_REG(DMA0,2)</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga3bcbeffc31fee2e680aad71241647908"> 1179</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR2                             DMA_DSR_BCR_REG(DMA0,2)</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga3f48036ff3e6ae154d18f0245e63f556"> 1180</a></span>&#160;<span class="preprocessor">#define DMA_DSR2                                 DMA_DSR_REG(DMA0,2)</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga9f71b6e0731e84581c640953189388b4"> 1181</a></span>&#160;<span class="preprocessor">#define DMA_DCR2                                 DMA_DCR_REG(DMA0,2)</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga17254af1b9dcb368291abba29110e09a"> 1182</a></span>&#160;<span class="preprocessor">#define DMA_SAR3                                 DMA_SAR_REG(DMA0,3)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gafd140aac263136348c79b8602240c865"> 1183</a></span>&#160;<span class="preprocessor">#define DMA_DAR3                                 DMA_DAR_REG(DMA0,3)</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga2a04185b5cc8cfc7c38c8305db007521"> 1184</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR3                             DMA_DSR_BCR_REG(DMA0,3)</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga71f2bebcd1d3ce5e547f4ffd28107c6e"> 1185</a></span>&#160;<span class="preprocessor">#define DMA_DSR3                                 DMA_DSR_REG(DMA0,3)</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#gaef70919394fc3fee281761ed689c7d05"> 1186</a></span>&#160;<span class="preprocessor">#define DMA_DCR3                                 DMA_DCR_REG(DMA0,3)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga57b576acd2e1fe48b4de69b3744f5c31"> 1189</a></span>&#160;<span class="preprocessor">#define DMA_SAR(index)                           DMA_SAR_REG(DMA0,index)</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga12c5436caa647bcc151869ce8dd11ae9"> 1190</a></span>&#160;<span class="preprocessor">#define DMA_DAR(index)                           DMA_DAR_REG(DMA0,index)</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga2e7c37909967bf1dbef49c5dd36a4630"> 1191</a></span>&#160;<span class="preprocessor">#define DMA_DSR_BCR(index)                       DMA_DSR_BCR_REG(DMA0,index)</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga1d8dce59fe1bc14c72aae4eb53e8242e"> 1192</a></span>&#160;<span class="preprocessor">#define DMA_DSR(index)                           DMA_DSR_REG(DMA0,index)</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__DMA__Register__Accessor__Macros.html#ga4b180d4e51dbf0b420d8ddb03cd2fa48"> 1193</a></span>&#160;<span class="preprocessor">#define DMA_DCR(index)                           DMA_DCR_REG(DMA0,index)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="structDMAMUX__Type.html"> 1215</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="structDMAMUX__Type.html#a0279b54399dafc0d96252883dff6ec33"> 1216</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[4];                           </div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;} <a class="code" href="structDMAMUX__Type.html">DMAMUX_Type</a>, *<a class="code" href="group__DMAMUX__Peripheral__Access__Layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#ga246b1b8df42388bb02a10a8c043f3f4b"> 1230</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#ga142bd4d929a1397622dd8a716558f3bb"> 1231</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       4</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 1248</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 1249</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga9b947a126e06365ad99d034bc2b83a9f"> 1250</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_WIDTH                6</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga26ed125b670223f11ea326335729bb9b"> 1251</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 1252</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 1253</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga4347d4c10306b9fe0312c3177663037c"> 1254</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_WIDTH                  1</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga7f31af225c1b0eca76b430ba76b5e516"> 1255</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 1256</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 1257</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#ga57ded2f46a334c71662b5d66ce04ec5f"> 1258</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_WIDTH                  1</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Masks.html#gaa2db13a0c108bf15d36830b42495686c"> 1259</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#ga53dad94854927e3f0d04159ddae91b12"> 1268</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE                             (0x40021000u)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#gab65f26d32cad2fbb14838d5c831203ec"> 1270</a></span>&#160;<span class="preprocessor">#define DMAMUX0                                  ((DMAMUX_Type *)DMAMUX0_BASE)</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#ga403b61d306820e4e1113c636300004a3"> 1271</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE_PTR                         (DMAMUX0)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 1273</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX0_BASE }</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__DMAMUX__Peripheral__Access__Layer.html#gaad218c12978071501dc2899f0624de4b"> 1275</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0 }</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">/* DMAMUX0 */</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#gafbdd08eec205390f76af0e1e2aa323cf"> 1289</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG0                           DMAMUX_CHCFG_REG(DMAMUX0,0)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#ga8c0edd8cf3e5d5f046ceb4df69c8724b"> 1290</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG1                           DMAMUX_CHCFG_REG(DMAMUX0,1)</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#gaa1b0bee7c4b71acced055cef09768a29"> 1291</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG2                           DMAMUX_CHCFG_REG(DMAMUX0,2)</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#ga91901af15d28d4df4369689afa83ed91"> 1292</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG3                           DMAMUX_CHCFG_REG(DMAMUX0,3)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group__DMAMUX__Register__Accessor__Macros.html#ga85c63a44a623413d6615ecf2e1957fd8"> 1295</a></span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG(index)                     DMAMUX_CHCFG_REG(DMAMUX0,index)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">   -- FGPIO Peripheral Access Layer</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html"> 1317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html#a7687ed151bb22b61df62c1161a7ea041"> 1318</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFGPIO__Type.html#a7687ed151bb22b61df62c1161a7ea041">PDOR</a>;                              </div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html#a51987694e33ef0a0d79e45f27621767c"> 1319</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structFGPIO__Type.html#a51987694e33ef0a0d79e45f27621767c">PSOR</a>;                              </div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html#a34fb9ec4faa6844853bcf05c48cceb4a"> 1320</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structFGPIO__Type.html#a34fb9ec4faa6844853bcf05c48cceb4a">PCOR</a>;                              </div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html#ac4d469435865de374da0405520c9f524"> 1321</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structFGPIO__Type.html#ac4d469435865de374da0405520c9f524">PTOR</a>;                              </div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html#a3ee5e535bc4b3d1bd61cd9a853173d60"> 1322</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structFGPIO__Type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">PDIR</a>;                              </div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="structFGPIO__Type.html#ad3b41ef02e6bfbe52a8459b45c3e3559"> 1323</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structFGPIO__Type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">PDDR</a>;                              </div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;} <a class="code" href="structFGPIO__Type.html">FGPIO_Type</a>, *<a class="code" href="group__FGPIO__Peripheral__Access__Layer.html#ga91697dd2b92bb54c1121e72335179c3d">FGPIO_MemMapPtr</a>;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">/* FGPIO - Register accessors */</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gacc864141de88d48cc2bcfeb7e7561355"> 1337</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_REG(base)                     ((base)-&gt;PDOR)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga54a29c014c762391371b2f8dce53a89d"> 1338</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_REG(base)                     ((base)-&gt;PSOR)</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gafc8a737aad6f10b837eea247f548c2c9"> 1339</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_REG(base)                     ((base)-&gt;PCOR)</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga437196d610550fb3c534d267d06199b8"> 1340</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_REG(base)                     ((base)-&gt;PTOR)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gacfddb4a1de217cf1491c5dd88fca546a"> 1341</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_REG(base)                     ((base)-&gt;PDIR)</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gab7e22aa4413933045d874108bdf09478"> 1342</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_REG(base)                     ((base)-&gt;PDDR)</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga36d3575737128f82053b0b713c2ba12c"> 1359</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gac47066e363d078fd698fccc3e2717b7e"> 1360</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     0</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga9b1fe6edd5127c208d3493e301c71b14"> 1361</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_WIDTH                     32</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gafab743986cbbf8fdbf9ed322104e413d"> 1362</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDOR_PDO_SHIFT))&amp;FGPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gae9ca2771800b24b305bfa09312e2ee3e"> 1364</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga8a5cd9350700e90d57dfc2d6b27f9184"> 1365</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    0</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga286b339b121956a6ade2ef7972cec493"> 1366</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_WIDTH                    32</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gab91ddcf26e7cb532e95e1aadef87b8a9"> 1367</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PSOR_PTSO_SHIFT))&amp;FGPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga07265e812fba9f953394d6e9dfe82aab"> 1369</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gaa72cbc41d1494dfea7662eede74ee2a1"> 1370</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    0</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga3a29745d436f25501928b7805b664dbd"> 1371</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_WIDTH                    32</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga3e6a01871116d6b24b154bd78ff62963"> 1372</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PCOR_PTCO_SHIFT))&amp;FGPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gab0e5427135589fc107fe4b465e5c767f"> 1374</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gae2127729a1021dc8d34d55a758102213"> 1375</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    0</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga955ad8c4841ec2991695a2e5414c3a45"> 1376</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_WIDTH                    32</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gad88e5aa39295cd2c0d225f417f6c741a"> 1377</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PTOR_PTTO_SHIFT))&amp;FGPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga49077fe6b4cbd499bfa84f4b4c1be74c"> 1379</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gaadc2ff381ef7eb1254eaab329f935aae"> 1380</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     0</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga06255ed771f5d553b60bb1066f0fcbb5"> 1381</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_WIDTH                     32</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gaa197ae1640b4c22ba461518f607c5608"> 1382</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDIR_PDI_SHIFT))&amp;FGPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gad20f346c1d3d80b99ea1dc94aa53898d"> 1384</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gaae41c1c9d3ee91071f4f2a58b771754e"> 1385</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     0</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#ga5701b7b4c433af8c20fe57ef34fd782d"> 1386</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_WIDTH                     32</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Masks.html#gae925ac53df59629914dc58fcf60d4480"> 1387</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDDR_PDD_SHIFT))&amp;FGPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga5be504106abad77cbd9d7d05bce089bb"> 1396</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE                              (0xF80FF000u)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#gae9c9828758a8c2a392181efa5f88ff23"> 1398</a></span>&#160;<span class="preprocessor">#define FGPIOA                                   ((FGPIO_Type *)FGPIOA_BASE)</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#gab3a191da68ebf432fd4f94966600d287"> 1399</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE_PTR                          (FGPIOA)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#gae82f132d064f5a999cb0191619628cd4"> 1401</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE                              (0xF80FF040u)</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#gab6c2eaacd50ab03a400e2cf6fcff5e62"> 1403</a></span>&#160;<span class="preprocessor">#define FGPIOB                                   ((FGPIO_Type *)FGPIOB_BASE)</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#gab93f90411688e9bf030a19bda18ba512"> 1404</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE_PTR                          (FGPIOB)</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga5a8489a84c23b5ff6aae4e0d3048c861"> 1406</a></span>&#160;<span class="preprocessor">#define FGPIOC_BASE                              (0xF80FF080u)</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga587b64f3ba8e092c9b25a04c4129c6ae"> 1408</a></span>&#160;<span class="preprocessor">#define FGPIOC                                   ((FGPIO_Type *)FGPIOC_BASE)</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga6e8da1b292ae2db0692bbb91a63eb0cc"> 1409</a></span>&#160;<span class="preprocessor">#define FGPIOC_BASE_PTR                          (FGPIOC)</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga5b3caca7e9c439b235d8390e79731b88"> 1411</a></span>&#160;<span class="preprocessor">#define FGPIOD_BASE                              (0xF80FF0C0u)</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga1a5d3d931f255610ab606286b6f50690"> 1413</a></span>&#160;<span class="preprocessor">#define FGPIOD                                   ((FGPIO_Type *)FGPIOD_BASE)</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga9c6c1b7ee627c12dd837efcb09e23d15"> 1414</a></span>&#160;<span class="preprocessor">#define FGPIOD_BASE_PTR                          (FGPIOD)</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga2de7ad1c5fbb15d6ffaecdc3b4653774"> 1416</a></span>&#160;<span class="preprocessor">#define FGPIOE_BASE                              (0xF80FF100u)</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga3692c54389ee20cfac5582c942daffc9"> 1418</a></span>&#160;<span class="preprocessor">#define FGPIOE                                   ((FGPIO_Type *)FGPIOE_BASE)</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga07d1ba914f3ded63431edec77d4544ee"> 1419</a></span>&#160;<span class="preprocessor">#define FGPIOE_BASE_PTR                          (FGPIOE)</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga4bd60cd4bdf238ff321195acb421b187"> 1421</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_ADDRS                         { FGPIOA_BASE, FGPIOB_BASE, FGPIOC_BASE, FGPIOD_BASE, FGPIOE_BASE }</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group__FGPIO__Peripheral__Access__Layer.html#ga58956e4d0a0ffec3e1dd70e77a5160b4"> 1423</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_PTRS                          { FGPIOA, FGPIOB, FGPIOC, FGPIOD, FGPIOE }</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/* FGPIO - Register instance definitions */</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/* FGPIOA */</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gae9758c811074785f7b017f89828ffa84"> 1437</a></span>&#160;<span class="preprocessor">#define FGPIOA_PDOR                              FGPIO_PDOR_REG(FGPIOA)</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gab1897d0ab87cb8cc6344f8822ef648b5"> 1438</a></span>&#160;<span class="preprocessor">#define FGPIOA_PSOR                              FGPIO_PSOR_REG(FGPIOA)</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gac035b9be707bbf951204e859fe514a9d"> 1439</a></span>&#160;<span class="preprocessor">#define FGPIOA_PCOR                              FGPIO_PCOR_REG(FGPIOA)</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gad26f869c87c0ae90264f0e25bf51a289"> 1440</a></span>&#160;<span class="preprocessor">#define FGPIOA_PTOR                              FGPIO_PTOR_REG(FGPIOA)</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga57ce2593aaa22d95d913601147592755"> 1441</a></span>&#160;<span class="preprocessor">#define FGPIOA_PDIR                              FGPIO_PDIR_REG(FGPIOA)</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga204fe15ec7de05c776e5cb9495cbdd3d"> 1442</a></span>&#160;<span class="preprocessor">#define FGPIOA_PDDR                              FGPIO_PDDR_REG(FGPIOA)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/* FGPIOB */</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga775619bad2dbf7ae693043fe2454befa"> 1444</a></span>&#160;<span class="preprocessor">#define FGPIOB_PDOR                              FGPIO_PDOR_REG(FGPIOB)</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga75e5c926da926aa15f8910acbee1cc18"> 1445</a></span>&#160;<span class="preprocessor">#define FGPIOB_PSOR                              FGPIO_PSOR_REG(FGPIOB)</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga20866221e560e5170f66874101620f25"> 1446</a></span>&#160;<span class="preprocessor">#define FGPIOB_PCOR                              FGPIO_PCOR_REG(FGPIOB)</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gaf37d6ecf6569e76a52e357d563d54ce6"> 1447</a></span>&#160;<span class="preprocessor">#define FGPIOB_PTOR                              FGPIO_PTOR_REG(FGPIOB)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga46dab8fdd16e9d578e077c64597904e9"> 1448</a></span>&#160;<span class="preprocessor">#define FGPIOB_PDIR                              FGPIO_PDIR_REG(FGPIOB)</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga2fdb1b2c2445bc388e38e60bd9561a9e"> 1449</a></span>&#160;<span class="preprocessor">#define FGPIOB_PDDR                              FGPIO_PDDR_REG(FGPIOB)</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/* FGPIOC */</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga0b943d7d8fcbef14fcd88e32ebda9732"> 1451</a></span>&#160;<span class="preprocessor">#define FGPIOC_PDOR                              FGPIO_PDOR_REG(FGPIOC)</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga1ce4b91c9e0869e3d5f79490907d7288"> 1452</a></span>&#160;<span class="preprocessor">#define FGPIOC_PSOR                              FGPIO_PSOR_REG(FGPIOC)</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga82220032af13e0fd01280ad7e3a96b43"> 1453</a></span>&#160;<span class="preprocessor">#define FGPIOC_PCOR                              FGPIO_PCOR_REG(FGPIOC)</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga51da3628d25f40179230b54d318b8dac"> 1454</a></span>&#160;<span class="preprocessor">#define FGPIOC_PTOR                              FGPIO_PTOR_REG(FGPIOC)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gab672da977c06d5ff44d158737e4de450"> 1455</a></span>&#160;<span class="preprocessor">#define FGPIOC_PDIR                              FGPIO_PDIR_REG(FGPIOC)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga411dea1aa0593cba1932df76274df34c"> 1456</a></span>&#160;<span class="preprocessor">#define FGPIOC_PDDR                              FGPIO_PDDR_REG(FGPIOC)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">/* FGPIOD */</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga9a83e80fefb9d3785ba7bfc0c6262f72"> 1458</a></span>&#160;<span class="preprocessor">#define FGPIOD_PDOR                              FGPIO_PDOR_REG(FGPIOD)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga28635f0777ffc05d876beaab6b07a67c"> 1459</a></span>&#160;<span class="preprocessor">#define FGPIOD_PSOR                              FGPIO_PSOR_REG(FGPIOD)</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga42afbc6bbfd830282392d5de2fd4a66d"> 1460</a></span>&#160;<span class="preprocessor">#define FGPIOD_PCOR                              FGPIO_PCOR_REG(FGPIOD)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga2e2aeeb70044cca907527750b44442d4"> 1461</a></span>&#160;<span class="preprocessor">#define FGPIOD_PTOR                              FGPIO_PTOR_REG(FGPIOD)</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gadaf755d4bd79e747c4636f73a7fcad8a"> 1462</a></span>&#160;<span class="preprocessor">#define FGPIOD_PDIR                              FGPIO_PDIR_REG(FGPIOD)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga1f93ebf42cda792508d42fd43bbb90dc"> 1463</a></span>&#160;<span class="preprocessor">#define FGPIOD_PDDR                              FGPIO_PDDR_REG(FGPIOD)</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">/* FGPIOE */</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga78e71b0605b44fe4d5a54b24dca5bde8"> 1465</a></span>&#160;<span class="preprocessor">#define FGPIOE_PDOR                              FGPIO_PDOR_REG(FGPIOE)</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga2a3137754a9e64c35baee378b6cabdd5"> 1466</a></span>&#160;<span class="preprocessor">#define FGPIOE_PSOR                              FGPIO_PSOR_REG(FGPIOE)</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga1596d63e5c60f3ee962d345d7848afb5"> 1467</a></span>&#160;<span class="preprocessor">#define FGPIOE_PCOR                              FGPIO_PCOR_REG(FGPIOE)</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#gade2396a0521c669453c144aff864476a"> 1468</a></span>&#160;<span class="preprocessor">#define FGPIOE_PTOR                              FGPIO_PTOR_REG(FGPIOE)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga9327c2aa4b8fd58ab75ef5fa46a6c9cf"> 1469</a></span>&#160;<span class="preprocessor">#define FGPIOE_PDIR                              FGPIO_PDIR_REG(FGPIOE)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__FGPIO__Register__Accessor__Macros.html#ga808099029ad996db9abe97d36a1c7b9d"> 1470</a></span>&#160;<span class="preprocessor">#define FGPIOE_PDDR                              FGPIO_PDDR_REG(FGPIOE)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">   -- FTFA Peripheral Access Layer</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="structFTFA__Type.html"> 1492</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a19703688796e1c98616467f1f90fb1a4"> 1493</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a19703688796e1c98616467f1f90fb1a4">FSTAT</a>;                              </div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#acf3c819c9e0411d97ea828a9bf8388f0"> 1494</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#acf3c819c9e0411d97ea828a9bf8388f0">FCNFG</a>;                              </div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#ab8de577023c8314308dd2cf65e1a7e9c"> 1495</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structFTFA__Type.html#ab8de577023c8314308dd2cf65e1a7e9c">FSEC</a>;                               </div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#ac379c70ba07274b40a71e94e3ac1e55e"> 1496</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structFTFA__Type.html#ac379c70ba07274b40a71e94e3ac1e55e">FOPT</a>;                               </div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#ad1270c76643ff1fe21d13af680be7cb3"> 1497</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#ad1270c76643ff1fe21d13af680be7cb3">FCCOB3</a>;                             </div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a43869c36c7138f235ddd9613abdbdba9"> 1498</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a43869c36c7138f235ddd9613abdbdba9">FCCOB2</a>;                             </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a4614ee4350368662de4415d1ec90f2ee"> 1499</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a4614ee4350368662de4415d1ec90f2ee">FCCOB1</a>;                             </div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a068a3cf336bf35add39a93447b9ba980"> 1500</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a068a3cf336bf35add39a93447b9ba980">FCCOB0</a>;                             </div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#af158ac4151cbcc7b9b0747775d44ad6d"> 1501</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#af158ac4151cbcc7b9b0747775d44ad6d">FCCOB7</a>;                             </div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a7855fccacbda9c6b44aab9545c080458"> 1502</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a7855fccacbda9c6b44aab9545c080458">FCCOB6</a>;                             </div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a5f70bda0833af6097b825af5867a35b8"> 1503</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a5f70bda0833af6097b825af5867a35b8">FCCOB5</a>;                             </div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a55cdb59f7fc85152196f0dcb1bd67835"> 1504</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a55cdb59f7fc85152196f0dcb1bd67835">FCCOB4</a>;                             </div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#aba427ecdff61ac2f17df50b49bbdaaf7"> 1505</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#aba427ecdff61ac2f17df50b49bbdaaf7">FCCOBB</a>;                             </div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a13dfc5d9fbdc00a935502a4bbc74d702"> 1506</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a13dfc5d9fbdc00a935502a4bbc74d702">FCCOBA</a>;                             </div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a6c06d0f41da108444a527e8ce5783559"> 1507</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a6c06d0f41da108444a527e8ce5783559">FCCOB9</a>;                             </div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a8ffb86dab507f41246546f88dd3b0951"> 1508</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a8ffb86dab507f41246546f88dd3b0951">FCCOB8</a>;                             </div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#ad7fc425f1a2a58455a2ad575749d44a5"> 1509</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#ad7fc425f1a2a58455a2ad575749d44a5">FPROT3</a>;                             </div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a458ad3a0f0a3672e6083fd68ded6c357"> 1510</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a458ad3a0f0a3672e6083fd68ded6c357">FPROT2</a>;                             </div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2"> 1511</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">FPROT1</a>;                             </div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="structFTFA__Type.html#a64796b7af780e1c18ad1e1d3142b46cf"> 1512</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structFTFA__Type.html#a64796b7af780e1c18ad1e1d3142b46cf">FPROT0</a>;                             </div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;} <a class="code" href="structFTFA__Type.html">FTFA_Type</a>, *<a class="code" href="group__FTFA__Peripheral__Access__Layer.html#ga89c180cdfa2979d6f227bf0f6a66d89b">FTFA_MemMapPtr</a>;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">/* FTFA - Register accessors */</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gaad0267e22158cd021a6d1ffb35879c81"> 1526</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga7a3092fe2c55e49fdf56c4e3c93bc643"> 1527</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga6f649f6743c50f29fd48ca36b219e82a"> 1528</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga0036dc77c7d72aab7d4111ba8eb52d2f"> 1529</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gae685c7a7a80187d3c2d6f5404e5e3ebd"> 1530</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gafb84447c23c2c9ee77f894f846161b5d"> 1531</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gab2a718345513411b315eee6a7cfdb08a"> 1532</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gae65af2867fb5ebe9330a3af6a7ecef75"> 1533</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga06b43e1caf4d39bdf95eba1e77ffabb0"> 1534</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga0ae279e292d8ee8775ca9a56c1e37266"> 1535</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga5e53623bfe76199eb2dc25de5721ac94"> 1536</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga2bf22b8b463e5f5fc2d0361d00596813"> 1537</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga87b3942e4d49cb4679d53aaeb7a1d0c9"> 1538</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga580068e27c28c3ee347e0f89c73e6d38"> 1539</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gaddf8d17093c5f1472cbd12929f739e83"> 1540</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga1c2e5d62119ebc85448dc66ab839f9c0"> 1541</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga9ab71b9801803b3de2874a54d96cab14"> 1542</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga10f91d56cdb6b3593e774d84f6052875"> 1543</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga80a3353ab5eabe7bde5fee5328bdc908"> 1544</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gae6f345fa6f7defc0912a0dcc9f217dbf"> 1545</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga56163f418850b05a9fb528e94bbc026e"> 1562</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga61b25328b4e91259c518051ad485c9e1"> 1563</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4130ccf0072942bf6ff1691ba3e333ae"> 1564</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_WIDTH                 1</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga03bbe63ad266bfea72963f1d727b4875"> 1565</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_MGSTAT0_SHIFT))&amp;FTFA_FSTAT_MGSTAT0_MASK)</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga371bc7284b6d2e14f852e4e7e0316fef"> 1566</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga92718795ccbab208784ed798d252567e"> 1567</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaea1085950ff47a6495489767af84fc5b"> 1568</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_WIDTH                  1</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae915820b296a5c150fc3cae98fa95249"> 1569</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_FPVIOL_SHIFT))&amp;FTFA_FSTAT_FPVIOL_MASK)</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaf7824945e3224ae270302e23286e9e34"> 1570</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga3bbe94d5c4203cd6eebe9e0e78f555aa"> 1571</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga158711c148a05764adfa89f375928716"> 1572</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_WIDTH                  1</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad04a22e3da55d9f5d66b2c789ed3cfc7"> 1573</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_ACCERR_SHIFT))&amp;FTFA_FSTAT_ACCERR_MASK)</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga96b65895e79e6256e4312d5677dd8ae2"> 1574</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4d4481b6c7d09a3bd6969cdf66a00d75"> 1575</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga23dd62fd025fb57f30b0e7ba8ae043c4"> 1576</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_WIDTH                1</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga30726583d59dcce5a14bd9aa97707e55"> 1577</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_RDCOLERR_SHIFT))&amp;FTFA_FSTAT_RDCOLERR_MASK)</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga7c3a9f7d0c5882721425d4c46b27a24d"> 1578</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga14a29b83c4f1b2e67a066799a46863f6"> 1579</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae390e978199a91ad728367256e77557e"> 1580</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_WIDTH                    1</span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga2a11505d80dc52f6392743564adc0a50"> 1581</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_CCIF_SHIFT))&amp;FTFA_FSTAT_CCIF_MASK)</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0fc6d10ebdf1a45172f3c8291fdee94c"> 1583</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga7586fcfe862202cd864fec542db66458"> 1584</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad18af06fd54f28ca0aba5ed6053088fc"> 1585</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_WIDTH                 1</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad649f1c9e369528928f6ee12ea12693f"> 1586</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_ERSSUSP_SHIFT))&amp;FTFA_FCNFG_ERSSUSP_MASK)</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gac92e8d3d354f7352b8bd61086327d16d"> 1587</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0879413588f696dfe9f6a1c849103753"> 1588</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad3135e35e483f0749ea398d34baf586a"> 1589</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_WIDTH                 1</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaa3b949d86755b3f62bf38394d943f72f"> 1590</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_ERSAREQ_SHIFT))&amp;FTFA_FCNFG_ERSAREQ_MASK)</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae9ad4a9aac7c5ef332e4c7d7af0a63a9"> 1591</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaea7f60637733465718c684ca9c4612f6"> 1592</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0c65a1a06d18cd34a3fe844c1ce97aca"> 1593</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_WIDTH                1</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga82b49207b9172fd4f3b6eccb5f8b9236"> 1594</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_RDCOLLIE_SHIFT))&amp;FTFA_FCNFG_RDCOLLIE_MASK)</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad7b9ee7d7ca0f897784ed211030e6e8f"> 1595</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga7032f590fbfc9a43d13109688eb3a4c0"> 1596</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae95effc703e1bbffac6a7d4f4ea71c4c"> 1597</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_WIDTH                    1</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga865557a904c8180ddaec175392cb282e"> 1598</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_CCIE_SHIFT))&amp;FTFA_FCNFG_CCIE_MASK)</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga3f0ba5e4a511479878b0505bc098ec00"> 1600</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0c7032c13efe05ed6c6d86c42beb7a5f"> 1601</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4cc76402daf824f3480c34094343346d"> 1602</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_WIDTH                      2</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gacb0f50c64228c78ff70896ffa68ec797"> 1603</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_SEC_SHIFT))&amp;FTFA_FSEC_SEC_MASK)</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gac14ea09f287d879b663b0a592c330ec0"> 1604</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga1cb7f2755cb290524e1dbb662893582c"> 1605</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga8d5bfb99e8a36d34100456a2285c3e5b"> 1606</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_WIDTH                   2</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga31509f1de74f887b5f7c950b24fe48c0"> 1607</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_FSLACC_SHIFT))&amp;FTFA_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gacb199d6a808af296edd3b6ec6ac66cb8"> 1608</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gab4ae1ea1634e962a9b420433b1d02e81"> 1609</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0278a99ee02d851aaed3a02d70433994"> 1610</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_WIDTH                     2</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gabacff1abeb4f7ac2bdd162955446ebab"> 1611</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_MEEN_SHIFT))&amp;FTFA_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga6c9887828940e3a922c4b93037557df2"> 1612</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gab067e78749f412c158925484b07400c0"> 1613</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad033227eb5565ac8a3e59f3b0c93ab2e"> 1614</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_WIDTH                    2</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga92eb0ddc48393a53bf7109d6dac8c342"> 1615</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_KEYEN_SHIFT))&amp;FTFA_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga779df0be2be88c60f0c9e8e98850d479"> 1617</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga89bbb59793ccc7cb270b4a285c73062f"> 1618</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0dd25f24436c22615e72b7d47cf679a9"> 1619</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_WIDTH                      8</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga490833607b9534df37400600d5e4a1dd"> 1620</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FOPT_OPT_SHIFT))&amp;FTFA_FOPT_OPT_MASK)</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae1057e6e0ff5441696b4246e99fbd33f"> 1622</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0ee905ea83a52a6a22d12666387f266b"> 1623</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0a5ae1aca20fe1f87edf6710f8cc50fb"> 1624</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaab7c14d906b7e4a47fde00d6aaa1ecdf"> 1625</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB3_CCOBn_SHIFT))&amp;FTFA_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gafce9dd30cc49db588976cffd40ff31a3"> 1627</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaf5731dc9ee3c6ce6fdd7c31a20bb0e6c"> 1628</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaca09439b2a34e3b0a172d01a6457b383"> 1629</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0b76c510573ac191f77fea543c3d36aa"> 1630</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB2_CCOBn_SHIFT))&amp;FTFA_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga17fce81c2555358f011d813a6f3904ac"> 1632</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga077f35706cef4a20a363eb6980f65baf"> 1633</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga864daf3d69b91667ca245e4ebf6b1ce9"> 1634</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4c29d83b6a844036b07db102da1daf0e"> 1635</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB1_CCOBn_SHIFT))&amp;FTFA_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga5b8b3b721c731e331fb126491693baf4"> 1637</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaab9715b8a9e69d256acd31421b32ce97"> 1638</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga45d8003b6c8591e35ac7894edac0d425"> 1639</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaea8b726f8e7f7efdb8ce4acbabe06495"> 1640</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB0_CCOBn_SHIFT))&amp;FTFA_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0fe4a465120d3602ebe4c144d3905534"> 1642</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4281fe52969c1c18536f869c7cf8d2ac"> 1643</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga2f4b4dfa170c703040a574cd8d8119ec"> 1644</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga0d42424606f078959076e45bf6f45c3d"> 1645</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB7_CCOBn_SHIFT))&amp;FTFA_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga35746ac0168b284ea3f29b1b6f47d932"> 1647</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaf859b028e8f5d2dfdbaed9aeccc6c66c"> 1648</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga3951d800c2cc1ea111910275d11b9e2f"> 1649</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4c7674945e3f13c18ff9af0a27bf3340"> 1650</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB6_CCOBn_SHIFT))&amp;FTFA_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga6112d953d0c0527ada279726c9b0c5a3"> 1652</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga632fbfd380fcb5f46e4388b4edb490b2"> 1653</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaa8ddcd779abcc0bd1bb3f66f8d4b468c"> 1654</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga3eb812983637d422754d6c71bc37636f"> 1655</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB5_CCOBn_SHIFT))&amp;FTFA_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga42b1625323567bb015cf90601b468433"> 1657</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga22245895591851bc7a547b2fe5464b63"> 1658</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga377ccd7c503e908e31411d74badf2eb1"> 1659</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga3392c0d338eb61be4e67f0b4a720b06e"> 1660</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB4_CCOBn_SHIFT))&amp;FTFA_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga286640e4b2ec8195c749e88ef23d6e9b"> 1662</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gab9fc4173503ca47be2b4a04ec4635905"> 1663</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga36a3bbe15a34988efcb4b36a662c41bf"> 1664</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae536fccc4b97613a7a06a9889fa0ad7e"> 1665</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBB_CCOBn_SHIFT))&amp;FTFA_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaa0a0a7f61d12d4ec0fd9ee2c9117cd03"> 1667</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga7ed8fee49581acc92a76f451786a6723"> 1668</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4efef02cb2621e95446c2cfef404665f"> 1669</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gab15606625d07da7c18f59be622adf32a"> 1670</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBA_CCOBn_SHIFT))&amp;FTFA_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga3d424ebf51a8b74312c01efe408117f1"> 1672</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gae44c6a3215eb5b3a75a5cdd54e570127"> 1673</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga470bf215600638c7a2a46a5a7c7c3354"> 1674</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga08fe939d39815b4825664858c66e32ff"> 1675</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB9_CCOBn_SHIFT))&amp;FTFA_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga4c40268e4d4ae3bc87a782cbbfc9ec99"> 1677</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga9603935c5e6f2c1d51b6b4e952e1428a"> 1678</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga816a484232655f3800d1f2629070587e"> 1679</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga30cf95c2ee60990f4f30e05bd0ee29d8"> 1680</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB8_CCOBn_SHIFT))&amp;FTFA_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaa5d3fe6e00716f1d147e22799ba5b7ae"> 1682</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga35d09e54593dc5d05e0946e9ca3ae42b"> 1683</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga2f7837cc29c28d55dc819073b8ac5c0b"> 1684</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_WIDTH                   8</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gac94c3029a8dbe39595bf14c61e4a8e95"> 1685</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT3_PROT_SHIFT))&amp;FTFA_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga17b0f04e6c61b3683a99ef21674d8329"> 1687</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga7c2381deecb19163451591155ba5a05e"> 1688</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gad39f321b5b07621b557c75f506fa857c"> 1689</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_WIDTH                   8</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gab3afd3ff3730b2fa996e86e53260db59"> 1690</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT2_PROT_SHIFT))&amp;FTFA_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaffbe916c9df3b3d7f04288d9d9746c50"> 1692</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga1b5389e270a3438c9501d785ac868461"> 1693</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga96498abddac33ae41fe8e55d253b8e48"> 1694</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_WIDTH                   8</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga97491955c7e87b9a1d0163ffb8f335cd"> 1695</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT1_PROT_SHIFT))&amp;FTFA_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gac41f6c8343a42460ae9e13a58b2e7af5"> 1697</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#gaeaea51b92cd5019f8909242cc90e2050"> 1698</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga14c1fd194b35476d24a7802855279849"> 1699</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_WIDTH                   8</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Masks.html#ga33708b3fd4d704e72fef148e18c137f5"> 1700</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT0_PROT_SHIFT))&amp;FTFA_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__FTFA__Peripheral__Access__Layer.html#gaa2b2cdc953f8c4bfc44977ac97c1ca3a"> 1709</a></span>&#160;<span class="preprocessor">#define FTFA_BASE                                (0x40020000u)</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group__FTFA__Peripheral__Access__Layer.html#ga51932e698139405f75ed323a8bc0bbb8"> 1711</a></span>&#160;<span class="preprocessor">#define FTFA                                     ((FTFA_Type *)FTFA_BASE)</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group__FTFA__Peripheral__Access__Layer.html#ga13ad52f12d5b04e5e01f69ab18ed9216"> 1712</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTR                            (FTFA)</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group__FTFA__Peripheral__Access__Layer.html#ga28d40395dc31038db1be1208dd23fe92"> 1714</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_ADDRS                          { FTFA_BASE }</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group__FTFA__Peripheral__Access__Layer.html#ga3f06770a713a2c02c4eec6b98daefd7e"> 1716</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTRS                           { FTFA }</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/* FTFA - Register instance definitions */</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/* FTFA */</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga54f18a52ec7e47531cd9c02139af018d"> 1730</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT                               FTFA_FSTAT_REG(FTFA)</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga89a0993050d80dab5342b91e42148b76"> 1731</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG                               FTFA_FCNFG_REG(FTFA)</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga1340ad52e1550803c5c666c001a630f0"> 1732</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC                                FTFA_FSEC_REG(FTFA)</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gae058af854d1be137ebfa8673d914ce19"> 1733</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT                                FTFA_FOPT_REG(FTFA)</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga5cc92c31e793be0ec5f63ff321e4f7e0"> 1734</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3                              FTFA_FCCOB3_REG(FTFA)</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga60d3a7f334f0722b7fd83276df500229"> 1735</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2                              FTFA_FCCOB2_REG(FTFA)</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga26800550c45247d3311a37921b4588bd"> 1736</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1                              FTFA_FCCOB1_REG(FTFA)</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gabf351100528fd5d4a09bf57c2b9acc40"> 1737</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0                              FTFA_FCCOB0_REG(FTFA)</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga6183b4898338b140a75e817c45298fbe"> 1738</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7                              FTFA_FCCOB7_REG(FTFA)</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gae818e48c516ca17ef1ba1335efeb1494"> 1739</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6                              FTFA_FCCOB6_REG(FTFA)</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga0c01259aced2f888cf522a92ecd2e827"> 1740</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5                              FTFA_FCCOB5_REG(FTFA)</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gabc3502d98e0dec8f4d66b78edf6db4a4"> 1741</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4                              FTFA_FCCOB4_REG(FTFA)</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga891fe3847bdea41258f0da931b619542"> 1742</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB                              FTFA_FCCOBB_REG(FTFA)</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gab615a3efccdb43ad39d1fe99a8837548"> 1743</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA                              FTFA_FCCOBA_REG(FTFA)</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gaf1858d79d97a87b27aeb932b54195a58"> 1744</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9                              FTFA_FCCOB9_REG(FTFA)</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gaa6166f7f05e6719ca0d91a97ab1536eb"> 1745</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8                              FTFA_FCCOB8_REG(FTFA)</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga3cd84173346f4c04334d79712af79883"> 1746</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3                              FTFA_FPROT3_REG(FTFA)</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga25a0859e528311bedda3719d80e44a59"> 1747</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2                              FTFA_FPROT2_REG(FTFA)</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#ga6fa22ad27ded5b2e13a5b6dd22d6641d"> 1748</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1                              FTFA_FPROT1_REG(FTFA)</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__FTFA__Register__Accessor__Macros.html#gad1a0d6a372aec4a0f1b41e9f8d45f59b"> 1749</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0                              FTFA_FPROT0_REG(FTFA)</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160; <span class="comment">/* end of group FTFA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="structGPIO__Type.html"> 1771</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4"> 1772</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__Type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a>;                              </div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a669ea2d1371abbcd552de208ea9230bc"> 1773</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structGPIO__Type.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a>;                              </div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a6c70e08238cd1fda316a11095b493719"> 1774</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structGPIO__Type.html#a6c70e08238cd1fda316a11095b493719">PCOR</a>;                              </div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#aec9404442ba35916e2a747d2d0bf73de"> 1775</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structGPIO__Type.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a>;                              </div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a269fc0ec9450f3e86b2acddef2db7999"> 1776</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structGPIO__Type.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a>;                              </div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="structGPIO__Type.html#a45c27e8ed0373953904b073c03bd1de5"> 1777</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structGPIO__Type.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a>;                              </div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;} <a class="code" href="structGPIO__Type.html">GPIO_Type</a>, *<a class="code" href="group__GPIO__Peripheral__Access__Layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga9a1866048e6b4643f38c8f1345b6ee60"> 1791</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gab745be6958ca2e22e2b475a611f473ca"> 1792</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga97e0b9004936c347bd4728e34a5bd5cf"> 1793</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gac6579b41a85fbb464dacde9472ad7d83"> 1794</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga2c24da45995f7a27504c3789daae14ce"> 1795</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga61dac233f8be25e95cd419eb79714a07"> 1796</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#gafd2a8274691295293b3cabfe86089801"> 1813</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 1814</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga7dcc3c999fc1581a1abd170be6671b66"> 1815</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_WIDTH                      32</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga4071beeff4d9b5c200686972dd52d855"> 1816</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 1818</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 1819</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga37bfb99494469858ed3d6966fcd3efc3"> 1820</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_WIDTH                     32</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 1821</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 1823</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 1824</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga56ff73b92dd4960635f00775acadb98d"> 1825</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_WIDTH                     32</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 1826</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 1828</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 1829</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga9bbc03b8c68684123b1c5ecf54047881"> 1830</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_WIDTH                     32</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 1831</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 1833</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 1834</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga90a8226d4951b43432a5a0709ee5cb24"> 1835</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_WIDTH                      32</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 1836</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 1838</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#gacdd12c96f7650759c90a98bb606bd776"> 1839</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#gab220d23aa328c445f6fbc3f5085135bc"> 1840</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_WIDTH                      32</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 1841</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gad7723846cc5db8e43a44d78cf21f6efa"> 1850</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                               (0x400FF000u)</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gac485358099728ddae050db37924dd6b7"> 1852</a></span>&#160;<span class="preprocessor">#define GPIOA                                    ((GPIO_Type *)GPIOA_BASE)</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga3a8bd75d8b47b51132005ce9bbcbab7f"> 1853</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE_PTR                           (GPIOA)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gac944a89eb789000ece920c0f89cb6a68"> 1855</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                               (0x400FF040u)</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1857</a></span>&#160;<span class="preprocessor">#define GPIOB                                    ((GPIO_Type *)GPIOB_BASE)</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga3f4701cf222c28bfdcc2768a296b4171"> 1858</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE_PTR                           (GPIOB)</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga26f267dc35338eef219544c51f1e6b3f"> 1860</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE                               (0x400FF080u)</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga2dca03332d620196ba943bc2346eaa08"> 1862</a></span>&#160;<span class="preprocessor">#define GPIOC                                    ((GPIO_Type *)GPIOC_BASE)</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga39b26484b0ad91fdbf93e27aa6ee7571"> 1863</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE_PTR                           (GPIOC)</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga1a93ab27129f04064089616910c296ec"> 1865</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE                               (0x400FF0C0u)</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 1867</a></span>&#160;<span class="preprocessor">#define GPIOD                                    ((GPIO_Type *)GPIOD_BASE)</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga080871bcecac6697912c87d4af0a8298"> 1868</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE_PTR                           (GPIOD)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gab487b1983d936c4fee3e9e88b95aad9d"> 1870</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE                               (0x400FF100u)</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 1872</a></span>&#160;<span class="preprocessor">#define GPIOE                                    ((GPIO_Type *)GPIOE_BASE)</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga5d17758f0829d938753761d4a53c0a7c"> 1873</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE_PTR                           (GPIOE)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#ga7f97513de5235b3600dc07bf327fe315"> 1875</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { GPIOA_BASE, GPIOB_BASE, GPIOC_BASE, GPIOD_BASE, GPIOE_BASE }</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group__GPIO__Peripheral__Access__Layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 1877</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA, GPIOB, GPIOC, GPIOD, GPIOE }</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">/* GPIOA */</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga5c5a9a4e809579e68ae743d931312cc5"> 1891</a></span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(GPIOA)</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gaa89816040d1c6678e816aa3e7a7eef07"> 1892</a></span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(GPIOA)</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1"> 1893</a></span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(GPIOA)</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga81578b02d0ebd91fae31edbf4bf355eb"> 1894</a></span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(GPIOA)</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga62064e1a5f0335045c827c9d92b4c374"> 1895</a></span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(GPIOA)</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga0e2be39e703dcb1fe73fba030d76b599"> 1896</a></span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(GPIOA)</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">/* GPIOB */</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gaff014fa695fbc756ee6eba97a48d7e71"> 1898</a></span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(GPIOB)</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga67241a97ba37003033da25d58e303e6e"> 1899</a></span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(GPIOB)</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga00572d96e1e34f87f5d034c83853285d"> 1900</a></span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(GPIOB)</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga94f636fe001f4048b0fa54531bee4aa1"> 1901</a></span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(GPIOB)</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga635096d5a65d0eaf83cb0ab9d1765899"> 1902</a></span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(GPIOB)</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga17731cc13bc4befb530a08cd48bfba80"> 1903</a></span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(GPIOB)</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">/* GPIOC */</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga0e16be0c2882156f81cf74667529fdea"> 1905</a></span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(GPIOC)</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gae0cc795a0fc8f90ec1d2614c71337a89"> 1906</a></span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(GPIOC)</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gaa0f19499354a02352ac7d30883971b1b"> 1907</a></span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(GPIOC)</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58"> 1908</a></span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(GPIOC)</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4"> 1909</a></span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(GPIOC)</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26"> 1910</a></span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(GPIOC)</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/* GPIOD */</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2"> 1912</a></span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(GPIOD)</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gac0d36a23aa6c33daa2a3631314b89022"> 1913</a></span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(GPIOD)</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b"> 1914</a></span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(GPIOD)</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga5377d98699ff945b7e797db51a200c3f"> 1915</a></span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(GPIOD)</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gaafea2d144bed07159065586f00ef1e9c"> 1916</a></span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(GPIOD)</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga275ff51c42c5210efa69cf21d3d16aa9"> 1917</a></span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(GPIOD)</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">/* GPIOE */</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga0fd55005aebdd6c8348a69fc9961240e"> 1919</a></span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(GPIOE)</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5"> 1920</a></span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(GPIOE)</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gae47e95a0795236c55495e95b67dc6540"> 1921</a></span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(GPIOE)</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga0d6201794a479eb4530b4deedf9f7471"> 1922</a></span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(GPIOE)</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#gab12c5a1580446153a220ff5fadf052bd"> 1923</a></span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(GPIOE)</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Accessor__Macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76"> 1924</a></span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(GPIOE)</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="structI2C__Type.html"> 1946</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a5f4adcc09ad475b811d37f1462e82c74"> 1947</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a5f4adcc09ad475b811d37f1462e82c74">A1</a>;                                 </div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a4b1063d3e6b714b02cbcbf2e51a51f20"> 1948</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">F</a>;                                  </div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a8dc1b42eab0063baa1ddb76888a51bd3"> 1949</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a8dc1b42eab0063baa1ddb76888a51bd3">C1</a>;                                 </div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a162318256d0b1b10410f02ffee1faeb3"> 1950</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a162318256d0b1b10410f02ffee1faeb3">S</a>;                                  </div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a545035e76e1c914229d2a60cce227fa0"> 1951</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a545035e76e1c914229d2a60cce227fa0">D</a>;                                  </div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a1cc523ad84714ff9fe3f28a9b2edccf7"> 1952</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">C2</a>;                                 </div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="structI2C__Type.html#ad1329971804f2071ee4684b0513b7cfc"> 1953</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#ad1329971804f2071ee4684b0513b7cfc">FLT</a>;                                </div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a6e1b24826eb462af336d49e3a1b9f8db"> 1954</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a6e1b24826eb462af336d49e3a1b9f8db">RA</a>;                                 </div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a148222c48ca2815cfe85c68a6cff61a7"> 1955</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a148222c48ca2815cfe85c68a6cff61a7">SMB</a>;                                </div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a25bd966a745df11edd849836e17a2457"> 1956</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a25bd966a745df11edd849836e17a2457">A2</a>;                                 </div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a4296f35ffa40f96e2695a8ab22177be6"> 1957</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a4296f35ffa40f96e2695a8ab22177be6">SLTH</a>;                               </div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="structI2C__Type.html#a7e601051f907649a091973dd0ab2ea27"> 1958</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structI2C__Type.html#a7e601051f907649a091973dd0ab2ea27">SLTL</a>;                               </div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;} <a class="code" href="structI2C__Type.html">I2C_Type</a>, *<a class="code" href="group__I2C__Peripheral__Access__Layer.html#gad005bce09c857e19746cbfd20824de62">I2C_MemMapPtr</a>;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaa114fe991a3e1e899b53160c91bd8c72"> 1972</a></span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga49a7294fe984b9468681113184d18dfc"> 1973</a></span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gab99b9e99fa2eda1aac30eff81842ce36"> 1974</a></span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaba7d61b90ba883e4e9711a54e4526465"> 1975</a></span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga0c6f62e67b1d2b8bc2eb7ed0e3a57fbd"> 1976</a></span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga27c7ad30a1ae595f33d8644b381be049"> 1977</a></span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga3eacf50cc16f3a822d765b681f781d90"> 1978</a></span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga42d4bbf2df8f036a27d2092bd9eb6065"> 1979</a></span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga320d358df195778429696e7755acc5e8"> 1980</a></span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga654554108023356beab5b561b7787139"> 1981</a></span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga7d186ff953fe05d9360350072353470f"> 1982</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gadcf8cbbf29297a34a28c6daec4a117fb"> 1983</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 2000</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf074658893634b95a9858ee29bbdd88a"> 2001</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga4f8d31e71999ab6d63af7266fc2f4145"> 2002</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_WIDTH                          7</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 2003</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 2005</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 2006</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae7c54a0b9320471faa6b41226b039dd8"> 2007</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_WIDTH                          6</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 2008</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 2009</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 2010</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga6fa08749eb2d27c1976f00924525c402"> 2011</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_WIDTH                         2</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 2012</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 2014</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 2015</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga5c35072d26cedc44359044e24e5d2265"> 2016</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_WIDTH                       1</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae8283d400fa6719b68eabf9129d5cec7"> 2017</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_DMAEN_SHIFT))&amp;I2C_C1_DMAEN_MASK)</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 2018</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 2019</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga9e4c0bfa2a05a10188c5280ff3e5158e"> 2020</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_WIDTH                        1</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga171df40460d773ec95fa8963897b51d3"> 2021</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_WUEN_SHIFT))&amp;I2C_C1_WUEN_MASK)</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 2022</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 2023</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga35fc841361b6f0c82fec4914cd228818"> 2024</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_WIDTH                        1</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga31b0a3b7726742ff59778fbccb84dd28"> 2025</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_RSTA_SHIFT))&amp;I2C_C1_RSTA_MASK)</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaebf88a6e1a433272e606980474b4e577"> 2026</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga95ea65244938ce40ca695f5193268357"> 2027</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga2a40f4fb656ccf6d39209136c1ce74a3"> 2028</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_WIDTH                        1</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1105e55df739d9220eb67be155865d76"> 2029</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_TXAK_SHIFT))&amp;I2C_C1_TXAK_MASK)</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 2030</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 2031</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaddd63e2dec8e8e1f06e819e3742781ef"> 2032</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_WIDTH                          1</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga3cf0fe9237b0694a666d258ce536b1ea"> 2033</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_TX_SHIFT))&amp;I2C_C1_TX_MASK)</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 2034</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 2035</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaec8a7d3e6a85903d9a29d31288555a88"> 2036</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_WIDTH                         1</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga987507041611f0627a5a9b291146bb7b"> 2037</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_MST_SHIFT))&amp;I2C_C1_MST_MASK)</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 2038</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 2039</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga4758c9e126397590d3526d70bc898ac9"> 2040</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_WIDTH                       1</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga6dbf8bbd7e2cbe7c2db10407d1195bcc"> 2041</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_IICIE_SHIFT))&amp;I2C_C1_IICIE_MASK)</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 2042</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga963bec89f31364bb2dfe369173d8d412"> 2043</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga828ef882d16b45026f76bb93aa7d7e49"> 2044</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_WIDTH                       1</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7ea496e9a5688b0501f72e3163624e63"> 2045</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_IICEN_SHIFT))&amp;I2C_C1_IICEN_MASK)</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 2047</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 2048</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga4846d8a8175f42cfbd59ecfebdf1cf4d"> 2049</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_WIDTH                         1</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8aacd2266555789c7840411ebcc2fb42"> 2050</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_RXAK_SHIFT))&amp;I2C_S_RXAK_MASK)</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga23f38878179bb0186dd2c64698417ec3"> 2051</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 2052</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga313bbe0f5ab135c890a0919f3d4f2182"> 2053</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_WIDTH                        1</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1a977ca499ff9150e08cbd671628a2c2"> 2054</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_IICIF_SHIFT))&amp;I2C_S_IICIF_MASK)</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf802822114be53d791101a05f50af5a3"> 2055</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 2056</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gafdf3b86af138e208e9737a0f9e1b7685"> 2057</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_WIDTH                          1</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga3c251f26dc02eecdb65829e45b9830d1"> 2058</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_SRW_SHIFT))&amp;I2C_S_SRW_MASK)</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 2059</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 2060</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1eb1764ddcba77dbc9d42a2e412f7dd1"> 2061</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_WIDTH                          1</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga47a3e85124417d95a731713c96785054"> 2062</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_RAM_SHIFT))&amp;I2C_S_RAM_MASK)</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 2063</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 2064</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1ed40ec53053052a706ade379e33f8cd"> 2065</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_WIDTH                         1</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1b03d34de44807673dd516609532885d"> 2066</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_ARBL_SHIFT))&amp;I2C_S_ARBL_MASK)</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 2067</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf449f97abe53ded41a8cd83691089af7"> 2068</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga0a947743b2b2deb242fd30d23d470aef"> 2069</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_WIDTH                         1</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf7db23b8eb1d0b696c31f5061e7e5c34"> 2070</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_BUSY_SHIFT))&amp;I2C_S_BUSY_MASK)</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 2071</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 2072</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gab37bd45a8bd886939ab3d10d6561c21c"> 2073</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_WIDTH                         1</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad09259671dff856203dcd5e547a2e53a"> 2074</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_IAAS_SHIFT))&amp;I2C_S_IAAS_MASK)</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 2075</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga030264ea4205860abb6a32331d84cef3"> 2076</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga13e3cc18e1174ce69851af02825cac0a"> 2077</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_WIDTH                          1</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad01c50b9058e88ffc519e7ffae8c76fc"> 2078</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_TCF_SHIFT))&amp;I2C_S_TCF_MASK)</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 2080</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac9b220edf37227949c367bf455d11a04"> 2081</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae001c025d815a050606467a6c8c06d02"> 2082</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_WIDTH                         8</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 2083</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 2085</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gab875d484e12dc6ae427c2063430d1362"> 2086</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaecfb3af76324107900068daf1f5cc709"> 2087</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_WIDTH                          3</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 2088</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga70911373d5619a4d8376777446085856"> 2089</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 2090</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaa54df2cae7debb712146147074792055"> 2091</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_WIDTH                        1</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaecaecedb471207c255fe346e6158cdef"> 2092</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_RMEN_SHIFT))&amp;I2C_C2_RMEN_MASK)</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad5acb46182264a92f1f7ca818146d44e"> 2093</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 2094</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac04ef96bd8d353cead4922fbe2e8c8b9"> 2095</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_WIDTH                        1</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7ca1ec1871481fc75fb503d94403e577"> 2096</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_SBRC_SHIFT))&amp;I2C_C2_SBRC_MASK)</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 2097</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 2098</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga396f6d2e52354f4fa35368de3ffebab5"> 2099</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_WIDTH                        1</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga9304dab45ed8b48ddb4556d285a24111"> 2100</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_HDRS_SHIFT))&amp;I2C_C2_HDRS_MASK)</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 2101</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 2102</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaacc58fa2c786d77e3273a26f38a47dd9"> 2103</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_WIDTH                       1</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga3d010148d4874ad1f38fe8270015e7f8"> 2104</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_ADEXT_SHIFT))&amp;I2C_C2_ADEXT_MASK)</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 2105</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 2106</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga64b01bee57abe782f55134a20b5ef718"> 2107</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_WIDTH                       1</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae5c83ddb6e61d570ef28b79fbdcff1bc"> 2108</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_GCAEN_SHIFT))&amp;I2C_C2_GCAEN_MASK)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga61b9691f2f522b624d0ace6268c972df"> 2110</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 2111</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga61da3bd9c01b632626b0f2a4c592185a"> 2112</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_WIDTH                        5</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7a184e93601a1086484b0ac2752cab00"> 2113</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaa27b045912504147aa01e74d861bcc9b"> 2114</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_MASK                      0x20u</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga74a7ab061627ad3188d0076c7e0209d2"> 2115</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_SHIFT                     5</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaee0e621595cd814bc2d806d1022edf7c"> 2116</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_WIDTH                     1</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1e611651945019cb856ee5d28f9f3f18"> 2117</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_STOPIE_SHIFT))&amp;I2C_FLT_STOPIE_MASK)</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga49bb44800a0defc2dd1efb27263f7c52"> 2118</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae69dbb7d8bd1dff50e5c30846d3285bb"> 2119</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad4ff1855d330dc240033068547cc13ff"> 2120</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_WIDTH                      1</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaa7638f8d630f1911fcf5d5d3441ea4fb"> 2121</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_STOPF_SHIFT))&amp;I2C_FLT_STOPF_MASK)</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac404fda03fc23c08a56018d6ab2fc977"> 2122</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga5d6c7b67f99e1f592d199bb77f7d5605"> 2123</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae3e029a629873e3c9d5c78441040b728"> 2124</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_WIDTH                       1</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8b71d53a5730c117133239d8245be98f"> 2125</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_SHEN_SHIFT))&amp;I2C_FLT_SHEN_MASK)</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 2127</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 2128</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga076855c49be5cf4f53381d66bfaacf2b"> 2129</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_WIDTH                         7</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae2a3d76c69fe5e8947660274f6744031"> 2130</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 2132</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga431377427b6cae03a360309ac07a4559"> 2133</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga603e824358d4c77955eab937ee383d02"> 2134</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_WIDTH                    1</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac8955a8d2c42508c67b42709dd15219c"> 2135</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF2IE_SHIFT))&amp;I2C_SMB_SHTF2IE_MASK)</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac393f25577923046bb7755b7f398db70"> 2136</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 2137</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac7948db1da982e37186317b0ebc16b58"> 2138</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_WIDTH                      1</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad70d76892456fd348b7fdc155b42d0d6"> 2139</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF2_SHIFT))&amp;I2C_SMB_SHTF2_MASK)</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 2140</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 2141</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac2a2b90c36886f57064b200505c58f57"> 2142</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_WIDTH                      1</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga1f9be41fbf54c218799bc986a2be0d3f"> 2143</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF1_SHIFT))&amp;I2C_SMB_SHTF1_MASK)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga19239e39699b975c050e78098f1160be"> 2144</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga158639264e921e0cdc2d1c531c0481be"> 2145</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga44e6dea4041c2e4a0fef339b5488ebc1"> 2146</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_WIDTH                       1</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gacdc4b251c48d9987a5183ac3b0e6b0c1"> 2147</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SLTF_SHIFT))&amp;I2C_SMB_SLTF_MASK)</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 2148</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 2149</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga41ac30c4faf08bd20211749843a25908"> 2150</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_WIDTH                     1</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf627ce545902545010418f2bb533794c"> 2151</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_TCKSEL_SHIFT))&amp;I2C_SMB_TCKSEL_MASK)</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 2152</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 2153</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga22d6fb230c69e3efc878f94e6090bad1"> 2154</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_WIDTH                    1</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga574c5e9e1437e408ccbeb4251048f6db"> 2155</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SIICAEN_SHIFT))&amp;I2C_SMB_SIICAEN_MASK)</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga23b35683fd53d9982486462740d577c8"> 2156</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gab3807b572e12675922212a4ccfaf9327"> 2157</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga9fc3473fe939b6a171f035033e8891fd"> 2158</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_WIDTH                    1</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gacdf113efefeedc42ad08327c80f5d154"> 2159</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_ALERTEN_SHIFT))&amp;I2C_SMB_ALERTEN_MASK)</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 2160</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga8818be9583854e197aa6f7197d42e825"> 2161</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gabf7c5d6ab939aa0514e5137170c08e6b"> 2162</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_WIDTH                       1</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7a9f868ed9fe09aa6c3964ccaa1f2be8"> 2163</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_FACK_SHIFT))&amp;I2C_SMB_FACK_MASK)</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga953881ff63411be620fa173f27ab4efa"> 2165</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 2166</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga5cfa43a932806dd5fb088447463b1baa"> 2167</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_WIDTH                         7</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 2168</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 2170</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gadc7429d429b6c58a18bcf147884e618f"> 2171</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga7336ff7af7cbb9fc8a7b4097b9c45740"> 2172</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_WIDTH                      8</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 2173</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gac29118698aa1c246c26835a19210a0c9"> 2175</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#ga177f38e09f29a382b35b19906462204f"> 2176</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gad9b2051ad003ed652124d5042276096c"> 2177</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_WIDTH                      8</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group__I2C__Register__Masks.html#gab7bec69c829adac299ed11bd66411507"> 2178</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gabf0928baf4e4350633ca9050b65d1939"> 2187</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#ga86abb2e8858d177c04e60c41e9242045"> 2189</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 2190</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            (I2C0)</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 2192</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 2194</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gae13da5d584f2a4e2379db927a3f18772"> 2195</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            (I2C1)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 2197</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE }</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group__I2C__Peripheral__Access__Layer.html#gaee17f364d6d1712b62774e6c33dea554"> 2199</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1 }</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaab25b2cfc0f440c11ba84defee435e0e"> 2213</a></span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0)</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gacd455dbff54b6e42523e833319e562e4"> 2214</a></span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0)</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gad710afb8dd19706b83bc65c3f460e81d"> 2215</a></span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0)</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga1a4918e7df76e7488707db427ebfaead"> 2216</a></span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0)</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga1f0514321da14a62a0352b297e6614b7"> 2217</a></span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0)</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaeff876311aea33455ceb8ef9fb50b4c7"> 2218</a></span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0)</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaf3513574714aeda95d4d19aa2f8c9a95"> 2219</a></span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaf00ad7b5cbb7776265f28c9ffc5a6acd"> 2220</a></span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaf27ba0a559fe4af8031d5de859d8ba47"> 2221</a></span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga99708d179cf5e948315ac4ff5d8d0983"> 2222</a></span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0)</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga5872f84a45507eb59371a4fcc7c3e2c6"> 2223</a></span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gae914eeb0f84c8cf2420f6764ea979c6d"> 2224</a></span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0)</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment">/* I2C1 */</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga1488ec8f3fd718170359dfc0045ee8e1"> 2226</a></span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaeb01706a855e5dbc5e864a0e18eeab36"> 2227</a></span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaab6dde59f93972ca970c31a59c9f8a6b"> 2228</a></span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1)</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gae095b0f00b8617e16ee1a798d8a07e19"> 2229</a></span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga014dafe97b03f68e829a75997094fe92"> 2230</a></span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga23604e2320135c1d7488c51e1b8257be"> 2231</a></span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1)</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaddb39b793fc611a3fd107eaf33c26598"> 2232</a></span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga15eb9a112bb86d26c32d17ebfb3dcecc"> 2233</a></span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1)</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaa9377a6d31b5c6a841b69330a6e8d59d"> 2234</a></span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#gaa4539c51795162a3fccf19384acf78f0"> 2235</a></span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1)</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga636aa70cc9b9d94328cecb67e0005e7b"> 2236</a></span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1)</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group__I2C__Register__Accessor__Macros.html#ga1d6d67136378cdc43250d350dde35366"> 2237</a></span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1)</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="structLLWU__Type.html"> 2259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#af4e20147909cf3d6a8ec04750fc36833"> 2260</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#af4e20147909cf3d6a8ec04750fc36833">PE1</a>;                                </div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67"> 2261</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">PE2</a>;                                </div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#aea83255d229cf9f16973c2e2c289d084"> 2262</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#aea83255d229cf9f16973c2e2c289d084">PE3</a>;                                </div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#a3e7dd04bfade7dc646336a69827f8d8f"> 2263</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#a3e7dd04bfade7dc646336a69827f8d8f">PE4</a>;                                </div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#aded2b9c734957e9882cefccb5029c51f"> 2264</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#aded2b9c734957e9882cefccb5029c51f">ME</a>;                                 </div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#a7a06923d73cbfb32196f92cec9832679"> 2265</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#a7a06923d73cbfb32196f92cec9832679">F1</a>;                                 </div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#a2e0cf4aaae8993a69589806facbdb943"> 2266</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#a2e0cf4aaae8993a69589806facbdb943">F2</a>;                                 </div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#a3c0a1985283644dfd4d68600e899b55f"> 2267</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structLLWU__Type.html#a3c0a1985283644dfd4d68600e899b55f">F3</a>;                                 </div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#aa94a3a9f881724ef6ed7658e387aa159"> 2268</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#aa94a3a9f881724ef6ed7658e387aa159">FILT1</a>;                              </div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="structLLWU__Type.html#a5736205996ff7fc8e4eba49f8f0e44ea"> 2269</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structLLWU__Type.html#a5736205996ff7fc8e4eba49f8f0e44ea">FILT2</a>;                              </div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;} <a class="code" href="structLLWU__Type.html">LLWU_Type</a>, *<a class="code" href="group__LLWU__Peripheral__Access__Layer.html#gaf93c3f7cb6f9aab387dbeafff610076d">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gac122d2548e2c00069618b75fc2dda5da"> 2283</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga5202d127ca8b88f5920c93ebbb9b9144"> 2284</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga31faa7fe2240e17d24eef3748a994673"> 2285</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gabae264ac23ea3d486f55e8934a91df70"> 2286</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga5e41f250b27a820d46d083915e94f18f"> 2287</a></span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga5f542b8bcaf97360c66a00993f229242"> 2288</a></span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gae1358cf4b6e51d98bc34424d263874ec"> 2289</a></span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga302b69ef5f54896934af78a6e536a246"> 2290</a></span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga9c1748a1618bcfc691f573c87202c4d3"> 2291</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga71f3ec982a13da3009b07fea60045d7a"> 2292</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 2309</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 2310</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga7802c0037c0acff8dfef3a3d70029aaf"> 2311</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_WIDTH                     2</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 2312</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 2313</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 2314</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabc75cd7f9b34ddf96af35df71b1d4ce0"> 2315</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_WIDTH                     2</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gab35a751adac37592806af18a4f6e3837"> 2316</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 2317</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 2318</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga110072e971f326dedb03be70119be69f"> 2319</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_WIDTH                     2</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae6a462624a848afff074ae6e6da83cb0"> 2320</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 2321</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 2322</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa91924024d1b457e2fd5d81320d7a23d"> 2323</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_WIDTH                     2</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga3dfb03917664cd276f352b77e95624b9"> 2324</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 2326</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 2327</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4f5f2a0c87bc31d905581bc7df6f4488"> 2328</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_WIDTH                     2</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 2329</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 2330</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 2331</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga51830d3f43cd8d76d24dc690f9c43d66"> 2332</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_WIDTH                     2</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 2333</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 2334</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa7a0191eaf60166333a8bee953239c85"> 2335</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga974521620a651706ff0537b1f500a91e"> 2336</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_WIDTH                     2</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 2337</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 2338</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 2339</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5a3c46d10146502b83e61b54fe086d32"> 2340</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_WIDTH                     2</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaecb28f5285444e1576a192260d5c3048"> 2341</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 2343</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaf02591badd7f37915120d0fd627cdf27"> 2344</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga83c08ff2ff581b777a575b24b73736b3"> 2345</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_WIDTH                     2</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad6e40b93385848a0a6dc1177f884107a"> 2346</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad03733955d18194da002aeceedc2edf5"> 2347</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 2348</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga80e67da3c4c020b203cc977e90573b1e"> 2349</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_WIDTH                     2</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 2350</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6d8e812233df26a72459712117996efa"> 2351</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 2352</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadf8fda3332dadfea917f9d4ea58459d8"> 2353</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_WIDTH                    2</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 2354</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 2355</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 2356</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4f7a17c7d29747f268b644f7094b1c02"> 2357</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_WIDTH                    2</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 2358</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 2360</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaddb0a17347a85705dc2c2975129a7942"> 2361</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga7fcc800b9da3b0e7bffe89f08b84d919"> 2362</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_WIDTH                    2</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga433532e85a0db075b0e525c1483a27ad"> 2363</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 2364</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 2365</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabe3a40a4b5fdc9b1545c1276edbd991a"> 2366</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_WIDTH                    2</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 2367</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 2368</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 2369</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga2b071c4c63280947f05a459dbc4b3abf"> 2370</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_WIDTH                    2</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga376a97009729f8dde435a783deb148d8"> 2371</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 2372</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 2373</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa9f123a5bd14524c038af312e9b7ea73"> 2374</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_WIDTH                    2</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadd015539f974ee2820707b9abf3787ba"> 2375</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5f1588218d510ac13093055708ceae49"> 2377</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga7f653f4ce89c4512437c0114f4659502"> 2378</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5b20c174675b69a94f42c21c1ef7d0f6"> 2379</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_WIDTH                      1</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga57e76f009f14fc197aa6bf7ce0e56f22"> 2380</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME0_SHIFT))&amp;LLWU_ME_WUME0_MASK)</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga99b29643134140d21a3d4259b7f64c86"> 2381</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac623d0db3076972370ee795830b555c1"> 2382</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga9099beeaae69804663f34fd802e2244a"> 2383</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_WIDTH                      1</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga7537345eb6a634652141bd92b6e1c029"> 2384</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME1_SHIFT))&amp;LLWU_ME_WUME1_MASK)</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 2385</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 2386</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gab9fb81b49afeb88a6534939a38ddfa8d"> 2387</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_WIDTH                      1</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaad5f38620081713700faa574d4756037"> 2388</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME2_SHIFT))&amp;LLWU_ME_WUME2_MASK)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6f6ea286130568de4df073a50fbdc282"> 2389</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 2390</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5b7b07f3c53da23f0bc1ca973caa5c88"> 2391</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_WIDTH                      1</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gafd25630d6da4e8bd90c95a1b534bfe26"> 2392</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME3_SHIFT))&amp;LLWU_ME_WUME3_MASK)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 2393</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad162d87bd892f7bfcd34c74941168e64"> 2394</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadea577a50d62f9717e52c10561c463f7"> 2395</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_WIDTH                      1</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4f426ee3d4121039991f556746934a66"> 2396</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME4_SHIFT))&amp;LLWU_ME_WUME4_MASK)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadeab309cd88e84e94433398ea4656511"> 2397</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 2398</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadeceeb5b7d9355999a29320f7125a977"> 2399</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_WIDTH                      1</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga57fe3b7c8697cae28d20ea2edd7502f6"> 2400</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME5_SHIFT))&amp;LLWU_ME_WUME5_MASK)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 2401</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 2402</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaf8042d6c91cd878ebe0c2beee9ddd3fd"> 2403</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_WIDTH                      1</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga92d72bda2b26242276060b869bae0fb4"> 2404</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME6_SHIFT))&amp;LLWU_ME_WUME6_MASK)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga455f995ef197eea9796910ff1b7327a0"> 2405</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 2406</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga88ba55ddf9fe59cbdc7a620fc0d07301"> 2407</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_WIDTH                      1</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga01fde478dc65d018fd0b6f70e6a5540f"> 2408</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME7_SHIFT))&amp;LLWU_ME_WUME7_MASK)</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 2410</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 2411</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadaca8ee54d7ee03a95b22de42ad57499"> 2412</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_WIDTH                       1</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadf947a1640b0c6ac4e501aec5b935154"> 2413</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF0_SHIFT))&amp;LLWU_F1_WUF0_MASK)</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 2414</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 2415</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaadae0d96ffc1448e0cdd10ad9d478baf"> 2416</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_WIDTH                       1</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga550c62884c90b1a85c2fa07d1bfdcd48"> 2417</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF1_SHIFT))&amp;LLWU_F1_WUF1_MASK)</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabc46629018d0f2eb7a39896eb5225933"> 2418</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 2419</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga94d1546c27991e6ae49800f2ac051de2"> 2420</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_WIDTH                       1</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga7baf252acb15c1af560212b69c4510b2"> 2421</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF2_SHIFT))&amp;LLWU_F1_WUF2_MASK)</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga7c81d1a3309d56f967355042ac08c299"> 2422</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gada64305bc36dde8d293f511de2183d0c"> 2423</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4029d19452c8308bf16fe577f8f3cf1f"> 2424</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_WIDTH                       1</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga239699d31d2e283bf2edce04eb6e4636"> 2425</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF3_SHIFT))&amp;LLWU_F1_WUF3_MASK)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 2426</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 2427</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga181ea7e9db501dc6e3201875641592df"> 2428</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_WIDTH                       1</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga9c07a536d420eeb46f7a757d4449f2ac"> 2429</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF4_SHIFT))&amp;LLWU_F1_WUF4_MASK)</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga2ba67283979e853e1601bd15a534523e"> 2430</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 2431</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga37f430ba97b3c48c41903adddd849a62"> 2432</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_WIDTH                       1</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6a35873aa92f990b636a663a5f773ca1"> 2433</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF5_SHIFT))&amp;LLWU_F1_WUF5_MASK)</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 2434</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 2435</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4f870a2c81fd49d988911a0112d73523"> 2436</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_WIDTH                       1</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4aa665fdd93a08b2f72e0b24c2e89ad9"> 2437</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF6_SHIFT))&amp;LLWU_F1_WUF6_MASK)</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga085396c6707e1233072318b9f791a179"> 2438</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 2439</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5e65edeacfbd6879d899aa9ea3c4a02a"> 2440</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_WIDTH                       1</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga34f586b51974da9fe6ae867d38d48485"> 2441</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF7_SHIFT))&amp;LLWU_F1_WUF7_MASK)</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga76228bf3593a9417e43e509166c07fad"> 2443</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga88963ab5583725d163689b615ce5a638"> 2444</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gafac0445588cdc2e2560d1e75420a8c57"> 2445</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_WIDTH                       1</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gab1a2b83044edbc6852ae049d8afdfbdd"> 2446</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF8_SHIFT))&amp;LLWU_F2_WUF8_MASK)</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 2447</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 2448</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadffdeb6b196f07bcb1b7a5b3e027b0cf"> 2449</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_WIDTH                       1</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5bf58a8c2a31c1ee83569d2cf4896d86"> 2450</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF9_SHIFT))&amp;LLWU_F2_WUF9_MASK)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 2451</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 2452</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabe749f622abf8a215e4db7f632bb832a"> 2453</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_WIDTH                      1</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga1fbe79331ec3d400d836f9bb7de533a6"> 2454</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF10_SHIFT))&amp;LLWU_F2_WUF10_MASK)</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga618834480f34a7997f2f4fab80d87400"> 2455</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 2456</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaed081e0d5f5cf6b5e36ab4a8409152fb"> 2457</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_WIDTH                      1</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga8cff952a35e87f71a4b24ef6feefee82"> 2458</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF11_SHIFT))&amp;LLWU_F2_WUF11_MASK)</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 2459</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae04234ed612320f80fe119820ae78e39"> 2460</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad63af9ae26ac9a99608f801db0c802a4"> 2461</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_WIDTH                      1</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4b8f9110dc4fbd5597c179a2b819b946"> 2462</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF12_SHIFT))&amp;LLWU_F2_WUF12_MASK)</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 2463</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 2464</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa2d83befc9c587419966ca9865769ae3"> 2465</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_WIDTH                      1</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga778553954826cc20c8bc34ffc0b32235"> 2466</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF13_SHIFT))&amp;LLWU_F2_WUF13_MASK)</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 2467</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga775751b74c858d4adf406ff063630bbf"> 2468</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga732ef230d3db225048f4a107f632db4d"> 2469</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_WIDTH                      1</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga61bc00dcda4ef8eef2f2ef7d1e0cad66"> 2470</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF14_SHIFT))&amp;LLWU_F2_WUF14_MASK)</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 2471</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 2472</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga8da03eeb9229e921c90b74e3fa9b75b9"> 2473</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_WIDTH                      1</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaf8402c732164092041061917782b29ec"> 2474</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF15_SHIFT))&amp;LLWU_F2_WUF15_MASK)</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 2476</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 2477</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadd4601d6189aae8f04490d4fd0878fa1"> 2478</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_WIDTH                      1</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga3e088b69ca585116274b771ce4915311"> 2479</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF0_SHIFT))&amp;LLWU_F3_MWUF0_MASK)</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 2480</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6de4a2380bde727b70758cd1c818c859"> 2481</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae9137a0aede831c3c5b506d4ba02ada3"> 2482</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_WIDTH                      1</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0102aac1d58b1c1a89c197c845f832a6"> 2483</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF1_SHIFT))&amp;LLWU_F3_MWUF1_MASK)</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 2484</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 2485</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga606106a831f88a48f1751bba65eae69e"> 2486</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_WIDTH                      1</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac71e0c2b5effba209a76bdea4199dcc9"> 2487</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF2_SHIFT))&amp;LLWU_F3_MWUF2_MASK)</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 2488</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga91a71ba06b95076252cd2594112da05d"> 2489</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4e7231905dc61b0017891bd891cdedb8"> 2490</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_WIDTH                      1</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaf456eb8a736c3ef4d9813e6c8929fa05"> 2491</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF3_SHIFT))&amp;LLWU_F3_MWUF3_MASK)</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabd85c849a3b177444a91aa37457252a8"> 2492</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 2493</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga009b93ffb785ae00d896033b19115a67"> 2494</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_WIDTH                      1</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gad93b6ad2aae5b9b2b211254f8734236e"> 2495</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF4_SHIFT))&amp;LLWU_F3_MWUF4_MASK)</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 2496</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 2497</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac95cb758e69aae27e023489f824cf52a"> 2498</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_WIDTH                      1</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga71b5bd482fdc7f772f235112e9395140"> 2499</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF5_SHIFT))&amp;LLWU_F3_MWUF5_MASK)</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabd1f915448c7918a8aabc74239d7e773"> 2500</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 2501</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga77fdadcd6f45302f96ea4c0c1883e014"> 2502</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_WIDTH                      1</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga05d84dbe2b08378f0c3535e947cbf1c4"> 2503</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF6_SHIFT))&amp;LLWU_F3_MWUF6_MASK)</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 2504</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 2505</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga77b206bd6d62204d2657d800c0a73b6d"> 2506</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_WIDTH                      1</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga29b4a5a062eb04f5fb0326fcdfd6f5f5"> 2507</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF7_SHIFT))&amp;LLWU_F3_MWUF7_MASK)</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa44e21d07f509d1f5d6cec9da32ab8ab"> 2509</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaab2a7991b2b135f0557b1b41cc3528f7"> 2510</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0407766a4143c2c085ead9a554182a9e"> 2511</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_WIDTH                 4</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 2512</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae449f984f9cfeec99ab8380e356b57c7"> 2513</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga0d4b7527c910e60bdf1f52e51b1c0932"> 2514</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga8ab0db13fc60e72113ccd59519fe5411"> 2515</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_WIDTH                   2</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 2516</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gabdb5ca902522996074a75ed08a7a8b03"> 2517</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga359dd7a99c209dc7c2f26d79c061d11e"> 2518</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga98b2454b8fa5f8072f74e849447535a7"> 2519</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_WIDTH                   1</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga178c6ff91d71caeb12b9444cd028e09d"> 2520</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTF_SHIFT))&amp;LLWU_FILT1_FILTF_MASK)</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae610069172bf4a4b8f783d54faf97496"> 2522</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga4589e4982f58847b133e9792fac931ac"> 2523</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gadacae596b4927520e9b3cd1bb5f2c5a9"> 2524</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_WIDTH                 4</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga158cb43770e2439838189522bb7696a3"> 2525</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6c6d4145e30bdb324bc6b137b2f7aada"> 2526</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gac309ec1ef795572d048b09ac35847bf1"> 2527</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga6bdbf93c906689edbc8972c6702963e7"> 2528</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_WIDTH                   2</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 2529</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gab60be1393d84433fe44d4b332a77537c"> 2530</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#ga20b3ccaef11cade3a0dc88b3a378b790"> 2531</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gae1d4ea181de825f538960a8b465e142b"> 2532</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_WIDTH                   1</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Masks.html#gaa36637f2a12654139ec6c8b76f313c8d"> 2533</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTF_SHIFT))&amp;LLWU_FILT2_FILTF_MASK)</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga5596067d46debe317ac368bfc5db21f8"> 2542</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#gaed2d6ced03dff7739533096e53983dbe"> 2544</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 2545</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            (LLWU)</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;</div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga3d947ff94f2db32873659ceeeb8bc767"> 2547</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group__LLWU__Peripheral__Access__Layer.html#ga4826d688973513cc02a2f1d4f67c336b"> 2549</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gaef03e73b53506377462ca326729d4ff7"> 2563</a></span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU)</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga870481fe118dd8de33a1f8e85120a11c"> 2564</a></span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU)</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gaac6d06ddf8f05c05fb16b45e44696829"> 2565</a></span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU)</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gada12ddd62f9a667b60702dfd8b4f69ff"> 2566</a></span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU)</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gabe3a2c1d3bd364f60d4ef36944dd0d7e"> 2567</a></span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU)</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga0b1034b705393cb19dc8bdc643242e0b"> 2568</a></span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU)</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gaf234482694d2528fddefe57b14eaa942"> 2569</a></span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU)</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gaaf3f95074e10d498b1522014ab7d5bfe"> 2570</a></span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU)</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#ga0ccd44a49b9f822b80e5d8c4935d94fe"> 2571</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU)</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group__LLWU__Register__Accessor__Macros.html#gae5e6484abe7ce06b0e85852c098959e7"> 2572</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU)</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="structLPTMR__Type.html"> 2594</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="structLPTMR__Type.html#a429aba6c7571f26fdc0c6315c0f920a7"> 2595</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTMR__Type.html#a429aba6c7571f26fdc0c6315c0f920a7">CSR</a>;                               </div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="structLPTMR__Type.html#a762750e61f8a71eae4ee81d9cc02fc51"> 2596</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTMR__Type.html#a762750e61f8a71eae4ee81d9cc02fc51">PSR</a>;                               </div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="structLPTMR__Type.html#aa5b60a4852b1f75b35ac4535ec8fde47"> 2597</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTMR__Type.html#aa5b60a4852b1f75b35ac4535ec8fde47">CMR</a>;                               </div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="structLPTMR__Type.html#a9d7b37aa4696adb170d1834de319ff68"> 2598</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structLPTMR__Type.html#a9d7b37aa4696adb170d1834de319ff68">CNR</a>;                               </div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;} <a class="code" href="structLPTMR__Type.html">LPTMR_Type</a>, *<a class="code" href="group__LPTMR__Peripheral__Access__Layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#ga3e6fc450d0d86591343057973f33b114"> 2612</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#ga5466d25d6ed5404f2257f2d06c0d21f5"> 2613</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#ga0f229f84385a307ae6fa7133c9b0d2f0"> 2614</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#ga0256237249b333d5beffb46f115f5659"> 2615</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 2632</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gada00f24f79b11a91e8404b4531d66733"> 2633</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gab1c8cee0d1f36981a778a39c301df651"> 2634</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_WIDTH                      1</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gae18358081bf10e96a1307612264a31fd"> 2635</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK)</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga57ee593a57d844d7bb4b87c127765558"> 2636</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 2637</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga0a517e42758529703ef053633b07811e"> 2638</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_WIDTH                      1</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gae8af700b27a8e6aad5c035eb9181766c"> 2639</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK)</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gaca581598c0f319b0002deda730479842"> 2640</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 2641</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga94f19d9bcd4ae56b25b6d6b8465028d1"> 2642</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_WIDTH                      1</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 2643</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK)</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga020eee1550f2943c10d51f8b56930e62"> 2644</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 2645</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gabf0d154e29e219118d7e30cd3a51e7c6"> 2646</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_WIDTH                      1</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 2647</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK)</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 2648</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 2649</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga72ff98681bbcb7010ec5c3c52a7b0bd5"> 2650</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_WIDTH                      2</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 2651</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 2652</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 2653</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga949f5dfaf83f4164c0a7ae5258df1296"> 2654</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_WIDTH                      1</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 2655</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK)</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 2656</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 2657</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga51d39202c4da6c1f24aa3fe99ba0d6ae"> 2658</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_WIDTH                      1</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga4a71110198e9becb2fe277e270c7499d"> 2659</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK)</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 2661</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 2662</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga227598a2a8f7f2ed8aa43c2d3c1f4e26"> 2663</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_WIDTH                      2</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gabeba0b705770f53c56a569a5ee74536b"> 2664</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gab3daae6085cf702b31db5be78fe03872"> 2665</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 2666</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga4cfb26506512af04a91f932ab044d0ca"> 2667</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_WIDTH                     1</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 2668</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK)</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 2669</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 2670</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga4a513c55e0dc80c435c33feafd118ffa"> 2671</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_WIDTH                 4</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 2672</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 2674</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 2675</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga223e03bc3ae65b2b9be7150800a93cf1"> 2676</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_WIDTH                  16</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 2677</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 2679</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 2680</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#gad88f9ee703f0520c1915859acde19135"> 2681</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_WIDTH                  16</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Masks.html#ga8732990b7f3af802120a5e95000c963f"> 2682</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#ga024f362857a8b928d96cf3b3f5106793"> 2691</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 2693</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#ga90a9194151ad11b422bcab162e797eda"> 2694</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          (LPTMR0)</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 2696</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__LPTMR__Peripheral__Access__Layer.html#gac92660dedc63be48d689d43efc9f2c82"> 2698</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#ga92117617fde3b4150e2c04e6f828f565"> 2712</a></span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0)</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#ga69b40af8e215d5b29b3f9677d7f8d632"> 2713</a></span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0)</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#gac109508795b1b22820940313ddb4c620"> 2714</a></span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0)</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group__LPTMR__Register__Accessor__Macros.html#gada9bf6b3d564321571ac27faa4d263ad"> 2715</a></span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0)</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="structMCG__Type.html"> 2737</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a72de946c106d741e2e5f21c35988a7a1"> 2738</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#a72de946c106d741e2e5f21c35988a7a1">C1</a>;                                 </div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a2a7672cdea44c417e9eaddd438fb3609"> 2739</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#a2a7672cdea44c417e9eaddd438fb3609">C2</a>;                                 </div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38"> 2740</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">C3</a>;                                 </div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="structMCG__Type.html#ae8c2ac6766d7888e745befae1e0b39db"> 2741</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#ae8c2ac6766d7888e745befae1e0b39db">C4</a>;                                 </div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="structMCG__Type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992"> 2742</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">C5</a>;                                 </div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a3739313253d53250920a429e3d9f8c9b"> 2743</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#a3739313253d53250920a429e3d9f8c9b">C6</a>;                                 </div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="structMCG__Type.html#aa181a88ea541ca57f4c8402862d0860c"> 2744</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#aa181a88ea541ca57f4c8402862d0860c">S</a>;                                  </div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a2e0dc9d5162bed9012829bf04245e579"> 2745</a></span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a7fd146380faf9dd7da4763f061b26564"> 2746</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#a7fd146380faf9dd7da4763f061b26564">SC</a>;                                 </div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="structMCG__Type.html#ae27f747e8f71a449a68b1154c2c70299"> 2747</a></span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a57e6ec0cad8ae0e723d21531a184b6e7"> 2748</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#a57e6ec0cad8ae0e723d21531a184b6e7">ATCVH</a>;                              </div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="structMCG__Type.html#ae8fea9d52f23143b72c9916e66b252d3"> 2749</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#ae8fea9d52f23143b72c9916e66b252d3">ATCVL</a>;                              </div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a817afb6d00c67e342392f52248389360"> 2750</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structMCG__Type.html#a817afb6d00c67e342392f52248389360">C7</a>;                                 </div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="structMCG__Type.html#ade4cb987285cb3307821b43d904adcb6"> 2751</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structMCG__Type.html#ade4cb987285cb3307821b43d904adcb6">C8</a>;                                 </div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a741d9e828690788987ec4ea87e5d77a6"> 2752</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structMCG__Type.html#a741d9e828690788987ec4ea87e5d77a6">C9</a>;                                 </div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="structMCG__Type.html#a011911d042745a9660fde078b5fa954f"> 2753</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structMCG__Type.html#a011911d042745a9660fde078b5fa954f">C10</a>;                                </div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;} <a class="code" href="structMCG__Type.html">MCG_Type</a>, *<a class="code" href="group__MCG__Peripheral__Access__Layer.html#ga986eade1fbde340a81eb11bda1a7bba4">MCG_MemMapPtr</a>;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga8bae88afeec8abab181383a6e5a9fecb"> 2767</a></span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga1fe49262912ac579f147ae5c2cfde5a5"> 2768</a></span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga7ead9604d56b0f9d04a297a8ddad2bfd"> 2769</a></span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga7ecd15c7ea67a8febfe9fb84044905c8"> 2770</a></span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga8d61340716746b32bbf9dc08f45bd8f6"> 2771</a></span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga900a3edcbbfc2933afe2a26c6774fd69"> 2772</a></span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gac8e21014738ce19fa716fe2ee80f1a64"> 2773</a></span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gaccd64981395ccd3872a484806162a8ac"> 2774</a></span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gaca17ff8b94752a7700acc7adc7e462ea"> 2775</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gae8da97d512d94aa7026889ca0aadedbf"> 2776</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga539e138338d19786d39052d096896e96"> 2777</a></span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga9d7e2b88a408a722f0b7f64a7a32af01"> 2778</a></span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga4edaa0cc446f810f9aa01a41f6960573"> 2779</a></span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         ((base)-&gt;C9)</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gaf22ce39beaaebd71b3d675a11ed7fb0b"> 2780</a></span>&#160;<span class="preprocessor">#define MCG_C10_REG(base)                        ((base)-&gt;C10)</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 2797</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 2798</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga09fe6d0ae7733823c26f61caf653b139"> 2799</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_WIDTH                    1</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae9002ca9879cd655f9e39f1829b40a03"> 2800</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IREFSTEN_SHIFT))&amp;MCG_C1_IREFSTEN_MASK)</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 2801</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 2802</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga8db3c5e20568ef09e5829d7cefb3a73f"> 2803</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_WIDTH                     1</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9fc55b990e5876cb6fbeef0bf7caa040"> 2804</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IRCLKEN_SHIFT))&amp;MCG_C1_IRCLKEN_MASK)</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gadc14970d17e8ee736a16805a412a87fe"> 2805</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gada376a938782b95d20788418a2564476"> 2806</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaab0acff1b11a2c24e61ff54907abaaab"> 2807</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_WIDTH                       1</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gadebea24932568e50a064507270a209c8"> 2808</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IREFS_SHIFT))&amp;MCG_C1_IREFS_MASK)</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 2809</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 2810</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gab94c3e80df0fd1cc9568f36d91ae3335"> 2811</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_WIDTH                       3</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 2812</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 2813</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 2814</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga80c7a5e0d30a0d7152ac5d570f92f52f"> 2815</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_WIDTH                        2</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 2816</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 2818</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 2819</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gad076814a9851b31062bc47f216914312"> 2820</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_WIDTH                        1</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gad8f801bcc07391ec8060d0d2249a81be"> 2821</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_IRCS_SHIFT))&amp;MCG_C2_IRCS_MASK)</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 2822</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 2823</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae436f46d6a0999879ce80fe613710571"> 2824</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_WIDTH                          1</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga85aee53b6f4960d870b9f3f890c208ec"> 2825</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_LP_SHIFT))&amp;MCG_C2_LP_MASK)</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae9a32b79976c185a9b6567cc74b2d5af"> 2826</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga1cea960436deb685a7f131203e4898b5"> 2827</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gad3caf79d812edd985d8ded18b718ebc7"> 2828</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_WIDTH                      1</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae771ee589559392e587838bc2c4f0c14"> 2829</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_EREFS0_SHIFT))&amp;MCG_C2_EREFS0_MASK)</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga58de06b4d4514888ca2e7cbc68e50ccc"> 2830</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga881979b382aef0029c4e4990e365d8f5"> 2831</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga555979dd8f7e0e355dabb9bac96bb397"> 2832</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_WIDTH                        1</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga669af3919c558cb8f8c77b8e75abf7cd"> 2833</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_HGO0_SHIFT))&amp;MCG_C2_HGO0_MASK)</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga5436f4e93034d8536c23eabcac1b1a43"> 2834</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaca9dfaea66978e556c7a9773e2c8c531"> 2835</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga1b066e19759737ab4936643cbc0e7a84"> 2836</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_WIDTH                      2</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga4717ad2318b6cbc4586d554b59d0382e"> 2837</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae89f2e48b02a39563115d1a60dc8f16f"> 2838</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 2839</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaff3f64d9e3d2650582222a073632249a"> 2840</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_WIDTH                      1</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga3d3b107b5048c654be690911ae09feff"> 2841</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_LOCRE0_SHIFT))&amp;MCG_C2_LOCRE0_MASK)</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga44433c6372539508fbf3090b591f3d89"> 2843</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga8b5c3c55be188745fefec24b945110b7"> 2844</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga5aba9792e16abf602bdacf90d233dab8"> 2845</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_WIDTH                      8</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 2846</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 2848</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga1114052674119b01137ef4b4885ab757"> 2849</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gadd7eecbad9987a7f47711f962f5cfde1"> 2850</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_WIDTH                     1</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga4dc087a188bd21971ad0867f4af9330c"> 2851</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_SCFTRIM_SHIFT))&amp;MCG_C4_SCFTRIM_MASK)</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga91610035649d14c5027419db0bfa3231"> 2852</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 2853</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga09e752243e5cd76a2ec728be307d789a"> 2854</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_WIDTH                      4</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 2855</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 2856</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 2857</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga1694fea93d7fccfc8d469362079e2811"> 2858</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_WIDTH                    2</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 2859</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 2860</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 2861</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9d1bf73945b55b13be5eee9166867b15"> 2862</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_WIDTH                       1</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga10fd0030b4d3fcb34503269a2a5796c0"> 2863</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DMX32_SHIFT))&amp;MCG_C4_DMX32_MASK)</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga28ab0b9007f9941707395660db088172"> 2865</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga452026beec3bec5a580d151e15d83f30"> 2866</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga26d4568f645cca7e470b6852f4117741"> 2867</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_WIDTH                      5</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaff29a787086eaba9ef46f4e873d83a54"> 2868</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9bec4ed23caf6a431b506e944d928080"> 2869</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga486796db598fbf2f07f39d71453f49b6"> 2870</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga07785c0084e307e19d76cdd9ac056806"> 2871</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_WIDTH                    1</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga75551114843366d40dd54e1c05fd2002"> 2872</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PLLSTEN0_SHIFT))&amp;MCG_C5_PLLSTEN0_MASK)</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga73671453b8f8804784e5b7e67551726d"> 2873</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaa66ceed70e1055a31e46c60a502b8eb7"> 2874</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga92ab86b747d4c55138e52b1a37a48fbd"> 2875</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_WIDTH                   1</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac3faf5c909bfee8fa6b28d1c1e1face7"> 2876</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PLLCLKEN0_SHIFT))&amp;MCG_C5_PLLCLKEN0_MASK)</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gacf93ac207865bd372d9148f10dce7267"> 2878</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga92208f56fc7ce68a0a8ff14ab5c3b2f6"> 2879</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga18cfdc109212fe94e0f21bcfe03769e0"> 2880</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_WIDTH                       5</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga50b2068270153c3013b4e0ac2256fbfd"> 2881</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 2882</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga096e62e71f69f5b749999d671d800090"> 2883</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaa98186f6d9ac2159a374f1cb9e8a44da"> 2884</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_WIDTH                        1</span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga70d94d0060b62ceb42672a91ebe51c73"> 2885</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_CME0_SHIFT))&amp;MCG_C6_CME0_MASK)</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 2886</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga690a1869788f450cfa53d73f983a1c05"> 2887</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga4ad7a1200e5fc3fdb49c22265c38652c"> 2888</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_WIDTH                        1</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga0b971886e3f30b9fecbf46971a45ede3"> 2889</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_PLLS_SHIFT))&amp;MCG_C6_PLLS_MASK)</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga0b0e7ca112d81e86d413c014d144fd8d"> 2890</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaf62eb94fa38802a5950bd616b539a69c"> 2891</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga4eab838c2eb723f81b147e150bfe2462"> 2892</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_WIDTH                      1</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga40c69a7a688af5b94cb89b84e1afa446"> 2893</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_LOLIE0_SHIFT))&amp;MCG_C6_LOLIE0_MASK)</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga1c693472984fb69650b117ffe5b76da5"> 2895</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 2896</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gacb64339e4ccd107ce6e9b3151171c3b2"> 2897</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_WIDTH                        1</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9b7e5d9af38c4290a57311569d1e99f8"> 2898</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_IRCST_SHIFT))&amp;MCG_S_IRCST_MASK)</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 2899</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga3680bc3a628991bb5279d9d6b938b374"> 2900</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga6cc5de2d68d8a726117ab136ea421603"> 2901</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_WIDTH                     1</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga98c936496f313b82960d9de69a28ea69"> 2902</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_OSCINIT0_SHIFT))&amp;MCG_S_OSCINIT0_MASK)</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 2903</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 2904</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga517e7ee0adda2cb1904857234f0343a8"> 2905</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_WIDTH                        2</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 2906</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 2907</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 2908</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga6e6031aee49746cc045affc27d3988c0"> 2909</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_WIDTH                       1</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac86daa0998b4659fc37cb083d61a3171"> 2910</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_IREFST_SHIFT))&amp;MCG_S_IREFST_MASK)</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 2911</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 2912</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac5f7a7a309ea01290ed79a254474d485"> 2913</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_WIDTH                        1</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga58d3f6ca3f2ccd588d0751b02c6dd0ab"> 2914</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_PLLST_SHIFT))&amp;MCG_S_PLLST_MASK)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga6cb486757d45c5211baa3b130e720b97"> 2915</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga5022e367019ecb07d0afbc3279e60b02"> 2916</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga6f8a03ac18d06916c979b63d6bba1ceb"> 2917</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_WIDTH                        1</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gacaa583a26c3b35ebae840eb9b816d681"> 2918</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_LOCK0_SHIFT))&amp;MCG_S_LOCK0_MASK)</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gae5967720d747b4d6f9fa748c94570c6d"> 2919</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         0x80u</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga5cddd795823b73d50830e628cee24644"> 2920</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga7c19e2eed9a0882cb4db713c9eaf3d2b"> 2921</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_WIDTH                        1</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gafd37e33b55e768b966c8740b3c9f694f"> 2922</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_LOLS0_SHIFT))&amp;MCG_S_LOLS0_MASK)</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 2924</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 2925</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gabeb860149b698c26c1e3415431c27f08"> 2926</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_WIDTH                       1</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gab831af7e9fb430b45af114e428c811c3"> 2927</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_LOCS0_SHIFT))&amp;MCG_SC_LOCS0_MASK)</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 2928</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gacc99cc05a01e5807395bfe11518b26e3"> 2929</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac9fb526c61a362902eb3fd06eca76928"> 2930</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_WIDTH                      3</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga50a0225002267599fa7a2fc341fa783a"> 2931</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga1eea80f4646116c2ca2a68aa3469436a"> 2932</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac75a3cb915913ba4acc64a098bba4eb5"> 2933</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga82327115a19228b88c12c83ee6b7043f"> 2934</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_WIDTH                    1</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga0cfb3c172fe06a1ef6421e4ef2d446e4"> 2935</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FLTPRSRV_SHIFT))&amp;MCG_SC_FLTPRSRV_MASK)</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 2936</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gac7fd1ff91fc1de6800a18f875398d966"> 2937</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga7c7b158cf0d3570b26eb08ecef350f83"> 2938</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_WIDTH                        1</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga23e47c874463e34ac6ba3cbff56243b1"> 2939</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATMF_SHIFT))&amp;MCG_SC_ATMF_MASK)</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 2940</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 2941</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga493a7c5743cdce7a563aadb91f6443f8"> 2942</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_WIDTH                        1</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga3e28d781058567f53900eb505140e797"> 2943</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATMS_SHIFT))&amp;MCG_SC_ATMS_MASK)</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaf9545e815c86bd04d8513af024cb8617"> 2944</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga146594251d4266d02fecc44c1f0dd6ae"> 2945</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga3ef886c8e0200975b5c9fc221b45a49e"> 2946</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_WIDTH                        1</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaa955a357cb65dadc3366c4a3ed691e7d"> 2947</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATME_SHIFT))&amp;MCG_SC_ATME_MASK)</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 2949</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 2950</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaca86012183998a76f737fcff14cf2502"> 2951</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_WIDTH                    8</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gab382a7e152cca964b5cd64708384c608"> 2952</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga48750526150212b524f731e303a7e3cf"> 2954</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 2955</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga93fa974804125e281bd4dfe71b8a7a6d"> 2956</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_WIDTH                    8</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 2957</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#gaeab391a933aec2eeb1ffdbc772f714e2"> 2959</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga247e347342c951c4b8044bece01311fb"> 2960</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga65a1b30c936d88504f8fed1e48971d37"> 2961</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_WIDTH                       1</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group__MCG__Register__Masks.html#ga882f76d0b8c7e3045f2df6369cc794d1"> 2962</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C8_LOLRE_SHIFT))&amp;MCG_C8_LOLRE_MASK)</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 2971</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 2973</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gaceefc72e93a47a35f59a31c57dddf41b"> 2974</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             (MCG)</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 2976</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;</div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga3e6aec328b7327acc1f7bff70bec388c"> 2978</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga3f1a2c81a59d97251a06534341ad3303"> 2992</a></span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG)</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3"> 2993</a></span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG)</span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gaea76a22acf5112243d988d5d73c5a459"> 2994</a></span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG)</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga38959856c816b6ac3eaa205b8975690e"> 2995</a></span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG)</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga58b6d1507eed2b85ca93214ef39a076a"> 2996</a></span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG)</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1"> 2997</a></span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG)</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga371e03281a8383e9dd300c0502fbcaf6"> 2998</a></span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG)</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga2c21f3064f93f9610af92fbdaaf46a53"> 2999</a></span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG)</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga1cb18ffdb73d4eaad4573563aec49be0"> 3000</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG)</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga4999439546569874f8c31b012637d15f"> 3001</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG)</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga9fc6058dcffc6506763ff7235669038c"> 3002</a></span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG)</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga4328cf0c21c1c85cc0d618f7762016b8"> 3003</a></span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG)</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#ga40ae99ab2fbda74612a8f3f6bab361e0"> 3004</a></span>&#160;<span class="preprocessor">#define MCG_C9                                   MCG_C9_REG(MCG)</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group__MCG__Register__Accessor__Macros.html#gab582a1281f6376c0dd52e62c3e22653e"> 3005</a></span>&#160;<span class="preprocessor">#define MCG_C10                                  MCG_C10_REG(MCG)</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">/* MCG C2[EREFS] backward compatibility */</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga2c7a64bac24e9840a1b38fd20f45ee32"> 3012</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_MASK         (MCG_C2_EREFS0_MASK)</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gaf8a3c1b95c6c95b6b86dd47ee3e8df8d"> 3013</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_SHIFT        (MCG_C2_EREFS0_SHIFT)</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga2fd82cd628b3f27da54de0ef60997599"> 3014</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_WIDTH        (MCG_C2_EREFS0_WIDTH)</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga80da2b67760170594286bd856e76019b"> 3015</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS(x)           (MCG_C2_EREFS0(x))</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">/* MCG C2[HGO] backward compatibility */</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gaebd354dd4b68914ead6f2604e4aaf6f0"> 3018</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_MASK         (MCG_C2_HGO0_MASK)</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga803a8ad30224642fcf09f8d738a21e52"> 3019</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_SHIFT        (MCG_C2_HGO0_SHIFT)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gae4188e17ba573975ae16976975dc736c"> 3020</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_WIDTH        (MCG_C2_HGO0_WIDTH)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga321fa7e0b6a6ac3c13a42c03b5ea1194"> 3021</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO(x)           (MCG_C2_HGO0(x))</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">/* MCG C2[RANGE] backward compatibility */</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga265bc5e03a60b515a2f554807c106c53"> 3024</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_MASK         (MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#ga0198b0ee825233bd73c2681c2072e5d6"> 3025</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT        (MCG_C2_RANGE0_SHIFT)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gafa004f9075be6eb11297a367bd124155"> 3026</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_WIDTH        (MCG_C2_RANGE0_WIDTH)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group__MCG__Peripheral__Access__Layer.html#gaaca8c6b60b8c40403204e606565281d2"> 3027</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE(x)           (MCG_C2_RANGE0(x))</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="structMCM__Type.html"> 3045</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="structMCM__Type.html#aa212481a03924a4f4ec5900b0db7eb7c"> 3046</a></span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="structMCM__Type.html#a7e83a4220c2fc40542aa700b6a98df41"> 3047</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="structMCM__Type.html#a7e83a4220c2fc40542aa700b6a98df41">PLASC</a>;                             </div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="structMCM__Type.html#a21b4db9fd3a7335e135c8bf0be800b92"> 3048</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="structMCM__Type.html#a21b4db9fd3a7335e135c8bf0be800b92">PLAMC</a>;                             </div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="structMCM__Type.html#a2c3bc7398673a5943ed0b834dae36881"> 3049</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMCM__Type.html#a2c3bc7398673a5943ed0b834dae36881">PLACR</a>;                             </div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="structMCM__Type.html#af13de9f6724bb698907674c8483bbdf5"> 3050</a></span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="structMCM__Type.html#ab348a25b07589bffba2e65b94448a0fd"> 3051</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMCM__Type.html#ab348a25b07589bffba2e65b94448a0fd">CPO</a>;                               </div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;} <a class="code" href="structMCM__Type.html">MCM_Type</a>, *<a class="code" href="group__MCM__Peripheral__Access__Layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a>;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga5f5057d86df1e237371d76a2b99689ce"> 3065</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga79ed4435da37b341c75f7372eb4f33f7"> 3066</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga7352403c798ebab30d2179fa9130011a"> 3067</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      ((base)-&gt;PLACR)</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga1f78c796fdf559bbbe78af4f5c1f0de3"> 3068</a></span>&#160;<span class="preprocessor">#define MCM_CPO_REG(base)                        ((base)-&gt;CPO)</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga215cf860c41174735020a34e7ccf9590"> 3085</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 3086</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaca33b120ddb8d14be4c4bb490d0411af"> 3087</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_WIDTH                      8</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 3088</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga7988227df54012705c7f522f348214ee"> 3090</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 3091</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gae411282ecb17262ef371aa1dc5cd77df"> 3092</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_WIDTH                      8</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 3093</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">/* PLACR Bit Fields */</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaeea6e96c143304d5bb05ea7fc403efc3"> 3095</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       0x200u</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga074aa7cf18e97a20994af9c9f1151873"> 3096</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaf56606d523c23734bea878927a080a51"> 3097</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_WIDTH                      1</span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gad4c82e8cda84e63613df6140b5eddcfa"> 3098</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_ARB_SHIFT))&amp;MCM_PLACR_ARB_MASK)</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gacbfd3b84d50859b667b4c8c8923893c6"> 3099</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      0x400u</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga278b7f999d641bc9c3ab1c7c6d28e8cb"> 3100</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     10</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gacea7bfc04062cae7e7e969eff2638dc6"> 3101</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_WIDTH                     1</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga0bc908e2e311d482e30aaec5614e39f7"> 3102</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_CFCC_SHIFT))&amp;MCM_PLACR_CFCC_MASK)</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gae6459088afbbf9bcb5bf4e5eb88f239c"> 3103</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     0x800u</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga9834def64562d8851ba0500d81ae2a16"> 3104</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    11</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga4150d02970be42471c70d14aa064f3a4"> 3105</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_WIDTH                    1</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaaaf9605ea2614d154b1a52c1d5e1fa95"> 3106</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCDA_SHIFT))&amp;MCM_PLACR_DFCDA_MASK)</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga4a3f9ffb612145266536e0de8e9fa432"> 3107</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     0x1000u</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaff851bbdb5438d7e6c4816866107aec0"> 3108</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    12</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gabee0402db212a625e2f353438af11acd"> 3109</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_WIDTH                    1</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaea78222e8aeb890a6839ee0b1f1ced49"> 3110</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCIC_SHIFT))&amp;MCM_PLACR_DFCIC_MASK)</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga3a3b01206691dd0da2cc1699d7aff12f"> 3111</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      0x2000u</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga43547ea594fc5be9183ff24f3bdcdee7"> 3112</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     13</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gad8a63b695349a4cf8f731fb24f6f1eb0"> 3113</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_WIDTH                     1</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga5bf8dc2c888bf70076373822caac47d4"> 3114</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCC_SHIFT))&amp;MCM_PLACR_DFCC_MASK)</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga90eea584eb5978a2ddfee057cd2fec28"> 3115</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      0x4000u</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gab4f3cedc3a9560ddb10ca0cddaab74dd"> 3116</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     14</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga42edae2790fddab8d1ae0ffa722088bf"> 3117</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_WIDTH                     1</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga13f7e71b3e230876582b0814144a7b0e"> 3118</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_EFDS_SHIFT))&amp;MCM_PLACR_EFDS_MASK)</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga336a7d6634a1b5f72698ee41e1768d08"> 3119</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      0x8000u</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gab9eab0c37b97341f1af2e72ec3c299e6"> 3120</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     15</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga78775c1f5c8b6485780e43c1e5eef4a5"> 3121</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_WIDTH                     1</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga70b8c86c26d80ad22fe939b9b94b3632"> 3122</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCS_SHIFT))&amp;MCM_PLACR_DFCS_MASK)</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gadfd414b0c13cb1d199238e5a312a153d"> 3123</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      0x10000u</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gae370a0400b2ce8cef0416ee11b9898f8"> 3124</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     16</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga4da5246d4379be2ba17b1a3ac1ed61f1"> 3125</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_WIDTH                     1</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga84e550ad1b98f64446b22e483a95c28f"> 3126</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_ESFC_SHIFT))&amp;MCM_PLACR_ESFC_MASK)</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga36f43d6467fbe16e5585829747471da9"> 3128</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga4787ad168d88290f8da659a6b30e243d"> 3129</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaec955cde35c5ee43206779bf8912670c"> 3130</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_WIDTH                     1</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gad3ef6c52b02135ec94837bfcf71a800d"> 3131</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOREQ_SHIFT))&amp;MCM_CPO_CPOREQ_MASK)</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga039f47e9952c17908e79eace8fd0139c"> 3132</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gaa9a8977b3a452ae07fb7ca851c5ee47e"> 3133</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga63fef5e021a6fbe1dc13f54f1fb33681"> 3134</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_WIDTH                     1</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#gad02869a7082243f4250d7bf210e7c54a"> 3135</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOACK_SHIFT))&amp;MCM_CPO_CPOACK_MASK)</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga154f71ae507ca3bac1e2c2a9dbd1dcd5"> 3136</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga369c1ed9bf00d8317ea868b2ea1b0572"> 3137</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga2e3118d797cb83cf679e05c3e41f7b65"> 3138</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_WIDTH                     1</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__MCM__Register__Masks.html#ga67cd7144b5383315f372b397ddacc9a2"> 3139</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOWOI_SHIFT))&amp;MCM_CPO_CPOWOI_MASK)</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#ga84250d5694181f040a437d9125af3fac"> 3148</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xF0003000u)</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 3150</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#gad41e931f176c230831e3dbad45117841"> 3151</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             (MCM)</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 3153</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__MCM__Peripheral__Access__Layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 3155</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga1741cb7cdef46052c2ac9e7d28fb2b53"> 3169</a></span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM)</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga63f36c9c5700eb5fca4fe3852e1d6dfd"> 3170</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM)</span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#gaa410b4b505027d7ff0aab20f87e2c2a5"> 3171</a></span>&#160;<span class="preprocessor">#define MCM_PLACR                                MCM_PLACR_REG(MCM)</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group__MCM__Register__Accessor__Macros.html#ga96a3cf196007edffa1d1ee83717073da"> 3172</a></span>&#160;<span class="preprocessor">#define MCM_CPO                                  MCM_CPO_REG(MCM)</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">   -- MTB Peripheral Access Layer</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="structMTB__Type.html"> 3194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a7724cb1bd3cd8f4c9c7923592eef2621"> 3195</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTB__Type.html#a7724cb1bd3cd8f4c9c7923592eef2621">POSITION</a>;                          </div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a0e2e66f23af5bab0a706c769ae32a296"> 3196</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTB__Type.html#a0e2e66f23af5bab0a706c769ae32a296">MASTER</a>;                            </div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="structMTB__Type.html#ac67af627ea8267fe3b9cc6d3f052f06e"> 3197</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTB__Type.html#ac67af627ea8267fe3b9cc6d3f052f06e">FLOW</a>;                              </div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a38c78b00a36beca209818b64977139dd"> 3198</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a38c78b00a36beca209818b64977139dd">BASE</a>;                              </div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a622f5f72fb7b114be90747545531411c"> 3199</a></span>&#160;       uint8_t RESERVED_0[3824];</div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a8154e4b234b2abfc630cc6c141a9b83e"> 3200</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a8154e4b234b2abfc630cc6c141a9b83e">MODECTRL</a>;                          </div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="structMTB__Type.html#ab04719b4d618ae22b0fa61b7b4dd1f81"> 3201</a></span>&#160;       uint8_t RESERVED_1[156];</div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a3aff94600213596777c73f98a5937695"> 3202</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a3aff94600213596777c73f98a5937695">TAGSET</a>;                            </div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="structMTB__Type.html#ac865168ba21f8b07bc1b89711e31162c"> 3203</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#ac865168ba21f8b07bc1b89711e31162c">TAGCLEAR</a>;                          </div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a72c2750f2302e9fb2b0f537024edfed5"> 3204</a></span>&#160;       uint8_t RESERVED_2[8];</div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a23b4bdeea8d376228577c482c7876705"> 3205</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a23b4bdeea8d376228577c482c7876705">LOCKACCESS</a>;                        </div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a4ebd8e379186d10e7c7afc3fbc5a2586"> 3206</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a4ebd8e379186d10e7c7afc3fbc5a2586">LOCKSTAT</a>;                          </div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a42fdb6887fa68d8210e845e35dd2a3f1"> 3207</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a42fdb6887fa68d8210e845e35dd2a3f1">AUTHSTAT</a>;                          </div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a6b4d2cfa69e811091662ca2130eaada8"> 3208</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a6b4d2cfa69e811091662ca2130eaada8">DEVICEARCH</a>;                        </div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a18bf8e4ea103f08c3efebdb6964544f5"> 3209</a></span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="structMTB__Type.html#ac85f7345e54aeacd03e3c5ad6c1530d1"> 3210</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#ac85f7345e54aeacd03e3c5ad6c1530d1">DEVICECFG</a>;                         </div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a3a234e91bd3ead336096d430edb11b97"> 3211</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTB__Type.html#a3a234e91bd3ead336096d430edb11b97">DEVICETYPID</a>;                       </div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="structMTB__Type.html#a0c410e74055ad153703a80b7acc8511f"> 3212</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PERIPHID[8];                       </div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="structMTB__Type.html#af6e5d12df255a8b88055571b48829b5f"> 3213</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;} <a class="code" href="structMTB__Type.html">MTB_Type</a>, *<a class="code" href="group__MTB__Peripheral__Access__Layer.html#gaa229d0689075dd0b31724f1c3719342d">MTB_MemMapPtr</a>;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">/* MTB - Register accessors */</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gab09a5c0d30a1ff9148269b45679f0a96"> 3227</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_REG(base)                   ((base)-&gt;POSITION)</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga142ef5fc493afaf8160fe03488ff03a1"> 3228</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_REG(base)                     ((base)-&gt;MASTER)</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga15b22e1ac15074a886967200ba55cb1f"> 3229</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_REG(base)                       ((base)-&gt;FLOW)</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gad5de83ac068d2c0100cf3d14c351a24a"> 3230</a></span>&#160;<span class="preprocessor">#define MTB_BASE_REG(base)                       ((base)-&gt;BASE)</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga6e6ab43aedd8d0a4ecd61b673f3dcfef"> 3231</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_REG(base)                   ((base)-&gt;MODECTRL)</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gabc0322acf08b1bcadb2cf2ec6f636dda"> 3232</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_REG(base)                     ((base)-&gt;TAGSET)</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga14fdf038658b290f905867b2b745c629"> 3233</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_REG(base)                   ((base)-&gt;TAGCLEAR)</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaf0943d71afa518f65cec97557400a04a"> 3234</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_REG(base)                 ((base)-&gt;LOCKACCESS)</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga46969ca43e5680eefbd36c829c1194a1"> 3235</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_REG(base)                   ((base)-&gt;LOCKSTAT)</span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gab2cb70e8dbcd3c7e0befc4adc320361c"> 3236</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_REG(base)                   ((base)-&gt;AUTHSTAT)</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaee07e23608c4ed76b2b145ba15f98cf4"> 3237</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_REG(base)                 ((base)-&gt;DEVICEARCH)</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga60039245faedb5ba2ff9273bcd6114be"> 3238</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_REG(base)                  ((base)-&gt;DEVICECFG)</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gae7ac311868bb09e22c9d90571eb1a174"> 3239</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_REG(base)                ((base)-&gt;DEVICETYPID)</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga1c831bceebde1093b9603f4c5d5001fa"> 3240</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_REG(base,index)             ((base)-&gt;PERIPHID[index])</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga6faeb502a31417df2553a357f1d54728"> 3241</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_COUNT                       8</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaac63d251aca1f616d48a106b19ec2504"> 3242</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gae03ed5b4b00076e5ba5cbd7c404b4c73"> 3243</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COUNT                         4</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">   -- MTB Register Masks</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">/* POSITION Bit Fields */</span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga78e2e577559e338f1c3b58cc1cc63805"> 3260</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   0x4u</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gab3f7a88c57218b9c54796e7d2f41ac2f"> 3261</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  2</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga63a5ba4bcaaa7159fd3e0cdca6a15619"> 3262</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_WIDTH                  1</span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gabee49679e5e9849843089e63f5f724bf"> 3263</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_WRAP_SHIFT))&amp;MTB_POSITION_WRAP_MASK)</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gadb8fe67da29e5443d81624d913c6a5da"> 3264</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                0xFFFFFFF8u</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga7857f68d5a75794dbf744b3c484f782f"> 3265</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               3</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga16026592a06521a2969362476018ea2a"> 3266</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_WIDTH               29</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6521f4d89fa83ad4b901b931b36b2415"> 3267</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_POINTER_SHIFT))&amp;MTB_POSITION_POINTER_MASK)</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">/* MASTER Bit Fields */</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga718f776541b94b2e942aac9479a60963"> 3269</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     0x1Fu</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gad437c892ab8b61d2ffb4cd86dd2aa9b5"> 3270</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    0</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gac6dbbf7db18d4517b0f85bbb8c34e04a"> 3271</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_WIDTH                    5</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga58835f546d852779402878c8f30204c5"> 3272</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_MASK_SHIFT))&amp;MTB_MASTER_MASK_MASK)</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gace5fa3a07ba94b52b019ba4adf6ded1d"> 3273</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 0x20u</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga7ffc111a955bf51244819ab23048d2e9"> 3274</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                5</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaa8743e2aa8a323d621d3a1926680fabe"> 3275</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_WIDTH                1</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga970e201bcaf074c3776157ccff0efac3"> 3276</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_TSTARTEN_SHIFT))&amp;MTB_MASTER_TSTARTEN_MASK)</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6497971415da774904dac543bebf23bb"> 3277</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  0x40u</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga3b7209aa39e65d10758a0ea962d32e8a"> 3278</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 6</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga02d7c7b45569859020209f21d00f8f6e"> 3279</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_WIDTH                 1</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga93cf575b7e47719eeb8da5cd4fac5a81"> 3280</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_TSTOPEN_SHIFT))&amp;MTB_MASTER_TSTOPEN_MASK)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga445e1c53e9424d2e2c730fcd390009d7"> 3281</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 0x80u</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gae6e1de627837f38d2a5cab79cf13f295"> 3282</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                7</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaf0b927256fcf2914d831f39bcbb9c0be"> 3283</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_WIDTH                1</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gad00c9dce249b79d1f009f2cfa1dc6656"> 3284</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_SFRWPRIV_SHIFT))&amp;MTB_MASTER_SFRWPRIV_MASK)</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga93d1c4a852b65c4f91c847930414e3bf"> 3285</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  0x100u</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gadd17751eced675ec41c38640f7922cc3"> 3286</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 8</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaff6da569218a029a547cc73879c66785"> 3287</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_WIDTH                 1</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gae4894b8c754082949e8bf8e11ba86d3a"> 3288</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_RAMPRIV_SHIFT))&amp;MTB_MASTER_RAMPRIV_MASK)</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaee5817b3564e9ce65cc9c26af3055978"> 3289</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  0x200u</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga5f262014ec318bcd2273ade4e32ab362"> 3290</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 9</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga0035aa5db694f2bfb837c509a3b18255"> 3291</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_WIDTH                 1</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga99674391f096486abb29e7813d0468e5"> 3292</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_HALTREQ_SHIFT))&amp;MTB_MASTER_HALTREQ_MASK)</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gab9f73fe136cde10e51b5192c621aaf7d"> 3293</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       0x80000000u</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga48c3714ccdd23d6fae7221619e7a3b29"> 3294</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      31</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gae80ab515fcba7c09e358aef9aa303340"> 3295</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_WIDTH                      1</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gabcf6319958567675742c47bb53bdc03a"> 3296</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_EN_SHIFT))&amp;MTB_MASTER_EN_MASK)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">/* FLOW Bit Fields */</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga9a44f1be981682cb9519f33e95b94644"> 3298</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   0x1u</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gacd0f126527ae40477d013b771e5103ee"> 3299</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  0</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaaff5e3a8cfbede737d206d602ab5f70d"> 3300</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_WIDTH                  1</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6d51db1ab5a421c90ef4bebf27447f45"> 3301</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_AUTOSTOP_SHIFT))&amp;MTB_FLOW_AUTOSTOP_MASK)</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6be5a7f0961e0862f4d2d270f0524a51"> 3302</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   0x2u</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6791ae220dbaca3c5866b664c56c0b56"> 3303</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  1</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gafd6c9dd747430b1290951b952bb95e38"> 3304</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_WIDTH                  1</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gae3bdefd546e68068d63078e8c4a73a4a"> 3305</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_AUTOHALT_SHIFT))&amp;MTB_FLOW_AUTOHALT_MASK)</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga381f94c6e6980a65bb9fbc594dd688bd"> 3306</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  0xFFFFFFF8u</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga0307292719da2a56557ce153eada2315"> 3307</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 3</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga3c3719391390ede04a3b50a03b2a79d0"> 3308</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_WIDTH                 29</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gab88d4a36c552161249e11b5f0a1843cf"> 3309</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_WATERMARK_SHIFT))&amp;MTB_FLOW_WATERMARK_MASK)</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">/* BASE Bit Fields */</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga9aabef14f0b7a38e25f049f289273193"> 3311</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaaa4c5bd3736221b3c88252a206a4b716"> 3312</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  0</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gab0ed10c98976e5d06b9ae311775fddab"> 3313</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_WIDTH                  32</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gade2bba1592e9c02f0696a12e98e48736"> 3314</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_BASE_BASEADDR_SHIFT))&amp;MTB_BASE_BASEADDR_MASK)</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">/* MODECTRL Bit Fields */</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga1d66deff1d032af57ab9b808a240fa3a"> 3316</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaa771d72e2a22b472cb0f5daceeef22bb"> 3317</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              0</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga51b16c4089c6742eb3fb0135514f1923"> 3318</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_WIDTH              32</span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaff04cf5dbefa8e6e2c809c425d21c150"> 3319</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MODECTRL_MODECTRL_SHIFT))&amp;MTB_MODECTRL_MODECTRL_MASK)</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">/* TAGSET Bit Fields */</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gae10888ce190a167551d534dac7019f9d"> 3321</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gac7d7e704f5b16991586fea0dc061bc3d"> 3322</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  0</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaf091e361b945c30bd3697e16662a4afa"> 3323</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_WIDTH                  32</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga2988aa0fa7c14b545fe30a05dcc10c67"> 3324</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGSET_TAGSET_SHIFT))&amp;MTB_TAGSET_TAGSET_MASK)</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">/* TAGCLEAR Bit Fields */</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga50dabf07ab4f88615242b68c0466aab0"> 3326</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gac1ba97e3448e183a4d00b63060786290"> 3327</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              0</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga948e8bd25683832dc5e26eb70667d9ad"> 3328</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_WIDTH              32</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga2a3e47e7cacd4d3812c5371fd6d3fa0b"> 3329</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGCLEAR_TAGCLEAR_SHIFT))&amp;MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment">/* LOCKACCESS Bit Fields */</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga44e6720b612450d08ba896ca1ad61185"> 3331</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga7417a26e29a0d9667c59ce74044f210b"> 3332</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          0</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gabec19781587ea962e2da54eb67331993"> 3333</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_WIDTH          32</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga02368a1bc86c6a5cbc793233ee314147"> 3334</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKACCESS_LOCKACCESS_SHIFT))&amp;MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">/* LOCKSTAT Bit Fields */</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga8844dcbc4d3c0a3dcbb3ced21e84b950"> 3336</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga198cb66f9e01cde28d71dfab52f7b66c"> 3337</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              0</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga488963ffc66b38771c72df16b345b618"> 3338</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_WIDTH              32</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga7564897a50b19d58305ba8e6bb07cf14"> 3339</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKSTAT_LOCKSTAT_SHIFT))&amp;MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">/* AUTHSTAT Bit Fields */</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaa148665a7a3f112c47167991fefb5dbd"> 3341</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   0x1u</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga0713a5495d348d4a4babb6bd55ad4827"> 3342</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  0</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaef897197f7466f73cc270082d51de50d"> 3343</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_WIDTH                  1</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6e35b6cc3212725f148b8117830a3789"> 3344</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT0_SHIFT))&amp;MTB_AUTHSTAT_BIT0_MASK)</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaa036b217bc7db012d81f65d0c830d61e"> 3345</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_MASK                   0x2u</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6be2635a6e4593e4321ed7be280cb1b9"> 3346</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_SHIFT                  1</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gae8481798601f067fa9a7624db7fc9116"> 3347</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_WIDTH                  1</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga5b1880326bf62f8618e131b4af04fec5"> 3348</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT1_SHIFT))&amp;MTB_AUTHSTAT_BIT1_MASK)</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga3821a5eaa059a41c5dd9d851ae1e5462"> 3349</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   0x4u</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gac75ef6d5ed3246bd912387fc3e43c2f5"> 3350</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  2</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga72d36c3fea6bb5b9584a1f4fbb0d84b5"> 3351</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_WIDTH                  1</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6765a100839addeb736dfd25c352b204"> 3352</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT2_SHIFT))&amp;MTB_AUTHSTAT_BIT2_MASK)</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6e8d3b959fd40d42d3d5dc2fdec1803a"> 3353</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_MASK                   0x8u</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga2d6c6d68c2f6c8236140a26bf49bb20b"> 3354</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_SHIFT                  3</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gad031405921aef147307cb52d58f1a293"> 3355</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_WIDTH                  1</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga496e4f7dca359a8485d5ecc9d7ff5b00"> 3356</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT3_SHIFT))&amp;MTB_AUTHSTAT_BIT3_MASK)</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">/* DEVICEARCH Bit Fields */</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaeae6cf618fbfa18ac171477644ef4eb6"> 3358</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga80261ce3e90659fbc1f5c9e2dd2867f8"> 3359</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          0</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga59e975c7a15050699418ce0905c78b7b"> 3360</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_WIDTH          32</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gac8fd3715da706f4ba8e69e23312ddbff"> 3361</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICEARCH_DEVICEARCH_SHIFT))&amp;MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga5d8dec4596fd0f32f4b71f1fbfb71aee"> 3363</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gac42900c87a48c38d0b310cbeb8781c81"> 3364</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            0</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga41f9d72b0b4d890eba9d50e506d3f28a"> 3365</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_WIDTH            32</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaa92591a7dc3aaa3c772d0ae4091130fb"> 3366</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICECFG_DEVICECFG_SHIFT))&amp;MTB_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga67e83a0bbb46ccb3456f83b4f1b39a86"> 3368</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga233d82a0813df4ea2de5bdaf77f49b27"> 3369</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        0</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga6698f96474a606e67dba8300890e48ae"> 3370</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_WIDTH        32</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaf291bcc52e0eb418b9f7ccefe6c47df2"> 3371</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga8be09de74be8da3de47e29838b6e7ca8"> 3373</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaf919275fec0a218a929c0b39be8c2929"> 3374</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_SHIFT              0</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gadcf91732b242dd7bf1efeda88426ef6f"> 3375</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_WIDTH              32</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gaa47c6aacce9de815875511283f0fe44d"> 3376</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_PERIPHID_PERIPHID_SHIFT))&amp;MTB_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga29964fec46d0063c44f12d25e96d2374"> 3378</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga3511be4cfe57cca4ef93611ab64b624a"> 3379</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#ga49c333637387414297d21534fb40f998"> 3380</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_WIDTH                  32</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group__MTB__Register__Masks.html#gab89e1c5c517beb278cca39848b5932fb"> 3381</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_COMPID_COMPID_SHIFT))&amp;MTB_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group__MTB__Peripheral__Access__Layer.html#ga64ea285c9775d03c2ab9d9194ad9c65c"> 3390</a></span>&#160;<span class="preprocessor">#define MTB_BASE                                 (0xF0000000u)</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;</div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group__MTB__Peripheral__Access__Layer.html#ga09636f7f0071f50666d5747d44c6b94e"> 3392</a></span>&#160;<span class="preprocessor">#define MTB                                      ((MTB_Type *)MTB_BASE)</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group__MTB__Peripheral__Access__Layer.html#gadf7f362dfa67354951e6a23ddf08cd73"> 3393</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTR                             (MTB)</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group__MTB__Peripheral__Access__Layer.html#ga8ab0e661d080b1d198725219f26f1efb"> 3395</a></span>&#160;<span class="preprocessor">#define MTB_BASE_ADDRS                           { MTB_BASE }</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group__MTB__Peripheral__Access__Layer.html#ga45b3138a9794fd8f2c7613b48646e44f"> 3397</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTRS                            { MTB }</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">/* MTB - Register instance definitions */</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/* MTB */</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga2356017c5dd8a963f2566b41cdb0e2ea"> 3411</a></span>&#160;<span class="preprocessor">#define MTB_POSITION                             MTB_POSITION_REG(MTB)</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga8790f019f8279bebf92068c9f295280f"> 3412</a></span>&#160;<span class="preprocessor">#define MTB_MASTER                               MTB_MASTER_REG(MTB)</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga9841006af8717076e984b80b1cfc2952"> 3413</a></span>&#160;<span class="preprocessor">#define MTB_FLOW                                 MTB_FLOW_REG(MTB)</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga6e54cff191fe2e526594ecfde41df477"> 3414</a></span>&#160;<span class="preprocessor">#define MTB_BASEr                                MTB_BASE_REG(MTB)</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga00d4027aa9de57d1d216ae2331dfb623"> 3415</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL                             MTB_MODECTRL_REG(MTB)</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaddf096e99a94797b17c244a2edbe0a75"> 3416</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET                               MTB_TAGSET_REG(MTB)</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaf7137f4ceb5b43345e4ba212ecf2e6f0"> 3417</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR                             MTB_TAGCLEAR_REG(MTB)</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga78ad97fdc6b5752cf1a30731a0f8585b"> 3418</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS                           MTB_LOCKACCESS_REG(MTB)</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaebecb4529453581f85d19cacab9c0508"> 3419</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT                             MTB_LOCKSTAT_REG(MTB)</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaf3db7626003fd4b420efaf3c34278d76"> 3420</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT                             MTB_AUTHSTAT_REG(MTB)</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga1335969fc1d5c066fb8d087c6851fb5e"> 3421</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH                           MTB_DEVICEARCH_REG(MTB)</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga2612f1a6a7623fbe2e55b49a028e227e"> 3422</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG                            MTB_DEVICECFG_REG(MTB)</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gae7594a40064338c8e22f729511a20475"> 3423</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID                          MTB_DEVICETYPID_REG(MTB)</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga9332069b62de88f23a50e30da92309ef"> 3424</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID4                            MTB_PERIPHID_REG(MTB,0)</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gace0a08cd68372a002199a1e22336e027"> 3425</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID5                            MTB_PERIPHID_REG(MTB,1)</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga4bbace75b36a9ac1c9a7b03a2e0630f2"> 3426</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID6                            MTB_PERIPHID_REG(MTB,2)</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gabba8ce30d730a550ca556a87ae361e5b"> 3427</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID7                            MTB_PERIPHID_REG(MTB,3)</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gaf875ec864a764ff15b4733f8eb9ef65a"> 3428</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID0                            MTB_PERIPHID_REG(MTB,4)</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga3a9a4056193e2f83a894ae73675da4e6"> 3429</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID1                            MTB_PERIPHID_REG(MTB,5)</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga9b07e4361ab6dd1c258fa4e4973820a7"> 3430</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID2                            MTB_PERIPHID_REG(MTB,6)</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga7e91dad38910eedaf71d7289c6b51b2f"> 3431</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID3                            MTB_PERIPHID_REG(MTB,7)</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga901855e16dc139d51b1bf714d6d95f16"> 3432</a></span>&#160;<span class="preprocessor">#define MTB_COMPID0                              MTB_COMPID_REG(MTB,0)</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga15d3e8373163542151e15ba67f8796a4"> 3433</a></span>&#160;<span class="preprocessor">#define MTB_COMPID1                              MTB_COMPID_REG(MTB,1)</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#gae583594b06b5ef3ec80b99fa81d38738"> 3434</a></span>&#160;<span class="preprocessor">#define MTB_COMPID2                              MTB_COMPID_REG(MTB,2)</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga9bcae33e61ced6f8a480cb42bb9405af"> 3435</a></span>&#160;<span class="preprocessor">#define MTB_COMPID3                              MTB_COMPID_REG(MTB,3)</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">/* MTB - Register array accessors */</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga5bb7afd7b06403f99e12f9d0af0e9c29"> 3438</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID(index)                      MTB_PERIPHID_REG(MTB,index)</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group__MTB__Register__Accessor__Macros.html#ga6ce2196becf81f9e85b957d6b4bbad75"> 3439</a></span>&#160;<span class="preprocessor">#define MTB_COMPID(index)                        MTB_COMPID_REG(MTB,index)</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160; <span class="comment">/* end of group MTB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">   -- MTBDWT Peripheral Access Layer</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html"> 3461</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a944b36ca890ba583beaef371a6de59d0"> 3462</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTBDWT__Type.html#a944b36ca890ba583beaef371a6de59d0">CTRL</a>;                              </div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#abe09dec4b2b8a596b042a4a289b7dd89"> 3463</a></span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a606a1dfbfff74854ed6d652a221a3fbb"> 3465</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTBDWT__Type.html#a606a1dfbfff74854ed6d652a221a3fbb">COMP</a>;                              </div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a2f83ce3789ccc050807d9591035ca622"> 3466</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTBDWT__Type.html#a2f83ce3789ccc050807d9591035ca622">MASK</a>;                              </div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a9ded7fd61aa303451e9e9ebbb9b714f8"> 3467</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTBDWT__Type.html#a9ded7fd61aa303451e9e9ebbb9b714f8">FCT</a>;                               </div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;         uint8_t RESERVED_0[4];</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a6f36b9a24eda5fc29dcfca32fc356a9e"> 3470</a></span>&#160;       uint8_t RESERVED_1[448];</div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#ac25ffbac07979e47c70c23e9ef41a0a7"> 3471</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structMTBDWT__Type.html#ac25ffbac07979e47c70c23e9ef41a0a7">TBCTRL</a>;                            </div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a48d86e8214d32ad94c59a89b0ca10873"> 3472</a></span>&#160;       uint8_t RESERVED_2[3524];</div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa"> 3473</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTBDWT__Type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa">DEVICECFG</a>;                         </div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#aa9e474c83dfadd1926f68f4fbdb8def3"> 3474</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structMTBDWT__Type.html#aa9e474c83dfadd1926f68f4fbdb8def3">DEVICETYPID</a>;                       </div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a9a6614b460e543f6fe752e4b82b68127"> 3475</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PERIPHID[8];                       </div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="structMTBDWT__Type.html#a81223eba8521f8e75c46e7774cc2648f"> 3476</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;} <a class="code" href="structMTBDWT__Type.html">MTBDWT_Type</a>, *<a class="code" href="group__MTBDWT__Peripheral__Access__Layer.html#gaca092bdffb21beac3c250ff88396b32c">MTBDWT_MemMapPtr</a>;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">/* MTBDWT - Register accessors */</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gab63fe70f69879777db30d18d5407e158"> 3490</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_REG(base)                    ((base)-&gt;CTRL)</span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga0204594297d9a6d44fe19d610913a7aa"> 3491</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_REG(base,index)              ((base)-&gt;COMPARATOR[index].COMP)</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga59123aa81fc436ba16780285ba64ccbf"> 3492</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COUNT                        2</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga32be33e09a6c10c58485d2beefb6facf"> 3493</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_REG(base,index)              ((base)-&gt;COMPARATOR[index].MASK)</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga1a804f507c5738c6ab65a55d23649be3"> 3494</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_COUNT                        2</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga6bb0978c19eed749885efdb3c899edab"> 3495</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_REG(base,index)               ((base)-&gt;COMPARATOR[index].FCT)</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga115c9013b3c62faa014a0809988f68ee"> 3496</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_COUNT                         2</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga42ec173a2526de3b3d082bd99a19b6a5"> 3497</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_REG(base)                  ((base)-&gt;TBCTRL)</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga918d93e20e19d7e33c59ebd700dc5f74"> 3498</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_REG(base)               ((base)-&gt;DEVICECFG)</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gae85feea5348b4fe3e3084e1a58b556fd"> 3499</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_REG(base)             ((base)-&gt;DEVICETYPID)</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga91f7c6dfb35fc0d26fb6b3fae63757fc"> 3500</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_REG(base,index)          ((base)-&gt;PERIPHID[index])</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gabb46fdef1b1d3a35f4ea260b1040b7d8"> 3501</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_COUNT                    8</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gaaeee0c6c32b2caddaf8ec3a96b430de0"> 3502</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_REG(base,index)            ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga5297046f4c3e158a1e2231f617f052fa"> 3503</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COUNT                      4</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga9e40278e7b92b2e6b986112b6e2dddc3"> 3520</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              0xFFFFFFFu</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gad6dd05558d41419cb9f877533730598a"> 3521</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             0</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga59959d2b186f42e5dd66fd298d84e7be"> 3522</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_WIDTH             28</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga751a2e34d1e0f6ef6c755be288a29451"> 3523</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&amp;MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga846eb798600a6cbb83fb5343120b87e6"> 3524</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  0xF0000000u</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga8ae4e5abf11db57b34a826de0cd5e562"> 3525</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 28</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gae37b7285f694479ae92d16e04f748003"> 3526</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_WIDTH                 4</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga97447cbbfbb879c90c4072c4c4086254"> 3527</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_NUMCMP_SHIFT))&amp;MTBDWT_CTRL_NUMCMP_MASK)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">/* COMP Bit Fields */</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga95b185cf8a19b80b863058a837c0978d"> 3529</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga0ec26e5cefc95dac603a0b03b1ad0fdd"> 3530</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   0</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gadaca28b22b5fc2266693b5eda08f1fe4"> 3531</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_WIDTH                   32</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga1c3d552767450157531a7ef5e1d02731"> 3532</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMP_COMP_SHIFT))&amp;MTBDWT_COMP_COMP_MASK)</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment">/* MASK Bit Fields */</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaa4fcad7c638af9ad4f678c9b02fe083e"> 3534</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    0x1Fu</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga2ebeb9592fd6b0121c2e3729f5afd2ff"> 3535</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   0</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga6957f401aebb18f0bd413267d4a34806"> 3536</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_WIDTH                   5</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga3ac9e2ec6bbab5088938f5dcdd2f76db"> 3537</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_MASK_MASK_SHIFT))&amp;MTBDWT_MASK_MASK_MASK)</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">/* FCT Bit Fields */</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga05376c97e9f6d9af8d411be187d45d4c"> 3539</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 0xFu</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gae855270584ab08b726fd88c288d2e605"> 3540</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                0</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gac332836d274495bddf211d9db687915e"> 3541</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_WIDTH                4</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga14d63a7f56cfa9813f635e1bf3b2d1b0"> 3542</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_FUNCTION_SHIFT))&amp;MTBDWT_FCT_FUNCTION_MASK)</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga470cbefd664513c09ba77981a1b21cf2"> 3543</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               0x100u</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga97c08cb34ddc638585a0af94825ed2f5"> 3544</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              8</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaaa0a5fa17bee27e9fd8a7be31e01daef"> 3545</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_WIDTH              1</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga29b5461e26a1320214e56f10c37729e7"> 3546</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVMATCH_SHIFT))&amp;MTBDWT_FCT_DATAVMATCH_MASK)</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gac5562a9a6e64541583f2c3335e92e26e"> 3547</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                0xC00u</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gab273df7e6bc41ff730a16ed3bda34c0d"> 3548</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               10</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga805883a7aef25e7eb434a7451cf8c32a"> 3549</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_WIDTH               2</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga5ab7bcca4526fbe61852979008a12b83"> 3550</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVSIZE_SHIFT))&amp;MTBDWT_FCT_DATAVSIZE_MASK)</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga75b2d3a8190ba867f64fd6dfe5454bdf"> 3551</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               0xF000u</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaafd0b0f0d3b07005320d859fa2d3ce30"> 3552</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              12</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gad292caae8ccf9c434896586b43fcbf7a"> 3553</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_WIDTH              4</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gac85a2abfaa79aea7181e6a5e73a8f468"> 3554</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVADDR0_SHIFT))&amp;MTBDWT_FCT_DATAVADDR0_MASK)</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga7d1a477cd50c957daaeabd24ae8a2092"> 3555</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  0x1000000u</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga50433f9cbc4ffe91e3fe13b764bb78a9"> 3556</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 24</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga258d9b349c06e72c40183feb7e383914"> 3557</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_WIDTH                 1</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga33e6d2634521bfb953c0391e400e0b4e"> 3558</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_MATCHED_SHIFT))&amp;MTBDWT_FCT_MATCHED_MASK)</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">/* TBCTRL Bit Fields */</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga6700f71254985be76d08c98be405c876"> 3560</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                0x1u</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga3f297c6f29c0139f278543f70bb136a5"> 3561</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               0</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaacaada7206660e652404b001654c377d"> 3562</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_WIDTH               1</span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga855d2d7f528e0eb37dbbd52da4515d8e"> 3563</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_ACOMP0_SHIFT))&amp;MTBDWT_TBCTRL_ACOMP0_MASK)</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga705f0b194cf2368d788195be4572665f"> 3564</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                0x2u</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gafadbf74633562a3f35979a381188ed38"> 3565</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               1</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga99d8acaa09f9b7169251a8ad909aa7a5"> 3566</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_WIDTH               1</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaf75a97916d12741cc52c97895015979f"> 3567</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_ACOMP1_SHIFT))&amp;MTBDWT_TBCTRL_ACOMP1_MASK)</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga15e57c95e23eee0df8332b48e65b9ef7"> 3568</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               0xF0000000u</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga6f08c35f3754371bd7ee8209b27c746e"> 3569</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              28</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gab59f793f1f14c18126af937420d03160"> 3570</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_WIDTH              4</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gad92f0879bcd825f3696d1abc65df364c"> 3571</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_NUMCOMP_SHIFT))&amp;MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga90daa5cb85d4d39b819f5c9bc1b20546"> 3573</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          0xFFFFFFFFu</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga2194cb4b21ad650bf3957d3f95f4dbbb"> 3574</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         0</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga24aa903820ada10294da6b5502427a1d"> 3575</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_WIDTH         32</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga9d21c0abbf05163f867fd5f822a182bf"> 3576</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&amp;MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga6986bcf237d6ff96e25d6458355ef4b8"> 3578</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga8caaff8277e4bdaee5735e22d6eb6e7c"> 3579</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     0</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga54099ae60c40800fce1e9f1c0e895658"> 3580</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_WIDTH     32</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaeb9942e9e9c4c3c52ef545b4d49e113d"> 3581</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaa49f29267dcedd6db6aafce7b226182b"> 3583</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#gaa9dfe45d3ebe7c1496f24e1b898ae6a5"> 3584</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_SHIFT           0</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga00bfe754b3fb8559ced02f5862485ba1"> 3585</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_WIDTH           32</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga85beaf9ed0fda0463c678867e53e691d"> 3586</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_PERIPHID_PERIPHID_SHIFT))&amp;MTBDWT_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga6b80c05493bf46a1572b3f25fda4764b"> 3588</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga26fe709d00d1433ca5a041dc307adfaa"> 3589</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               0</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga4f1f68da012b4832a7a7213847c07ef7"> 3590</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_WIDTH               32</span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Masks.html#ga96051e4614a093622983f79511da83b1"> 3591</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMPID_COMPID_SHIFT))&amp;MTBDWT_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group__MTBDWT__Peripheral__Access__Layer.html#ga35706ac7f77d2b8bad31f491675b3f31"> 3600</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE                              (0xF0001000u)</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group__MTBDWT__Peripheral__Access__Layer.html#ga9727da650f73f6eee83b3886f78b8b7a"> 3602</a></span>&#160;<span class="preprocessor">#define MTBDWT                                   ((MTBDWT_Type *)MTBDWT_BASE)</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group__MTBDWT__Peripheral__Access__Layer.html#ga97d048bfb5a11293a38c444b8347ff42"> 3603</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTR                          (MTBDWT)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group__MTBDWT__Peripheral__Access__Layer.html#ga4f0e0610e7386929cf335e6fbdb4b4da"> 3605</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_ADDRS                        { MTBDWT_BASE }</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group__MTBDWT__Peripheral__Access__Layer.html#ga0cbd89263cdbe0c07c59ed21112ea9ad"> 3607</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTRS                         { MTBDWT }</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment">/* MTBDWT - Register instance definitions */</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">/* MTBDWT */</span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gadb4142d6299394f942ea20e3b6fae17b"> 3621</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL                              MTBDWT_CTRL_REG(MTBDWT)</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga8d2e850737820e0876358db17f0bd37d"> 3622</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP0                             MTBDWT_COMP_REG(MTBDWT,0)</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga67bf35c31a64cd369ef04e88e3c10a18"> 3623</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK0                             MTBDWT_MASK_REG(MTBDWT,0)</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga12dedaf447e980ce1562d39e22bc7636"> 3624</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT0                              MTBDWT_FCT_REG(MTBDWT,0)</span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gad33eb136896be3180b06c5ee963dc607"> 3625</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP1                             MTBDWT_COMP_REG(MTBDWT,1)</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gae894a7aae5ee9a3e87a83d33342451da"> 3626</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK1                             MTBDWT_MASK_REG(MTBDWT,1)</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gad659254c17bdfa6f4d25b8eeccc7eec2"> 3627</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT1                              MTBDWT_FCT_REG(MTBDWT,1)</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gaabe3e4c27fdc7c18a745c1129d06a68d"> 3628</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL                            MTBDWT_TBCTRL_REG(MTBDWT)</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga5d85a355ea3763f3ce91c860b33ecd40"> 3629</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG                         MTBDWT_DEVICECFG_REG(MTBDWT)</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gae3c0de787e5ffb8689542299ac138e16"> 3630</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID                       MTBDWT_DEVICETYPID_REG(MTBDWT)</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga8ef257fe5f8d95bd784008c0fed9375e"> 3631</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4                         MTBDWT_PERIPHID_REG(MTBDWT,0)</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga784ae33118477a2b68ce261e0caf4b85"> 3632</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5                         MTBDWT_PERIPHID_REG(MTBDWT,1)</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gac164f79edd8679be62049881e3e01e68"> 3633</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6                         MTBDWT_PERIPHID_REG(MTBDWT,2)</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga6f2e5a20f256ee541d4adc833f8d00ed"> 3634</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7                         MTBDWT_PERIPHID_REG(MTBDWT,3)</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga07083686c100d0c9d3690d13bf1e6283"> 3635</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0                         MTBDWT_PERIPHID_REG(MTBDWT,4)</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga9e516a8106ad8dbb2c338a2727a6b309"> 3636</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1                         MTBDWT_PERIPHID_REG(MTBDWT,5)</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga823bbdb0a6008b9e4be7ff1646a8ec41"> 3637</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2                         MTBDWT_PERIPHID_REG(MTBDWT,6)</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga6496ee3e7267206af1ef1f6118c0bbcf"> 3638</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3                         MTBDWT_PERIPHID_REG(MTBDWT,7)</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gabea41b046757f76e965573ba1205b5b2"> 3639</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID0                           MTBDWT_COMPID_REG(MTBDWT,0)</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gad1e9f6c3c5eeeeab187787e6eff15d4e"> 3640</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID1                           MTBDWT_COMPID_REG(MTBDWT,1)</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#gade8bf5b51854635778d28fbb31174a12"> 3641</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID2                           MTBDWT_COMPID_REG(MTBDWT,2)</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga3a9bd5acf838d38819681843c6fea66f"> 3642</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID3                           MTBDWT_COMPID_REG(MTBDWT,3)</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">/* MTBDWT - Register array accessors */</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga66a9e86272e57446b4e31c0cdf57c400"> 3645</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP(index)                       MTBDWT_COMP_REG(MTBDWT,index)</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga50843befc894854f828928abd04d8efa"> 3646</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK(index)                       MTBDWT_MASK_REG(MTBDWT,index)</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga298082c69f94527d1e20a31e425f0008"> 3647</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT(index)                        MTBDWT_FCT_REG(MTBDWT,index)</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga8539caea63d1d42dee52ab3ffd2f9e76"> 3648</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID(index)                   MTBDWT_PERIPHID_REG(MTBDWT,index)</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group__MTBDWT__Register__Accessor__Macros.html#ga33c7aa399974b7371ca1fa780b9d1d62"> 3649</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID(index)                     MTBDWT_COMPID_REG(MTBDWT,index)</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="structNV__Type.html"> 3671</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="structNV__Type.html#a99c28a1d24b507ca392b62abd7326c22"> 3672</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a99c28a1d24b507ca392b62abd7326c22">BACKKEY3</a>;                           </div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="structNV__Type.html#ab01f94708b68f34fd5b40a18b21c6d76"> 3673</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#ab01f94708b68f34fd5b40a18b21c6d76">BACKKEY2</a>;                           </div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="structNV__Type.html#ad90570e3331407893b892cd722c8566c"> 3674</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#ad90570e3331407893b892cd722c8566c">BACKKEY1</a>;                           </div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="structNV__Type.html#a84e62b140feac9fcae8b251607c814e7"> 3675</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a84e62b140feac9fcae8b251607c814e7">BACKKEY0</a>;                           </div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="structNV__Type.html#ade5b560a7ad515e084070fde57ea32d7"> 3676</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#ade5b560a7ad515e084070fde57ea32d7">BACKKEY7</a>;                           </div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="structNV__Type.html#a39aa00a01f54dd8348854da97790e930"> 3677</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a39aa00a01f54dd8348854da97790e930">BACKKEY6</a>;                           </div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="structNV__Type.html#ae2121000a273d32aeeaf2f4100ea3471"> 3678</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#ae2121000a273d32aeeaf2f4100ea3471">BACKKEY5</a>;                           </div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="structNV__Type.html#a0bc51ff64f2fe752028b0cf769f95f66"> 3679</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a0bc51ff64f2fe752028b0cf769f95f66">BACKKEY4</a>;                           </div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="structNV__Type.html#a681eb6e0560291b4c2e83e4e85923347"> 3680</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a681eb6e0560291b4c2e83e4e85923347">FPROT3</a>;                             </div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="structNV__Type.html#a4d8b08ba5cfdb89cf82724db412bc041"> 3681</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a4d8b08ba5cfdb89cf82724db412bc041">FPROT2</a>;                             </div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="structNV__Type.html#a4e85ed3eff018d579013a9e26e987f35"> 3682</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a4e85ed3eff018d579013a9e26e987f35">FPROT1</a>;                             </div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="structNV__Type.html#a0a1513e86bf3647e0179fc0f547a9b1e"> 3683</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#a0a1513e86bf3647e0179fc0f547a9b1e">FPROT0</a>;                             </div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="structNV__Type.html#afb5e12b7f518197a87e81432749ba73d"> 3684</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#afb5e12b7f518197a87e81432749ba73d">FSEC</a>;                               </div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="structNV__Type.html#aaabff2875971400e0975d365fd8bdd30"> 3685</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structNV__Type.html#aaabff2875971400e0975d365fd8bdd30">FOPT</a>;                               </div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;} <a class="code" href="structNV__Type.html">NV_Type</a>, *<a class="code" href="group__NV__Peripheral__Access__Layer.html#gab450680c088433556921ae8fe3c35d3d">NV_MemMapPtr</a>;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gafc7fe743ed5040278c07df44c3679f34"> 3699</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gac4ba0b0f5728c1f8cccf007efe73b218"> 3700</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga7d1008712187c004855ee43a54b4e2a6"> 3701</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga2fb8743f4bd1477b6df6081156659fe4"> 3702</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga4e4a56e18420d4898e7f8804b722536e"> 3703</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga66028631e0b19586c65f3db951474e08"> 3704</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga8c8a046af59b1a140ff75cc826b355aa"> 3705</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gaf87830b9bc5bb55e664df8929d49eac1"> 3706</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga7ef7bb75074b8db9da605af5ca216f74"> 3707</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gabac2653345915e29796a13ba870336c3"> 3708</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga2cb779bd7985368b49343a7a4227a4c2"> 3709</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga7142989d8224cb5f1b5e466c72363e3a"> 3710</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga67787d311ca4c58b135b4427b0431dca"> 3711</a></span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga0fd99fc3ae6d1b27bb5e0448f6c90761"> 3712</a></span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 3729</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 3730</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga2bd5920a77db78afd366accbdbcab8ec"> 3731</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_WIDTH                    8</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga2fa5913563629cd7c8b509cc87421687"> 3732</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 3734</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga408b1083508e784cba76d5be9b147a84"> 3735</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga5af1015be0faaff1c6ed34cd255d6052"> 3736</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_WIDTH                    8</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 3737</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 3739</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga71418f17e11f902066ca404fbe473aef"> 3740</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaf7074f9b2f2549846f45b60601ddc0e2"> 3741</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_WIDTH                    8</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gac336f640b5b887647407bd036aabb060"> 3742</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 3744</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 3745</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga22513fe50310f4ad4643252a864b00be"> 3746</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_WIDTH                    8</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 3747</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 3749</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 3750</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gab65538164e8ad01a8a4adae2201e1385"> 3751</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_WIDTH                    8</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 3752</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 3754</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga271a532af55987843f56d660efb5d440"> 3755</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaa12614b0ee9631ed77048beb5c46b62d"> 3756</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_WIDTH                    8</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 3757</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 3759</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 3760</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga13b13fa6fcc5dce4dd61435bd20aa8ac"> 3761</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_WIDTH                    8</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 3762</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 3764</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 3765</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaeb01cd9e4a4a653608e66d360222c958"> 3766</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_WIDTH                    8</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaec4a23e778980f71beab56e3353a0abb"> 3767</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 3769</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 3770</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga749c54ac911055c10f33f0ed53f9d50a"> 3771</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_WIDTH                     8</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 3772</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 3774</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga50f9336b86839704ca20297b040c3ca5"> 3775</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gade8a8517ba3ea21029634dcf9e2595eb"> 3776</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_WIDTH                     8</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 3777</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 3779</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 3780</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaa4b57176b8780cefbd5c14258c03bb60"> 3781</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_WIDTH                     8</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 3782</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 3784</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaaae2badd9a03af803a09537c6c89382a"> 3785</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga96c8faf60e66d07cdecdcd5994daa78b"> 3786</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_WIDTH                     8</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga69a376822e2425a5933dc10569a42d3d"> 3787</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gab159c721c6cde1f629b630c573da8ea9"> 3789</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 3790</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gac7fa7ef691c1b8e78e0dfa55fe5ee6aa"> 3791</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_WIDTH                        2</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 3792</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 3793</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 3794</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga9fb1ccf1896899374e527914bd94952f"> 3795</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_WIDTH                     2</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga75d524350a710ba87a95c927466a42d2"> 3796</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 3797</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 3798</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga0f4acd08f15da0839d3f97293f6ee76d"> 3799</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_WIDTH                       2</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 3800</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 3801</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 3802</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga75a4ec9fcf3bb6b53043d112cd74b492"> 3803</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_WIDTH                      2</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 3804</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga47bf10ef60ce96fc8d7fdbd7378d9a52"> 3806</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     0x1u</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga342e15fe4074c4a1bef9dcd73b312b56"> 3807</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    0</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga604489b8131ba7f6bbba8bc275d7fb11"> 3808</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_WIDTH                    1</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga68451ed607b7df9fe16a0953ccfd60e9"> 3809</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_LPBOOT0_SHIFT))&amp;NV_FOPT_LPBOOT0_MASK)</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaa2bcf41c89cbfe86ef8eaf6fff2ad068"> 3810</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     0x4u</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga8a4632e08257c81a80d8be3cdac911f9"> 3811</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga459f8a761be2c9b8d71c094cb58f0a69"> 3812</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_WIDTH                    1</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga65c16570531fad557aa2931e31014d41"> 3813</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_NMI_DIS_SHIFT))&amp;NV_FOPT_NMI_DIS_MASK)</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga4b475b316319ff2d76d026ca0a9df50a"> 3814</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               0x8u</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga9ea43f031c7695bdbf13c5168dabee6d"> 3815</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              3</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga5dea69a606cc71bb0fe3e2d3808964d8"> 3816</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_WIDTH              1</span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga2284a16380d7f994428c71ffe7adbd7f"> 3817</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_RESET_PIN_CFG_SHIFT))&amp;NV_FOPT_RESET_PIN_CFG_MASK)</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga0152e105ece0b627e9d8ffea2ec30cd9"> 3818</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     0x10u</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga5acee776b6df2ef3408eb72e2caed133"> 3819</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    4</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga6cbddf41347b66a45c3bad1a003dd2e9"> 3820</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_WIDTH                    1</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga4f966d3cc3b2192e84f3b5339794dd2b"> 3821</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_LPBOOT1_SHIFT))&amp;NV_FOPT_LPBOOT1_MASK)</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#ga12400f522457526dbbe9e7e2549adecd"> 3822</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   0x20u</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gae712cb476b0c59a5ba6ce468e3239a04"> 3823</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  5</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaf7360b43967e3013d5c4c6d463a1917c"> 3824</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_WIDTH                  1</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group__NV__Register__Masks.html#gaf445f46fe8710fdb6025d23cba2164da"> 3825</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_FAST_INIT_SHIFT))&amp;NV_FOPT_FAST_INIT_MASK)</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga1e6dbd99b75dd6c501dddbdbc8141ea7"> 3834</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;</div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#gaf75019f28fbe0be805db316ab76bda45"> 3836</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig                         ((NV_Type *)FTFA_FlashConfig_BASE)</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga3458652dfc38239f92682556e63596b5"> 3837</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE_PTR                (FTFA_FlashConfig)</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;</div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 3839</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFA_FlashConfig_BASE }</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;</div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group__NV__Peripheral__Access__Layer.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 3841</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFA_FlashConfig }</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">/* FTFA_FlashConfig */</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga18932af5b184d02998db112b364e45e1"> 3855</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga51642a3d84acba43ff0aa3925226ab32"> 3856</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gae849f8e6eaa76305b07c567463074dc9"> 3857</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gadb8e2eb4db4de2a485b31c2a1dd393af"> 3858</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gaf4c4eb8173a514a0fe632f29e80423d4"> 3859</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga74544d83ca29fc4d859726eb023dadb9"> 3860</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga7b8e49b6530c2192672343b7f32ae5e8"> 3861</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga5f7ba38a88074b8b658dfe992c73482c"> 3862</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga04c3d23d8164e3fb7fb4f3e011869b5a"> 3863</a></span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gaedf00f22b7dabfa124aeb38cdd5fb8a8"> 3864</a></span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga35eb345943dea70476ecc9f1cc3db473"> 3865</a></span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gabd1755172d62e3c49cb9e79d2065a147"> 3866</a></span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#ga6bdca22aa1e76ebd389ecf4a5d70b93c"> 3867</a></span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group__NV__Register__Accessor__Macros.html#gad508c386413905d31c12a2319fa355e3"> 3868</a></span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;</div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="structOSC__Type.html"> 3890</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="structOSC__Type.html#afb099b77ea7a74fe342d9bf1335b86a6"> 3891</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structOSC__Type.html#afb099b77ea7a74fe342d9bf1335b86a6">CR</a>;                                 </div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;} <a class="code" href="structOSC__Type.html">OSC_Type</a>, *<a class="code" href="group__OSC__Peripheral__Access__Layer.html#ga7c20b064e45e380ca2a66cb8322f4e94">OSC_MemMapPtr</a>;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group__OSC__Register__Accessor__Macros.html#gabcb7eab28c1f1c1d2b742a84f826de10"> 3905</a></span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 3922</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 3923</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga6feedb28f17dfb41fa691a8956e5f5d4"> 3924</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_WIDTH                       1</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga312c9e0891936e3b1a5e0f8f0caca4e9"> 3925</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC16P_SHIFT))&amp;OSC_CR_SC16P_MASK)</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 3926</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga6f17376a1571a200e55cac51d1358503"> 3927</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gad1720000d39ee31e408a1dca2976ee70"> 3928</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_WIDTH                        1</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga7b761b8bfa5dd396029c880348a7f81f"> 3929</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC8P_SHIFT))&amp;OSC_CR_SC8P_MASK)</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 3930</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 3931</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gaa6e4d0f7c7f803c48dc665d57ddf9368"> 3932</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_WIDTH                        1</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gac2ce9a5b1c516b1416ee3709d405e4e2"> 3933</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC4P_SHIFT))&amp;OSC_CR_SC4P_MASK)</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 3934</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 3935</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga10aca02c0e1b2be114e8c2bb45cf7b0e"> 3936</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_WIDTH                        1</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gadac6841e6bd13c6bc6e6d4caecf86a16"> 3937</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC2P_SHIFT))&amp;OSC_CR_SC2P_MASK)</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 3938</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gac1b9c5d7f156f1792255204dae816aba"> 3939</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gaff7211523071988f7b48c008649d730e"> 3940</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_WIDTH                    1</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga7475d176c4bae67579b611847b67c53c"> 3941</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_EREFSTEN_SHIFT))&amp;OSC_CR_EREFSTEN_MASK)</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gab96140627de270278cbdfc81fbef63fc"> 3942</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga56f4aa6f215268327accda5434671187"> 3943</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#ga41da5fee1200322fa2220d4dbb2b1a67"> 3944</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_WIDTH                     1</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group__OSC__Register__Masks.html#gae1cba570f6b27f65bde9ad80457387ed"> 3945</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_ERCLKEN_SHIFT))&amp;OSC_CR_ERCLKEN_MASK)</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#ga66f87e82bb3e71235bf89df7149e7be7"> 3954</a></span>&#160;<span class="preprocessor">#define OSC0_BASE                                (0x40065000u)</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#gafcf06a8b76107b94e802b4db254e8bbc"> 3956</a></span>&#160;<span class="preprocessor">#define OSC0                                     ((OSC_Type *)OSC0_BASE)</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#gaab1618c69a91b2e5d3385139b5b566f0"> 3957</a></span>&#160;<span class="preprocessor">#define OSC0_BASE_PTR                            (OSC0)</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;</div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 3959</a></span>&#160;<span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC0_BASE }</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group__OSC__Peripheral__Access__Layer.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 3961</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC0 }</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">/* OSC0 */</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__OSC__Register__Accessor__Macros.html#ga55e7ae8d61b1c66e1c673163c8c0a10e"> 3975</a></span>&#160;<span class="preprocessor">#define OSC0_CR                                  OSC_CR_REG(OSC0)</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="structPIT__Type.html"> 3997</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="structPIT__Type.html#ac2befe5f01ae11bccda33a84cff453b0"> 3998</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPIT__Type.html#ac2befe5f01ae11bccda33a84cff453b0">MCR</a>;                               </div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="structPIT__Type.html#a79d63eb12d78e59ec24a1a92b73e4d47"> 3999</a></span>&#160;       uint8_t RESERVED_0[220];</div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="structPIT__Type.html#ae9ce421fcde49cce87a5aa9982a8515b"> 4000</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structPIT__Type.html#ae9ce421fcde49cce87a5aa9982a8515b">LTMR64H</a>;                           </div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="structPIT__Type.html#a2dee532f44b3946ac4239fe524fdb17a"> 4001</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structPIT__Type.html#a2dee532f44b3946ac4239fe524fdb17a">LTMR64L</a>;                           </div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="structPIT__Type.html#a9075afe1c349f376f6cee26c7ffe6c61"> 4002</a></span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="structPIT__Type.html#a6880c80d3b65e0e5831b72371f607224"> 4004</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPIT__Type.html#a6880c80d3b65e0e5831b72371f607224">LDVAL</a>;                             </div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="structPIT__Type.html#af98efdc8f0866cbaa72e83cfa391cac9"> 4005</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structPIT__Type.html#af98efdc8f0866cbaa72e83cfa391cac9">CVAL</a>;                              </div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="structPIT__Type.html#a1efb9476e302dfe00faf684173c5b6ea"> 4006</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPIT__Type.html#a1efb9476e302dfe00faf684173c5b6ea">TCTRL</a>;                             </div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="structPIT__Type.html#af54765dd193a93cd7bddf1eb6b0c30fa"> 4007</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPIT__Type.html#af54765dd193a93cd7bddf1eb6b0c30fa">TFLG</a>;                              </div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  } CHANNEL[2];</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;} <a class="code" href="structPIT__Type.html">PIT_Type</a>, *<a class="code" href="group__PIT__Peripheral__Access__Layer.html#ga943956eb132093c3796f47dd95bebd1d">PIT_MemMapPtr</a>;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga01f1ee5f7f451b1f6f7f1b3549c63303"> 4022</a></span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga374ce53fa45b4b86f5245c6c49adf73b"> 4023</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_REG(base)                    ((base)-&gt;LTMR64H)</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga992193153e2d2e13ea243b0045d20528"> 4024</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_REG(base)                    ((base)-&gt;LTMR64L)</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gaa1c49ea81e45e7ae3407b2b804432381"> 4025</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga3d2d70f366f2b214ae060c0cb0abb202"> 4026</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_COUNT                          2</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gaac9edbb5229fcbcd8d71f5fdeab96590"> 4027</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga8620fe2fb28dc11a864333f6ef51b9bd"> 4028</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_COUNT                           2</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gaa338edf83b961108a6dcdd43c80ed8c6"> 4029</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gaf5d79447f057663c2cf041cb472bd2b3"> 4030</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_COUNT                          2</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gae38fd2f9c8baca1504582bc5f3973932"> 4031</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga7d2129ae649e32ec8c7e6804ba6b6551"> 4032</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_COUNT                           2</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga8149a0bb21843632dd4528b540480ba7"> 4049</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 4050</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaaacf3ffb759f1b47bce5faaf89929451"> 4051</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_WIDTH                        1</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gab52ff9f5a1c18eee41b58100aa415dfe"> 4052</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_MCR_FRZ_SHIFT))&amp;PIT_MCR_FRZ_MASK)</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 4053</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 4054</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga30b599e0e8d031a313fc5feea104e52c"> 4055</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_WIDTH                       1</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gafae73f01b87a4e133c1289e0d09f8de2"> 4056</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_MCR_MDIS_SHIFT))&amp;PIT_MCR_MDIS_MASK)</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">/* LTMR64H Bit Fields */</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga2f52ce484f53348d406fae4b3cac7fdf"> 4058</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaf355862db7eafd261031477364a6ef8d"> 4059</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    0</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gadae4b813401865dff6b8abd5e72157c2"> 4060</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_WIDTH                    32</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gad3b13100c85d855043c5f19494f33c2d"> 4061</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64H_LTH_SHIFT))&amp;PIT_LTMR64H_LTH_MASK)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">/* LTMR64L Bit Fields */</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gab7337206a85c605ed0ea16b77df99e1a"> 4063</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga773e29842f6f049c17bf141d4cc4fc87"> 4064</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    0</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaa323cef42a4212152bf56da93707bba4"> 4065</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_WIDTH                    32</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga42ab7207419fd5b7721cd01ea1d08a79"> 4066</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64L_LTL_SHIFT))&amp;PIT_LTMR64L_LTL_MASK)</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gab7929b3b8a0c170a50f57d97face5365"> 4068</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga463855d2b42de901bad9bea868f4f48b"> 4069</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gab034e262383fdb403bd84f917cfb0431"> 4070</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_WIDTH                      32</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 4071</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga2810b877338372cb9b9d944b206c08d3"> 4073</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 4074</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gafe78465d186720d4566815ff66ba3e33"> 4075</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_WIDTH                       32</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 4076</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 4078</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 4079</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gae60ba506f98718ac3374268585202196"> 4080</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_WIDTH                      1</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaecd36aa22b2758d6c39b6b2df234e3a8"> 4081</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_TEN_SHIFT))&amp;PIT_TCTRL_TEN_MASK)</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 4082</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 4083</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga717885d5eac7aadc27159433966673a5"> 4084</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_WIDTH                      1</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaa39036db7a5f8baae6f986b5809d054c"> 4085</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_TIE_SHIFT))&amp;PIT_TCTRL_TIE_MASK)</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga734e2e947c649d50b9ca46405e451c2b"> 4086</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 4087</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga9cfcfdfd6b1572851e1d949b91ef1fda"> 4088</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_WIDTH                      1</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaeab3c9394c0312620a55449b2daeeaf8"> 4089</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_CHN_SHIFT))&amp;PIT_TCTRL_CHN_MASK)</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 4091</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 4092</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#ga6ae69e9871a37deccf9ed3cacd0f5a3f"> 4093</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_WIDTH                       1</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group__PIT__Register__Masks.html#gae5a66a0689241a2d1f52b5c989c81b6b"> 4094</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TFLG_TIF_SHIFT))&amp;PIT_TFLG_TIF_MASK)</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 4103</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;</div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 4105</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 4106</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             (PIT)</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;</div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#ga79085fa95893e4423661373b7be2f0a7"> 4108</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;</div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group__PIT__Peripheral__Access__Layer.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 4110</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gad6118acee6a1de4d21ceaae97156642b"> 4124</a></span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT)</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga48f7990fb994d993f7e3fda0293b0ccc"> 4125</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H                              PIT_LTMR64H_REG(PIT)</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gad74feae96488d1c1ae3c92af5e546359"> 4126</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L                              PIT_LTMR64L_REG(PIT)</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga7ec0541e320eaa3953407fd3f8ff3a89"> 4127</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT,0)</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga1dac4545eedde3892dc8e7ae0cccef12"> 4128</a></span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT,0)</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga69451042c98e3686ff97b19ac3286c92"> 4129</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT,0)</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#gae2b298ddb758a7dc16ce719dcb63f708"> 4130</a></span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT,0)</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga732e39dd7d06bdb77860245b0df7ddab"> 4131</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT,1)</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga05f8f179370194321ac462f64c522f1b"> 4132</a></span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT,1)</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga9d54d5e1171b4a28c37378ef1c1ae68b"> 4133</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT,1)</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga5d7ccc39277323f8ca60edc409365aea"> 4134</a></span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT,1)</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga20130f3194e1cc2dfe6a6e863cac6bb0"> 4137</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT,index)</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga83f3e2fa179556c64aec46ba2a4ff9c2"> 4138</a></span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT,index)</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga8208039ad04ced0f69ccc2cf4efd8e67"> 4139</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT,index)</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group__PIT__Register__Accessor__Macros.html#ga8a2ba0e5f954639237f66f2613c60023"> 4140</a></span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT,index)</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="structPMC__Type.html"> 4162</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="structPMC__Type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c"> 4163</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structPMC__Type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">LVDSC1</a>;                             </div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="structPMC__Type.html#abc2abe9e83245fcd84da5a78bbea23ea"> 4164</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structPMC__Type.html#abc2abe9e83245fcd84da5a78bbea23ea">LVDSC2</a>;                             </div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="structPMC__Type.html#a23fa3c271bf9f25b06221b037553f936"> 4165</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structPMC__Type.html#a23fa3c271bf9f25b06221b037553f936">REGSC</a>;                              </div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;} <a class="code" href="structPMC__Type.html">PMC_Type</a>, *<a class="code" href="group__PMC__Peripheral__Access__Layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a>;</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group__PMC__Register__Accessor__Macros.html#gaf6a5650ee275b48943fd2a5f0845be4e"> 4179</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group__PMC__Register__Accessor__Macros.html#ga691e6102ace21a6b54fabd256c5f0d7b"> 4180</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group__PMC__Register__Accessor__Macros.html#ga56808559a3b60498b6604642202faaea"> 4181</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 4198</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 4199</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga4888169e61c715f45ba414114507b8fa"> 4200</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_WIDTH                    2</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 4201</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gad771f87e373907e3ef60e5fa31001fad"> 4202</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 4203</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga6300cfca3f658a0ba5e3fa3223352f27"> 4204</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_WIDTH                   1</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga5cb39f8534fc256799aa9e495b5f449d"> 4205</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK)</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga1e7518c88ea0037d099124a643788363"> 4206</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 4207</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga96be4813d77b3bb09fdefdcd42a790a0"> 4208</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_WIDTH                   1</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaca76bd97c7883297f5b00061a1cc0578"> 4209</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK)</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 4210</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 4211</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga956d94e95bbc9495fe4ad20b1a132769"> 4212</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_WIDTH                  1</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 4213</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK)</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 4214</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga75efd4534766aaa126efff96d241de61"> 4215</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gad72dcd2fff2dad5e3e5cf7dc63470730"> 4216</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_WIDTH                    1</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga9deb83dbe1f7f6415f842750016bd408"> 4217</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK)</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaab1198a446bb9b8412589eeb12311666"> 4219</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 4220</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaf89a342ff4c12ae0a0d40ba032dd3efa"> 4221</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_WIDTH                    2</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 4222</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 4223</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 4224</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga1501b0b0dfeafca7a50f0baab4f09a9e"> 4225</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_WIDTH                   1</span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga48d1cdfca4a7c154993c1e741101a07d"> 4226</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK)</span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 4227</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 4228</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaba0f1740d6efd611f866442221f4f851"> 4229</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_WIDTH                  1</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga487c1af0f694e53be64251c1862e8d9c"> 4230</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK)</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga34187b0598a3e166a457818770a616d4"> 4231</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 4232</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gac8d393a3c3239c32cef439f45fc78e90"> 4233</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_WIDTH                    1</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga674f52d0325d911bf7dd91bf47b708f4"> 4234</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK)</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 4236</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 4237</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaa484e4eb9b9249374297539bee7e2dd3"> 4238</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_WIDTH                     1</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gafb37a90d087dbf5bc4c3b654e33d6ef7"> 4239</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BGBE_SHIFT))&amp;PMC_REGSC_BGBE_MASK)</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 4240</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 4241</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga13bb759852e35ce71dd774f071ab071e"> 4242</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_WIDTH                   1</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga5c4e1173d8cdf7f0318071b77331fb83"> 4243</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGONS_SHIFT))&amp;PMC_REGSC_REGONS_MASK)</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 4244</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 4245</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gaa5ae02b98e37874f0ab906e0a8ec55fa"> 4246</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_WIDTH                   1</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga3267bf5ad24a6ff2fced59c01f98c652"> 4247</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_ACKISO_SHIFT))&amp;PMC_REGSC_ACKISO_MASK)</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga7e1520a56f4d2675018d5efaa9492f19"> 4248</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#gab43d258e6864ee3a7a728de1d720f6fe"> 4249</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga7c5ed8917f2614b33a85b4c9073d4b10"> 4250</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_WIDTH                     1</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group__PMC__Register__Masks.html#ga2823482fbfe8289abb28701a85bd3539"> 4251</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BGEN_SHIFT))&amp;PMC_REGSC_BGEN_MASK)</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 4260</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;</div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 4262</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#gaf32df9f1096263f10a5e8978a338b2ac"> 4263</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             (PMC)</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 4265</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group__PMC__Peripheral__Access__Layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 4267</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group__PMC__Register__Accessor__Macros.html#gae9e90b7b2d3c4f5e0950d074fecb2798"> 4281</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC)</span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group__PMC__Register__Accessor__Macros.html#ga921b48d20e5bc7e7353ac2f59c8135ba"> 4282</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC)</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group__PMC__Register__Accessor__Macros.html#gad80edb8f69da1769b7367108d8c4f9be"> 4283</a></span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC)</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;</div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="structPORT__Type.html"> 4305</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="structPORT__Type.html#a1ff5dc350e7bf1f89668d15e100f1dc5"> 4306</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="structPORT__Type.html#ab4eae4ee06e554db6797dbbcf67f9655"> 4307</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structPORT__Type.html#ab4eae4ee06e554db6797dbbcf67f9655">GPCLR</a>;                             </div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="structPORT__Type.html#adb92b388adf5799a5a59817ae6cbf7d1"> 4308</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structPORT__Type.html#adb92b388adf5799a5a59817ae6cbf7d1">GPCHR</a>;                             </div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="structPORT__Type.html#aeb5d263a42068e10e61f53ab57fe56d4"> 4309</a></span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="structPORT__Type.html#a20069f4ac88fc12066ba90eea8fcbb58"> 4310</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structPORT__Type.html#a20069f4ac88fc12066ba90eea8fcbb58">ISFR</a>;                              </div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;} <a class="code" href="structPORT__Type.html">PORT_Type</a>, *<a class="code" href="group__PORT__Peripheral__Access__Layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a>;</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea"> 4324</a></span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae9d33dd352fbda70db758fa6daabf495"> 4325</a></span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           32</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga87d8b85c821b383c37cfedaa30eeb27c"> 4326</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga5b60d88d1233de175d8e51c5b65b3ff0"> 4327</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga71010d47c68b6ac12dbc646ad2cd5a2f"> 4328</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 4345</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 4346</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga7eb5d61390ffb644df2519c0daf3d50b"> 4347</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_WIDTH                        1</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gabc7a02f49894ead35ce5d435bd05fb47"> 4348</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK)</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga125482aa2497e8435dac49c039b7fa97"> 4349</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga18556773988cdd78e363959884dbec46"> 4350</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga54b04f65fd59d6c763a292da612d51a5"> 4351</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_WIDTH                        1</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gaa149bd9cd83aa17c213a827f9482a913"> 4352</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK)</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 4353</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 4354</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga417a5b3f666f60e200e3cbc77b8bc813"> 4355</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_WIDTH                       1</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga0b115d46762f17530e67c2caeeca89b7"> 4356</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_SRE_SHIFT))&amp;PORT_PCR_SRE_MASK)</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 4357</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 4358</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga1b4850897ffe19b621498b9bd27d4166"> 4359</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_WIDTH                       1</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga6aaad9480435ab627b88723f45b5c133"> 4360</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK)</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 4361</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga00ae08038ade5432d0240666658d8867"> 4362</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga0168195c86605899680284d60e4f413d"> 4363</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_WIDTH                       1</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga991775ce627dd1e581bdaf4508239240"> 4364</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK)</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 4365</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 4366</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga643961aabfc6084a8b1b81e3d1696cf1"> 4367</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_WIDTH                       3</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 4368</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gabaef70d886fda0a7da8e862308bf5909"> 4369</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 4370</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga53f54fc0291848eb6600aa28b9fdbb82"> 4371</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_WIDTH                      4</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 4372</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 4373</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga5fbf95753704fb1d71da88299c11105e"> 4374</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gafea2991f5b5bd3f044d8e7c13b3b45a6"> 4375</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_WIDTH                       1</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga88858366faa5d54510cb5c081289c075"> 4376</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK)</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 4378</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gaafacaac0aa215f596b947609857d6491"> 4379</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gae2bcaf6ed2c9c9346c674e0b0d7c2d2c"> 4380</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_WIDTH                    16</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 4381</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga49c4160370859546837be80a2eed1365"> 4382</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 4383</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga1e0c9314687745ee60177dc62ee3e8ed"> 4384</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_WIDTH                    16</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga52502515ea180d574d919f0ec155da74"> 4385</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga4f288d1140184d41384f459c263d6e63"> 4387</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 4388</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga2da741716a657a0fb827152b35c6e583"> 4389</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_WIDTH                    16</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 4390</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 4391</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gacbc69d159ff1e697736d296bbc95566d"> 4392</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga5d0cc665d4c67f298fffeefa55a9c6bf"> 4393</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_WIDTH                    16</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gac451ecefadd3d10c690199acf0540d6f"> 4394</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 4396</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga678f290447622562272513d57eb2bf78"> 4397</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#ga30ef5dbf4536bd49cfb4f43deae82beb"> 4398</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_WIDTH                      32</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group__PORT__Register__Masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 4399</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 4408</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;</div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 4410</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#gaa18ec7594fe603225220ec6eda4a19ce"> 4411</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           (PORTA)</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;</div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 4413</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 4415</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga585b4782d1ceb44492289af0019480f9"> 4416</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           (PORTB)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga0018f0edf7f8030868f9cc791275378d"> 4418</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;</div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga68fea88642279a70246e026e7221b0a5"> 4420</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga03c740cdda17711afafc932723871474"> 4421</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           (PORTC)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;</div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#gab88c980d0129f396683260eb978daf15"> 4423</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;</div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 4425</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga7f5a263751543810ebfdbde278383276"> 4426</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           (PORTD)</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;</div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga72d490d67d751071845b3532193b4b93"> 4428</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;</div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 4430</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#gab166fe285bbb15b52de610f408fe25d3"> 4431</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           (PORTE)</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga80b01d00368494b63dd2a67eda52b241"> 4433</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;</div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group__PORT__Peripheral__Access__Layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 4435</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf09680dfe5ed3f1f4df46364406b5d65"> 4449</a></span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA,0)</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaa0028ded7cfc5ec26b8736ce6b6cab1d"> 4450</a></span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA,1)</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga27c656f9b2b1389be19422801b95c188"> 4451</a></span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA,2)</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga16f76793a4ca36622bbbe239f44b83ce"> 4452</a></span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA,3)</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga87a71633cdff27aa4f0bfe6c28c20972"> 4453</a></span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA,4)</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaa08971354924f9127ae2c7f02371b8f0"> 4454</a></span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA,5)</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga0b2a0b585f32c1d75bc5f03172145891"> 4455</a></span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA,6)</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7d9e3e4d4db2128b26bc8cc056b2caeb"> 4456</a></span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA,7)</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga636cd0b73b077598440602115f1c62ba"> 4457</a></span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA,8)</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga5ffd2862c1b64550ad305aa99eb83687"> 4458</a></span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA,9)</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga81a5d66a560dc54bb4c2b5b5a5251dfd"> 4459</a></span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA,10)</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf8f328f1fe1015d04bf37dc4f4270e05"> 4460</a></span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA,11)</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaa1285925fbb4a97777dec0b2d2a17b8d"> 4461</a></span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA,12)</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga030a0ec8e1a2e9b12a05d46b6f1b6fbf"> 4462</a></span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA,13)</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga4a90c76e1c8b51bddc12c8c1b730fe20"> 4463</a></span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA,14)</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab2a20fa96c02de048c9b929b78e84a99"> 4464</a></span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA,15)</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaba5d5aa71c32374fbf15794dedea2d27"> 4465</a></span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA,16)</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga58ef95de418596f12a080d5a89e937b6"> 4466</a></span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA,17)</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7bddf52061cc542a04ad1bbc6b3bc32b"> 4467</a></span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA,18)</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae9e01128dfc72101c1e9d01ff9b8173e"> 4468</a></span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA,19)</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7cff4543787010a70fe1161c52993061"> 4469</a></span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA,20)</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga10f7848d5006035f25e4eefa2a555cb4"> 4470</a></span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA,21)</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2e4ab3be857dafd80fad43bc1a62579f"> 4471</a></span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA,22)</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga395fcd92bf0b2e79e0d64a30ec2e877b"> 4472</a></span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA,23)</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga8009a31443788f9fde5a55f634d42abf"> 4473</a></span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA,24)</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9813e9b0335bafc35f59fa6ca48a777f"> 4474</a></span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA,25)</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gace77d2b4b32fec414668b7794407afee"> 4475</a></span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA,26)</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga031109ad31ca37612a46bfd166c78380"> 4476</a></span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA,27)</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2b0b082ce2777577e7324b1c5182ad31"> 4477</a></span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA,28)</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga6d30fa39869bf03ec6411338fc9027c5"> 4478</a></span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA,29)</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga1f031f13981b411667481171931bbdd1"> 4479</a></span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA,30)</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gadced9f841b86181fd633d8cded3bb84b"> 4480</a></span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA,31)</span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab728322d77d416ea3160a7af2031081c"> 4481</a></span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA)</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga5950c7dd6c8779f01a283816e746bbe4"> 4482</a></span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA)</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga16b457b37bdb193f536222c9949dce0c"> 4483</a></span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA)</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga86b17a376709adcb769bce67f2caaf3e"> 4485</a></span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB,0)</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7d6639d3c2bf018ceb6ff89305f07ef9"> 4486</a></span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB,1)</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7fef983fbfddc2cc33547e2942dd5e1b"> 4487</a></span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB,2)</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga82dd1ddc9ba8721ba3a6be38fadb44d4"> 4488</a></span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB,3)</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga336bcf2049069b0aa4a3af1dc932346c"> 4489</a></span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB,4)</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga4184d122d616112c00eea23fffd4b8ba"> 4490</a></span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB,5)</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7ed9998562ee0b920b79d0c918d6f11c"> 4491</a></span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB,6)</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gadb974c2a27bb4fdb81ac5f9ef0bd4543"> 4492</a></span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB,7)</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga4393ec7ccd4ad6c7238e2a7030d220af"> 4493</a></span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB,8)</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf1d0502dd6b501bc381182e6698b783a"> 4494</a></span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB,9)</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga138a041eb20622dd0d90be1fc5372d08"> 4495</a></span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB,10)</span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga166cd38bdd9018672a0baa9876092e6b"> 4496</a></span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB,11)</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga8c0cf837f2c31c8343f61ae72ae073dd"> 4497</a></span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB,12)</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gabdbb9cb2e0e2b52753f0bf75e72a1604"> 4498</a></span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB,13)</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gadca25885cd63c7586c57c1ea32e3e7e7"> 4499</a></span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB,14)</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9a88a05d7500356174ff10e4e6cf59ed"> 4500</a></span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB,15)</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga71f05622c369890b9e928f6a1b42e068"> 4501</a></span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB,16)</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab1215ef98ba1154d4712e0796bb8ce1b"> 4502</a></span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB,17)</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf0734213e15dccdc7b6756da86d7f3de"> 4503</a></span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB,18)</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga350d0f2af48e5da843dedd499c0fd003"> 4504</a></span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB,19)</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga51aa6628c3f9eb5249cf9c9e6854462d"> 4505</a></span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB,20)</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga01b49a684d51a475a202877fceb1e955"> 4506</a></span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB,21)</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaeb5876c39a195b96f840f97482f2126e"> 4507</a></span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB,22)</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gafab15073472995c04103ea5e55174bb4"> 4508</a></span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB,23)</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae41cf9013f798490772ca3e5bdf79202"> 4509</a></span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB,24)</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac699c336b38fbe3dcf26165e36cf7c2b"> 4510</a></span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB,25)</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga06d1ebeefaabab98f96e043b3db7c6eb"> 4511</a></span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB,26)</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga3de6d46ba9b59a95cfa8cea7b200863b"> 4512</a></span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB,27)</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab6ddd30242408cbdd1560ee3709dd277"> 4513</a></span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB,28)</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaeecc2d90ca61237a01ef962f4fe0ac6c"> 4514</a></span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB,29)</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad8401cd4071ed9e9a982b3276ec38e35"> 4515</a></span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB,30)</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga96f4d8937d7a66dd250b64bdedb656d2"> 4516</a></span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB,31)</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga101dc46cb6b1199293c05e709475a898"> 4517</a></span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB)</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf981a1f11cba79232df1365b268f2d2a"> 4518</a></span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB)</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac96c4ebc1dfc45c025427e4eb1c8a363"> 4519</a></span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB)</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment">/* PORTC */</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad8614ff2adb409afcdb871899764dee8"> 4521</a></span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC,0)</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7082550b4e50e24ac7eb94fa46605314"> 4522</a></span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC,1)</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga416c759c368fb16f8ab5b23a594c4fdf"> 4523</a></span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC,2)</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7"> 4524</a></span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC,3)</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7d809bf9a0b83fe48143a7a334fb43dc"> 4525</a></span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC,4)</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad236bd1ea2e60764c7c69e4ac760ac78"> 4526</a></span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC,5)</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad68e1e7d06033448b87c4b0beb7cd9e6"> 4527</a></span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC,6)</span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab1ca12e9771cdab79a5229c86f66a601"> 4528</a></span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC,7)</span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2c5360d5d40e4d69877546b0aba0ff7b"> 4529</a></span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC,8)</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga291011f669d2af89e3cd9cee3e1adfca"> 4530</a></span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC,9)</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2fc705bd24e27e799ef1d01105d1c39f"> 4531</a></span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC,10)</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad183fd746fc2265552ae7c46cd9a8622"> 4532</a></span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC,11)</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9e089d2e3900b6ba3163d55304c8f62e"> 4533</a></span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC,12)</span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga1d493f6e8d2939b06c057a0924798f64"> 4534</a></span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC,13)</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga717aa81ade891bfd6521dec474573300"> 4535</a></span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC,14)</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga02f8c33e15e3b40eac256432ba921cfa"> 4536</a></span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC,15)</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae4f1e40ea5c7098d69cdb3d0be62b75b"> 4537</a></span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC,16)</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga90e57a178fd6109e37ee69f2c93c8794"> 4538</a></span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC,17)</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga88d7d57f5d5a95ea8c7e11c25112aadf"> 4539</a></span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC,18)</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2a7b1b39b8ccef7f26e9099b654fd3a2"> 4540</a></span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC,19)</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga892e78f9749f2345310f3fa4c8e078cb"> 4541</a></span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC,20)</span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf76055a62d1aa9fa3a13ab0782a42679"> 4542</a></span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC,21)</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad11274713da2539fcae11226a1ecc43b"> 4543</a></span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC,22)</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga8af858bcd85a26635a28ef8bcafa904a"> 4544</a></span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC,23)</span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae0b73409742ef357647d0bc0d4ced533"> 4545</a></span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC,24)</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac344ff3a724ae370409e6b0c8bcc4eaa"> 4546</a></span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC,25)</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga32f6e79bf736afe0e54a95c94bb73770"> 4547</a></span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC,26)</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad11865828a850d14bc218df5acfed550"> 4548</a></span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC,27)</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga6acc55b415a1a6c97fcbc7eef892ce6a"> 4549</a></span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC,28)</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga0902ba8da85d69b0681c47c4ae380f7e"> 4550</a></span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC,29)</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2278b13f4a1532887963a0fd10278be4"> 4551</a></span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC,30)</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7129764446625d9dd9c47c5331e95767"> 4552</a></span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC,31)</span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga1e03b232aa4c04222b5e0407d237d9f3"> 4553</a></span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC)</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gacf318e5fc6b9a304e5285c37641d58f8"> 4554</a></span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC)</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2fb75df2147e7f800049dcaa843d9547"> 4555</a></span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC)</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">/* PORTD */</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9e25f8f3bd921a0a05ea3ee7a0bf3678"> 4557</a></span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD,0)</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga6b9663506afce6178acbca5d16691bf9"> 4558</a></span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD,1)</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga311050d96ff12f87e200740e15577c99"> 4559</a></span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD,2)</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaae5b9b2768332accd37ea5358050e78f"> 4560</a></span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD,3)</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga4b635e90b5c605b662abc32096a073b8"> 4561</a></span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD,4)</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7c32458208c298511340c95222fa544f"> 4562</a></span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD,5)</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad8c46775d625a751d3dd903362b24b83"> 4563</a></span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD,6)</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac7fb73cbebfb6246a56abbad9819c81d"> 4564</a></span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD,7)</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga88dbcfb92d37f044e83b2d422d550126"> 4565</a></span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD,8)</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga507b149b519256b5651a28abca48b89c"> 4566</a></span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD,9)</span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gafd185b927c36db8b675dc463d1e9ee3f"> 4567</a></span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD,10)</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga18b90a8cd73e7ef3aa372347d6694752"> 4568</a></span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD,11)</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga83aa303dcf29fc3513244ad8f6e5ed8b"> 4569</a></span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD,12)</span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac146314fb6f03302535915823dd8c6ad"> 4570</a></span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD,13)</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga82d09f368a75ca63ce65419aa1946e95"> 4571</a></span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD,14)</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9a292ce38258bb8a5ff0f067c3cf0c30"> 4572</a></span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD,15)</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaa6f7a18ff023bc4648748f24b355b47e"> 4573</a></span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD,16)</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga8e32074e3f9fcd33eb28e5f44584dabc"> 4574</a></span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD,17)</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga194e166936bdb8d28763452b24500b3a"> 4575</a></span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD,18)</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga4bfa5360db8b3c41c4513930eace492d"> 4576</a></span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD,19)</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7dfaf1b1803800534255352fcc6675b2"> 4577</a></span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD,20)</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac1ac435b6b47851d5bf891ef6f9de710"> 4578</a></span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD,21)</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga41c5aad4e7fc502f09f78287aac48b10"> 4579</a></span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD,22)</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae8a724a1035653a20e1d8191a7ebe3e1"> 4580</a></span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD,23)</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaa7d921ea9efbcec51e12efc4173d234b"> 4581</a></span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD,24)</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf49fba519fc0c8d194804e8b384d155f"> 4582</a></span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD,25)</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga465c59b8a18414945e48f990504fd2b3"> 4583</a></span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD,26)</span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga15cac4d6ca59de92e4737d6ab1e67709"> 4584</a></span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD,27)</span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga0b9914d003319e03cd7f9396ab67c88b"> 4585</a></span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD,28)</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad96705c7e6b9ecf029ea7c24d0b7fa8f"> 4586</a></span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD,29)</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga376fb193c053554a0e9fbc3baab82ef2"> 4587</a></span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD,30)</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaea0c29bd1fdc1516a4e3e2b915489ed5"> 4588</a></span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD,31)</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga1b7509bbf10e73bcfb5f5d4b8ea0e822"> 4589</a></span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD)</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga04ce259479d85387eb0b563ebc28ef15"> 4590</a></span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD)</span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gafc129a78d36fd096cbf356ddabc9381b"> 4591</a></span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD)</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">/* PORTE */</span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad32634fb81793a5e3afa5af512343d27"> 4593</a></span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE,0)</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaca39a711c323bb32880758aceacf7ee2"> 4594</a></span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE,1)</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga05269a022c880053a7c3ce32854bb7cd"> 4595</a></span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE,2)</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2d66f58e8020cc01d8e1efcbc7616959"> 4596</a></span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE,3)</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9c647a6aa20b1a8e71a5cd48027e8bc2"> 4597</a></span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE,4)</span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae337a6e6c424b4801e80c6932acdd425"> 4598</a></span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE,5)</span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac08bd4695b4fab2f86c51c4335d36182"> 4599</a></span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE,6)</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae277fe807f32db98e5d46000c450f52a"> 4600</a></span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE,7)</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga17d9629095af89dd3c23617ef086870f"> 4601</a></span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE,8)</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae47d538d3ecb0ef5372a27da8ac06b02"> 4602</a></span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE,9)</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gafb0b2c8b7e092fb7c7b3a74f0a6e9039"> 4603</a></span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE,10)</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga068dab85249fce52f5907b3227b9f8d0"> 4604</a></span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE,11)</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga81e11992b3fe5447935b703960921264"> 4605</a></span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE,12)</span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab78240e66f23882be01c5809d7a1ecb8"> 4606</a></span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE,13)</span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gad1f36f9a15f337406e5a76d78feb7cf7"> 4607</a></span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE,14)</span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaa9df7b4c6ac8662e38632637550e278d"> 4608</a></span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE,15)</span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab4a94997083cbbe9b3bd577b027c4074"> 4609</a></span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE,16)</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga71197a3c869fab641c16660c621deb6c"> 4610</a></span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE,17)</span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga9efa70f8e8ce6b38adf7863b75e5a920"> 4611</a></span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE,18)</span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gabfe1ae3637e9a87f195f49cee71fb9e7"> 4612</a></span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE,19)</span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaca6463f933e61559756ea0b1ef5b641e"> 4613</a></span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE,20)</span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaba81430d802711339d820b34c84ae750"> 4614</a></span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE,21)</span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaaf70576744499da6f10814150841d0fc"> 4615</a></span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE,22)</span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gab90d37c96dc52fad1fa7aec957cb5020"> 4616</a></span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE,23)</span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga1afd5cfc6839a823d869a83912591e5f"> 4617</a></span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE,24)</span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gae185e705cd508c68c622c05fc8d40c89"> 4618</a></span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE,25)</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga7f8928364e061d268a63ac275e390953"> 4619</a></span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE,26)</span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf4c63051daa8881e0eab27cda68af055"> 4620</a></span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE,27)</span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gacaec18d48634081f1056c0bae867c9ed"> 4621</a></span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE,28)</span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga0ff38342e56f83e82f3c60d8d3af27cf"> 4622</a></span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE,29)</span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga527af4bcbcbf3b9e3daa1ba78f607519"> 4623</a></span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE,30)</span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga41e89f40d3263399e7eb2f50b3016436"> 4624</a></span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE,31)</span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga2a40993bff75d288fa0f586934fea8f7"> 4625</a></span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE)</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga65eb4d422acfbde2908e313ee14b4765"> 4626</a></span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE)</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gacc7c4484dfe963d5c8c8e6ea7159bae4"> 4627</a></span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE)</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gac2ebdce0bb5372b6216eb66b0299c8d6"> 4630</a></span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA,index)</span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga4b01c5065231a73f13aab0bc2a0de4b3"> 4631</a></span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB,index)</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#ga75241e82a338f32753a385c88421a30e"> 4632</a></span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC,index)</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf8baf1fbb9a157629a0482476cd07a68"> 4633</a></span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD,index)</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group__PORT__Register__Accessor__Macros.html#gaf631c8cdff059152b15250d1fe08862c"> 4634</a></span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE,index)</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;</div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="structRCM__Type.html"> 4656</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="structRCM__Type.html#a9e4e331c458808ec57a393932bf91e65"> 4657</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structRCM__Type.html#a9e4e331c458808ec57a393932bf91e65">SRS0</a>;                               </div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="structRCM__Type.html#a44780e402b18ebbbaec13d5a3694e523"> 4658</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structRCM__Type.html#a44780e402b18ebbbaec13d5a3694e523">SRS1</a>;                               </div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="structRCM__Type.html#aeb74bea3a800605a19b50e791ac1315d"> 4659</a></span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="structRCM__Type.html#ad0261f1d5010d46de000a3a9714b4c6d"> 4660</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structRCM__Type.html#ad0261f1d5010d46de000a3a9714b4c6d">RPFC</a>;                               </div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="structRCM__Type.html#a449e78f6ff13d0f186b722a140027d6b"> 4661</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structRCM__Type.html#a449e78f6ff13d0f186b722a140027d6b">RPFW</a>;                               </div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;} <a class="code" href="structRCM__Type.html">RCM_Type</a>, *<a class="code" href="group__RCM__Peripheral__Access__Layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a>;</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#gab75f78e13fd4a015cada6728b29c681c"> 4675</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#ga6b4794a4c891e1ede19dc7a446870489"> 4676</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#ga361aa484c058d992d93d6f61316029f3"> 4677</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#ga0be970e23a295c11f2e80b9f83ae4dbe"> 4678</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gacdeb6976064d599d6cd063b26a25dbda"> 4695</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga2e140fc50106a6145cffe4b72671bbc2"> 4696</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gabbe8202241a532f897b22500a7ce8b02"> 4697</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_WIDTH                    1</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gaf1b4c911a4eb41127e9866208f3527c7"> 4698</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_WAKEUP_SHIFT))&amp;RCM_SRS0_WAKEUP_MASK)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga4de74187b3bcc5b40a526b3ab5afda88"> 4699</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gad3f4cb02d84182ddd0933dc93e1ec4ba"> 4700</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gae334edd9f767bb1d444ea4b723c62710"> 4701</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_WIDTH                       1</span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga5d394aa5b2a91b5963648d6d33a15411"> 4702</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LVD_SHIFT))&amp;RCM_SRS0_LVD_MASK)</span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga0983314adae781518e2481ae518e14d8"> 4703</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga87c1e113b052d6c10c450973efa74eb7"> 4704</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga4fda64bdb59213ec2e2b58a9cfc35000"> 4705</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_WIDTH                       1</span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga7bf82026e976cd65600f81bd5438e475"> 4706</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LOC_SHIFT))&amp;RCM_SRS0_LOC_MASK)</span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga0db6908ad880d9f7fd190fbb6922adda"> 4707</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga95ccd3811dd00bd56b397939db9b248d"> 4708</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga397c6c9c4977ba94d744703cf2cccbdd"> 4709</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_WIDTH                       1</span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gaa06c5b61ce671af9b09387f301701df0"> 4710</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LOL_SHIFT))&amp;RCM_SRS0_LOL_MASK)</span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gad203634bcb298bf54a3d5cce5c378a7e"> 4711</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gac989a90d61cdfb7e612c212a3f6d06d8"> 4712</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga422126cff02a9b0b08fd21d121bdd24e"> 4713</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_WIDTH                      1</span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga3fcc4adf18ac9fce24a75a51e11853b2"> 4714</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_WDOG_SHIFT))&amp;RCM_SRS0_WDOG_MASK)</span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gab94707d2e91618c8c803dfa2d8df4e7b"> 4715</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga1c1ae6946300c9f33bf5575d45d2b862"> 4716</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga93405d7e8eefc6410195f8b999f06d35"> 4717</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_WIDTH                       1</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga01275058684ccfde7a61e741061ba7e8"> 4718</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_PIN_SHIFT))&amp;RCM_SRS0_PIN_MASK)</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gad172e7645b5b6a0c5a2ff91db3087f7e"> 4719</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga98b995f8d56d338b315d6750072474ff"> 4720</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga5217bec4d8fbdd13504c99acf2397298"> 4721</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_WIDTH                       1</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga8af82fba8382caacead43eddbaae9f1c"> 4722</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_POR_SHIFT))&amp;RCM_SRS0_POR_MASK)</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03"> 4724</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga71f857503a2b2d2e0c30d4762e89a8d8"> 4725</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga3a60c938af358f86147a4ecde9d86ad8"> 4726</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_WIDTH                    1</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga3f79a81c77e80752d0fed127cee7eb3f"> 4727</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_LOCKUP_SHIFT))&amp;RCM_SRS1_LOCKUP_MASK)</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga72f541acd2a0992ad0d1d089c694ad5f"> 4728</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga7e554c1ae96dae684fbc81204283f86c"> 4729</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gabf29747cadd5460de6941b304ace8ba3"> 4730</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_WIDTH                        1</span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga36b91894a31fac3176c85c742e21fda3"> 4731</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_SW_SHIFT))&amp;RCM_SRS1_SW_MASK)</span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga6af4d8ed2135b602de575373f22b1af8"> 4732</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga91611da7546b27a939e92926f378229f"> 4733</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gadb9230c3168aa81ed3706e0f1c62bd1d"> 4734</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_WIDTH                    1</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga2e9238a5208d08d3f22f20dc0e512629"> 4735</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_MDM_AP_SHIFT))&amp;RCM_SRS1_MDM_AP_MASK)</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gaa09459c8ed6200a5828221f9d15656d3"> 4736</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gab30a0b3f954edb8a480649686bd208fb"> 4737</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gac2885af7d40e5563cea98f7568c3d3cb"> 4738</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_WIDTH                   1</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga3cc2a42f8139fea40cc153345c0deed9"> 4739</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_SACKERR_SHIFT))&amp;RCM_SRS1_SACKERR_MASK)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga36e0fc448dc94b90314dd6dd2dd41763"> 4741</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gad869b7629ba10023abe459d7293fd281"> 4742</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gacc7c04ee18e9603e288d2de08a0ba695"> 4743</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_WIDTH                 2</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga9e84ee177022331e8509773374670eca"> 4744</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gadfb0f8132fbbc978c9756a2adfbf2ed0"> 4745</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2"> 4746</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#gaf8266d4c0f63105daf2aecff212cc91d"> 4747</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_WIDTH                  1</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga56fcda592bc39cd3784fa6a65e8ae686"> 4748</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSS_SHIFT))&amp;RCM_RPFC_RSTFLTSS_MASK)</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga60f29f78d245476ae9716d81b5728739"> 4750</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga489d9757284af48af000b769d36bf21a"> 4751</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga761216f77b8582a9e8e64c7a321fecd0"> 4752</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_WIDTH                 5</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group__RCM__Register__Masks.html#ga2b2127fc8187199672452ef9f62f6a89"> 4753</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 4762</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#gaa5c5e6af3b266654facbd52caa0b8874"> 4764</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#ga25ab3aa8d593d455ed36a52c77f88234"> 4765</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             (RCM)</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;</div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 4767</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group__RCM__Peripheral__Access__Layer.html#gad8549fec4a09b0b485983beadfc3a5fb"> 4769</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#gaae0200bfd0eb1d7f7fd0d142c21fe92a"> 4783</a></span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM)</span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#gaa2e190bc843511a82e9ec826029fbaaa"> 4784</a></span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM)</span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#ga1c19f66051e218d534efc33ec09cc461"> 4785</a></span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM)</span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group__RCM__Register__Accessor__Macros.html#ga4cf7545d65e6e6c3e1848b7687d8f367"> 4786</a></span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM)</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment">   -- ROM Peripheral Access Layer</span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="structROM__Type.html"> 4808</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="structROM__Type.html#a5989ed4bd007dd1cbdc1e2b60b7e4b6c"> 4809</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ENTRY[3];                          </div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="structROM__Type.html#a4f154ffd079958033b8aba9bff12d5c9"> 4810</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a4f154ffd079958033b8aba9bff12d5c9">TABLEMARK</a>;                         </div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="structROM__Type.html#ad1c11f88b68f27d5bd8dec08926fb5ff"> 4811</a></span>&#160;       uint8_t RESERVED_0[4028];</div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="structROM__Type.html#a851ad5e20cdeaac40c36ba02bef85a7b"> 4812</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a851ad5e20cdeaac40c36ba02bef85a7b">SYSACCESS</a>;                         </div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="structROM__Type.html#aaec55198466664fa61b28364e5c48ffc"> 4813</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#aaec55198466664fa61b28364e5c48ffc">PERIPHID4</a>;                         </div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="structROM__Type.html#a9aeb5c5840a95f1a33696f2f72786c19"> 4814</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a9aeb5c5840a95f1a33696f2f72786c19">PERIPHID5</a>;                         </div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="structROM__Type.html#a1636c5dcfb4d992339f7b89a4669106a"> 4815</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a1636c5dcfb4d992339f7b89a4669106a">PERIPHID6</a>;                         </div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="structROM__Type.html#a1f090571c050a9c39871c4ecd72fa867"> 4816</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a1f090571c050a9c39871c4ecd72fa867">PERIPHID7</a>;                         </div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="structROM__Type.html#aee418d504db9fdd71aa4d1bb05677eeb"> 4817</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#aee418d504db9fdd71aa4d1bb05677eeb">PERIPHID0</a>;                         </div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="structROM__Type.html#a235e8c943594532e8e0a5bbb97b4e7e5"> 4818</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a235e8c943594532e8e0a5bbb97b4e7e5">PERIPHID1</a>;                         </div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="structROM__Type.html#a43f035bc086a6c9959dde3e943d9c71c"> 4819</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a43f035bc086a6c9959dde3e943d9c71c">PERIPHID2</a>;                         </div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="structROM__Type.html#a9b3bf99f08b8f7b357493c0743cc0ce2"> 4820</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structROM__Type.html#a9b3bf99f08b8f7b357493c0743cc0ce2">PERIPHID3</a>;                         </div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="structROM__Type.html#a29c79dc5608f079e4e9c92f29ee268ea"> 4821</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;} <a class="code" href="structROM__Type.html">ROM_Type</a>, *<a class="code" href="group__ROM__Peripheral__Access__Layer.html#ga7dd7d96cd8b4b4e057ca0c4a487bb82a">ROM_MemMapPtr</a>;</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment">/* ROM - Register accessors */</span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gab4e97748d1b7d5e8024f502e628709fa"> 4835</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_REG(base,index)                ((base)-&gt;ENTRY[index])</span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gafe6371af1c87a0080eba2f5e2a8eba7e"> 4836</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_COUNT                          3</span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gaf92010f49e8870d94588098c5f7b42d7"> 4837</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_REG(base)                  ((base)-&gt;TABLEMARK)</span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga7dc11ad9e3be5913bed30c8a8749eaa8"> 4838</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_REG(base)                  ((base)-&gt;SYSACCESS)</span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga41943ddb688f579c57887a4abe9df501"> 4839</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_REG(base)                  ((base)-&gt;PERIPHID4)</span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gadd1423bc7a8ebde255e7c2d422096bf0"> 4840</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_REG(base)                  ((base)-&gt;PERIPHID5)</span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga172a468c57c46e3edf4f67910f6e8b0c"> 4841</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_REG(base)                  ((base)-&gt;PERIPHID6)</span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga00f0b786d839d625a7d166b7185a2205"> 4842</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_REG(base)                  ((base)-&gt;PERIPHID7)</span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga43347eab2982b34ff8b89e454ba08837"> 4843</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_REG(base)                  ((base)-&gt;PERIPHID0)</span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga293b3b6eaf2b3b39d7343b14e1845b4f"> 4844</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_REG(base)                  ((base)-&gt;PERIPHID1)</span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gac1ebfc31a7ae53d67acd0a8fcc4594e9"> 4845</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_REG(base)                  ((base)-&gt;PERIPHID2)</span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga83d8e6b599e7f968e226687ad93282cc"> 4846</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_REG(base)                  ((base)-&gt;PERIPHID3)</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gadf3bba37f4d1e368614a96a068c8c6c1"> 4847</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga7c28f9ff5985361d9571a2ea8609cd27"> 4848</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COUNT                         4</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment">   -- ROM Register Masks</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment">/* ENTRY Bit Fields */</span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga1857448185c74895d4ba462f8ebd76a9"> 4865</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaef045dcd4648ca2c223f191d1e013673"> 4866</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    0</span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gabcbf35fa30913cac8fd5be6102b67b23"> 4867</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_WIDTH                    32</span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaffee58a0a8c0c3f652a6f88007194dc8"> 4868</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_ENTRY_ENTRY_SHIFT))&amp;ROM_ENTRY_ENTRY_MASK)</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="comment">/* TABLEMARK Bit Fields */</span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaac600c2f3e33e425e374ca4f843d63e6"> 4870</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaffb544cfa94716cfd71a99bb45c7411a"> 4871</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 0</span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga4926f80ed6450befbf04b8b5ac7188cb"> 4872</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_WIDTH                 32</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga38bfb1952b2f112abc1e01ce0d2d24b1"> 4873</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_TABLEMARK_MARK_SHIFT))&amp;ROM_TABLEMARK_MARK_MASK)</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="comment">/* SYSACCESS Bit Fields */</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gab3acbf5e9fc0f3ad82ae4e0004d0216d"> 4875</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga3490b2f91c6a67625992dbc90f0e5a27"> 4876</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            0</span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gacbfc05e3f07d440bbb13ab98253a3879"> 4877</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_WIDTH            32</span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga169845d2d1c068c7ef4998e8801ac713"> 4878</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_SYSACCESS_SYSACCESS_SHIFT))&amp;ROM_SYSACCESS_SYSACCESS_MASK)</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">/* PERIPHID4 Bit Fields */</span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gad17e07925ea552218422be227581a58f"> 4880</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga4ea3b3a45be6eb8eb4372f565af2d5d9"> 4881</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga500fc6b7a09820e60292106dfba15a4e"> 4882</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gab4f815fbbdfce7ff4af7ddeca74eff41"> 4883</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID4_PERIPHID_SHIFT))&amp;ROM_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">/* PERIPHID5 Bit Fields */</span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga39e8a3441c79c42651efba9100e653a7"> 4885</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga083194b41cf1109fe5a6e235b2c1f89a"> 4886</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga84913b605fdbbbb9bc1bfc7a28aea454"> 4887</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaa801210cd537086eddf2456575251d93"> 4888</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID5_PERIPHID_SHIFT))&amp;ROM_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment">/* PERIPHID6 Bit Fields */</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gae29765428defa80237980d34b67f4fde"> 4890</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga0cb9b85e1ca798d1897bcef6afce8a79"> 4891</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gabc80dbe5916eb9eec5bb5687e6f576e2"> 4892</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gacd2a1a4b870a765537be3a9aaae25cba"> 4893</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID6_PERIPHID_SHIFT))&amp;ROM_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="comment">/* PERIPHID7 Bit Fields */</span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga46d62ff696136480044fa6bd78597be6"> 4895</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga660f3354bf252cb5c5a72b828ba683bd"> 4896</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga44164d40df31f7c4538f06ef120df210"> 4897</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga954df1566228d34b0f016073d865e878"> 4898</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID7_PERIPHID_SHIFT))&amp;ROM_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment">/* PERIPHID0 Bit Fields */</span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga2dfed5a6af54f8d29e984653d14a2d1a"> 4900</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaacd7e0172c630fb56d8d465c16111feb"> 4901</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga9ba3fb9af38f414dcbf93c106e37f2be"> 4902</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga4e81784ff5ff7bb04e70159467a44e6f"> 4903</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID0_PERIPHID_SHIFT))&amp;ROM_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="comment">/* PERIPHID1 Bit Fields */</span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga89bae76549b2b639d154bbab60fa87a6"> 4905</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga9370b3491eef6cf277f1b64339d4cacf"> 4906</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gae4bd428e28fa8a3393ab4db2ebbec01b"> 4907</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga67e3b02a049c4ac0c8f3d065175e655e"> 4908</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID1_PERIPHID_SHIFT))&amp;ROM_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="comment">/* PERIPHID2 Bit Fields */</span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gac4fd9dca16b12b524b3f7be8cb5d0386"> 4910</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga3a0032b94f8d01378b20d260317d85d9"> 4911</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga34aa0c450cdd64d26bf01d2a5dd045c3"> 4912</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gac890c8c525b06c4792a9bc16569978e1"> 4913</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID2_PERIPHID_SHIFT))&amp;ROM_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="comment">/* PERIPHID3 Bit Fields */</span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga0f7212db2daf16bb9cd76004eef1f845"> 4915</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga61106adc7eb36f078c312d6111da5941"> 4916</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga56d45bd51906f27fb6c8208850762afb"> 4917</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaa9d92ba0e5acb77de8834d3c921ae4e3"> 4918</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID3_PERIPHID_SHIFT))&amp;ROM_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gae20c6541595b7ae93be71b45403230b7"> 4920</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga348650897eca9cb7d75adcf78efceb33"> 4921</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#ga563cc00f09aec053c24f12ee4cbc8e86"> 4922</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_WIDTH                  32</span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group__ROM__Register__Masks.html#gaa2a70f721f69f2c2111320ee1d37e673"> 4923</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_COMPID_COMPID_SHIFT))&amp;ROM_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group__ROM__Peripheral__Access__Layer.html#ga8a652cff0033969443cc2f6f5389fbd9"> 4932</a></span>&#160;<span class="preprocessor">#define ROM_BASE                                 (0xF0002000u)</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;</div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group__ROM__Peripheral__Access__Layer.html#ga408c4c066164afa1b6aa3f804c3d3528"> 4934</a></span>&#160;<span class="preprocessor">#define ROM                                      ((ROM_Type *)ROM_BASE)</span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group__ROM__Peripheral__Access__Layer.html#ga5ad426d10b6832ca7012e8767113f686"> 4935</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTR                             (ROM)</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;</div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group__ROM__Peripheral__Access__Layer.html#ga0eb4d11bf6d7e33f197e6e423e41409f"> 4937</a></span>&#160;<span class="preprocessor">#define ROM_BASE_ADDRS                           { ROM_BASE }</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;</div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group__ROM__Peripheral__Access__Layer.html#ga41e000a3e59f16dd8f395cebcb883e82"> 4939</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTRS                            { ROM }</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="comment">/* ROM - Register instance definitions */</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment">/* ROM */</span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gada69a41d0a902f6012e684efb7c9e3ad"> 4953</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY0                               ROM_ENTRY_REG(ROM,0)</span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gac1064716d92d1384ff4b0bf063baabe6"> 4954</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY1                               ROM_ENTRY_REG(ROM,1)</span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga0ae5079cc5e456ff696440862af66421"> 4955</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY2                               ROM_ENTRY_REG(ROM,2)</span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gaf0a5aeb4d78f9d16a13d1e5372484075"> 4956</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK                            ROM_TABLEMARK_REG(ROM)</span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gae51b2981e6f366d1b80e622b8642423b"> 4957</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS                            ROM_SYSACCESS_REG(ROM)</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gaba945b0541931f93e793ba6b9afd31fb"> 4958</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4                            ROM_PERIPHID4_REG(ROM)</span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gac146375adf3530980926efe6bd28cdbf"> 4959</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5                            ROM_PERIPHID5_REG(ROM)</span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gaf62472395bdd6d725f3a525782f49b7d"> 4960</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6                            ROM_PERIPHID6_REG(ROM)</span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gafc97a0258028333f02235848c4d12068"> 4961</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7                            ROM_PERIPHID7_REG(ROM)</span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga8b16796b2d742a383b0fa9c5eff4ea74"> 4962</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0                            ROM_PERIPHID0_REG(ROM)</span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga2c20c1fbc154e3011be16bc88d2e9e99"> 4963</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1                            ROM_PERIPHID1_REG(ROM)</span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gafcac673ad55f4a45e212719ba05f8e43"> 4964</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2                            ROM_PERIPHID2_REG(ROM)</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga19fadeeba61c408144bd794f649a3716"> 4965</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3                            ROM_PERIPHID3_REG(ROM)</span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#gac5280f363861e1e1d7729b9ae03287b8"> 4966</a></span>&#160;<span class="preprocessor">#define ROM_COMPID0                              ROM_COMPID_REG(ROM,0)</span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga28d5ee392b019886989316d12188ca0d"> 4967</a></span>&#160;<span class="preprocessor">#define ROM_COMPID1                              ROM_COMPID_REG(ROM,1)</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga3a7a24370ddc945268ab011f5ad36e8f"> 4968</a></span>&#160;<span class="preprocessor">#define ROM_COMPID2                              ROM_COMPID_REG(ROM,2)</span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga7789fe9cc0215fcd4cae71f04764e9f7"> 4969</a></span>&#160;<span class="preprocessor">#define ROM_COMPID3                              ROM_COMPID_REG(ROM,3)</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">/* ROM - Register array accessors */</span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga069404bc9c62c5e1e8dcd239e6abbfcc"> 4972</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY(index)                         ROM_ENTRY_REG(ROM,index)</span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group__ROM__Register__Accessor__Macros.html#ga6049b92e3274bd0d699e6009eb0a24a1"> 4973</a></span>&#160;<span class="preprocessor">#define ROM_COMPID(index)                        ROM_COMPID_REG(ROM,index)</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160; <span class="comment">/* end of group ROM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;</div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;</div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="structRTC__Type.html"> 4995</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="structRTC__Type.html#a5c8182569d4fb9aa8403e3f5933058a6"> 4996</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a>;                               </div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="structRTC__Type.html#ab718ffaf4897a4eec35a15790bae8806"> 4997</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a>;                               </div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="structRTC__Type.html#ac67e5fa23e338883e5efd5b036164f26"> 4998</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a>;                               </div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="structRTC__Type.html#a576676dbe6140e6ac08dfbf9a54aea17"> 4999</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a>;                               </div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="structRTC__Type.html#ac5ff2c2ef6d58e8826deb51d8604c01e"> 5000</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a>;                                </div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="structRTC__Type.html#ae12dc1e198cb7aa7602e59e36bbf43b6"> 5001</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a>;                                </div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="structRTC__Type.html#ac72766ca7476a2a74bd14042bc88aa05"> 5002</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a>;                                </div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="structRTC__Type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8"> 5003</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structRTC__Type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a>;                               </div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;} <a class="code" href="structRTC__Type.html">RTC_Type</a>, *<a class="code" href="group__RTC__Peripheral__Access__Layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a>;</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;</div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga8e35afa52e674ff535ecc57472498ca8"> 5017</a></span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gac08a2bfcaf64e65e8192ea268057da7c"> 5018</a></span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga161cb8068d36702819a6097fa4716025"> 5019</a></span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga4659f1e235bf0cbc0ec63c689645761b"> 5020</a></span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga32aa9fd38e099ee1a01f094e5389a794"> 5021</a></span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0"> 5022</a></span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gab021dc45ed50ff0798b8892ea750b0ff"> 5023</a></span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gae828cb00658a689e8c78a1c2a489ae92"> 5024</a></span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga9a0f8842e8262ca176fcf028982153af"> 5041</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 5042</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaa67609294ecc20ab6a4c43108582d12d"> 5043</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_WIDTH                        32</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 5044</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga2682f687fa561be2f002fc574d48cc79"> 5046</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 5047</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gae80285f31767aa57133f44cba926269e"> 5048</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_WIDTH                        16</span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 5049</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga649a76416ad00079054bd866565dada2"> 5051</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 5052</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaeec5f15fb524583d43c91f1ebb0ad80c"> 5053</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_WIDTH                        32</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 5054</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 5056</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 5057</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gab5afb8e002a87dbaeaa7b59f105b2ee7"> 5058</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_WIDTH                        8</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaca21d09697f88aef5b056c81daaa8445"> 5059</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 5060</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 5061</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga85206d6b394d29314fd543b007e303f5"> 5062</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_WIDTH                        8</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 5063</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga920f92da02ac0a6ae0931645600e2405"> 5064</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 5065</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaf3f683105688362e0a678fd0dc8b12b2"> 5066</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_WIDTH                        8</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaa8994c74539b06641e723be00af76459"> 5067</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga788e49f72c48b3c98794b49e27337c64"> 5068</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 5069</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaee53f72776082091392372b5bd0af49e"> 5070</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_WIDTH                        8</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 5071</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga114a670a6ac2782bd777ea33e4395059"> 5073</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 5074</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaa35745e3ceb7a2b56236ad1bc5177c79"> 5075</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_WIDTH                         1</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga75b1e929441d00749e93c9d4b60e3740"> 5076</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK)</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gade2b0c86902f83d7674c10e3a7923f80"> 5077</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga319f4682f30aed777eecac4c09a96223"> 5078</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga9ddd45a122566be50c1cf042fb6d40e6"> 5079</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_WIDTH                         1</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaf4b3b342ecd1384206e26ccf17dc8e3c"> 5080</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_WPE_SHIFT))&amp;RTC_CR_WPE_MASK)</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 5081</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 5082</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga66c8a51bb77508982d82a5314263e05e"> 5083</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_WIDTH                         1</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga77d71ad1346f9dce80d00209745c3d6a"> 5084</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK)</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gae071fafa245264dd485258198b7fcf8a"> 5085</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 5086</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gab614322a9581094a54740ec36fb08fd2"> 5087</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_WIDTH                          1</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gab5d567fd2b557c6cd3568c1713b19709"> 5088</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK)</span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 5089</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga9d52da825519dde1888921fb1b5e096d"> 5090</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga607eea7de26187cf8570f001533d2f75"> 5091</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_WIDTH                        1</span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gac9e4be8e9ff1ae8615f97944825bd035"> 5092</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_OSCE_SHIFT))&amp;RTC_CR_OSCE_MASK)</span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 5093</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga0c53e02399574c63f5015cef513dddff"> 5094</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gae6a4f608953a56e4c5b894ae5682747f"> 5095</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_WIDTH                        1</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga227514fe8e96217ffd352795835630d0"> 5096</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CLKO_SHIFT))&amp;RTC_CR_CLKO_MASK)</span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga885a0abaf0aeae2525406950542df145"> 5097</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gafefab96f792c2faf1c4580790af7a1c5"> 5098</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gab9c6e7c0d252c8747b2a081e918f4bb9"> 5099</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_WIDTH                       1</span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gabdf20af79baf9729aa673ec4155bd92d"> 5100</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC16P_SHIFT))&amp;RTC_CR_SC16P_MASK)</span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gac8a4d2f3837af6cea3924682d6d795c9"> 5101</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 5102</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1ba58759ee2532ccd608cf0732cedbaa"> 5103</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_WIDTH                        1</span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gae339c78e8f2d1fc58e9a0adad68a537a"> 5104</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC8P_SHIFT))&amp;RTC_CR_SC8P_MASK)</span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaf39585370663a36a6eba4dd1fe61534f"> 5105</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 5106</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga424715f9d854c1ac5d377b43a33929d9"> 5107</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_WIDTH                        1</span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gadb156be75959e7c745befbc41aedbba7"> 5108</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC4P_SHIFT))&amp;RTC_CR_SC4P_MASK)</span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga7eb15eb098b99b007a0fef42c3fef848"> 5109</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gacd1a88b76256f8efc3633459f3c21d83"> 5110</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga5f8909d68991205e93155024ce02a5b9"> 5111</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_WIDTH                        1</span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga520f43e41947a4a6b81d08912c3d4a0a"> 5112</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC2P_SHIFT))&amp;RTC_CR_SC2P_MASK)</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 5114</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 5115</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga6724ecee692768ffbae1e37fabd74c54"> 5116</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_WIDTH                         1</span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gab119307a38d942f76aa92ff953520ff7"> 5117</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK)</span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gabadca56816c485ca12134cd54a40c010"> 5118</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga209c228a9376a460fa905e67716ebe65"> 5119</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaffe43efc8bd966192d2ba30aa61bc440"> 5120</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_WIDTH                         1</span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gad807b2dce6068d9e34b9403f3a213681"> 5121</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK)</span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga8deec41a2823788375ed7b8b63870868"> 5122</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 5123</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gafee19032b49593fad88e9cd07010bfc9"> 5124</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_WIDTH                         1</span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1"> 5125</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK)</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 5126</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 5127</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gafb8ae5fff0e9fd5b0cc769bb5e5c7dd9"> 5128</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_WIDTH                         1</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaeffcb773dfeb9cb475867d46b29c3bff"> 5129</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK)</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 5131</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 5132</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga670eb44c2d60566accef5311073b0b47"> 5133</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_WIDTH                         1</span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga62e9dbab511a4f727dd4674932501fee"> 5134</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK)</span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga79d7286374cccca93261d4ced777c2e7"> 5135</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga170e66be6136b04cac5df94c81675cc5"> 5136</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga8e56b4b2f5a36911559312f789975862"> 5137</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_WIDTH                         1</span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1a502847fc337b81764e45ee3bfd06d4"> 5138</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK)</span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga0681f481e213872418c16d5e012e5603"> 5139</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga33823f8e5a5e100db14493426af60d67"> 5140</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga86f815537528eaa686687b74f02c6528"> 5141</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_WIDTH                         1</span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga22b30e792eed5423fdf1c23a28964d1a"> 5142</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK)</span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 5143</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 5144</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga17687af59277ed6f1f01fc707f674c0d"> 5145</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_WIDTH                         1</span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e"> 5146</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 5148</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 5149</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga8eb70967d29a96a79fcea54603bb647d"> 5150</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_WIDTH                       1</span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gabfbef54705a0c0320ffac94154df5628"> 5151</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK)</span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 5152</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaf9355764ec83dde6e2890f391a469856"> 5153</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga8409a9fc7925a75555a47d9009212a13"> 5154</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_WIDTH                       1</span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga32cf27d2d16f386987e4299177578929"> 5155</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK)</span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 5156</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 5157</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1d6750158d3002ecc5ff18964ec5f485"> 5158</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_WIDTH                       1</span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga0c84f648183b728883a6f14d6e1e36c6"> 5159</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK)</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 5160</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 5161</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gad74f1c586817bbba5a733ac3b157628c"> 5162</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_WIDTH                       1</span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga1bc67a85a822b7ad9ddb5aca49634471"> 5163</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK)</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gae08d5bcb3d71bb932a7c1d41086b3545"> 5164</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#gaa18422218526a3bb50a3158c3aee2100"> 5165</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga7c92265f02a57500324eeff7aea0a39b"> 5166</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_WIDTH                       1</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group__RTC__Register__Masks.html#ga9cfc0e9a7e1a84c019ed8cde67c963d2"> 5167</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_WPON_SHIFT))&amp;RTC_IER_WPON_MASK)</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga4265e665d56225412e57a61d87417022"> 5176</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga5359a088f5d8b20ce74d920e46059304"> 5178</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga6455e2b767b4b224b4f00b50e87a2441"> 5179</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             (RTC)</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;</div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga417e8fb70b5f6eef161b10f664daa363"> 5181</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;</div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group__RTC__Peripheral__Access__Layer.html#ga426dff8af34f3304d58b5bed5a54e583"> 5183</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;</div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gac34515e965b8b5efb13b40d7928c15a7"> 5197</a></span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC)</span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga4fa174e14f5fc63a79a5553ae101dd66"> 5198</a></span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC)</span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92"> 5199</a></span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC)</span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga19e3c6c39a676971237fe56e8cd2c06e"> 5200</a></span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC)</span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gab12a646e66898472d5b47da87e6a39f9"> 5201</a></span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC)</span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c"> 5202</a></span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC)</span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#ga05e64891d0c59b705c0f96db04496416"> 5203</a></span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC)</span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group__RTC__Register__Accessor__Macros.html#gad06b6458073a45d15da59f51f95310ab"> 5204</a></span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC)</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;</div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;</div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;</div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="structSIM__Type.html"> 5226</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a71da199104a0c6df7a9b6ef58c5e4edb"> 5227</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a>;                             </div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a5dcd927f581c0770092bd59289fe7145"> 5228</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a5dcd927f581c0770092bd59289fe7145">SOPT1CFG</a>;                          </div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a27fc44ad7f34755eb0306982d3481cb2"> 5229</a></span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a42567e1697afc977709f14fe6d9f96a8"> 5230</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a>;                             </div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="structSIM__Type.html#aa4e1685df8426a2563775fd35f50d222"> 5231</a></span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a44b7f87f2a822cb3f8f1275f478e485d"> 5232</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a>;                             </div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63"> 5233</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a>;                             </div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="structSIM__Type.html#afbcd6dff124b3a098558c6dd58876f69"> 5234</a></span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="structSIM__Type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e"> 5235</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a>;                             </div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a6dac5364a1c23339d0e5d914754aaf0f"> 5236</a></span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="structSIM__Type.html#ada1141c7fe188d49a47eeeabc068dfce"> 5237</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSIM__Type.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a>;                              </div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a65c2a7b9e032deebaa112da572d624c1"> 5238</a></span>&#160;       uint8_t RESERVED_4[12];</div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="structSIM__Type.html#ab35fe0b2593c29a2fd320cf4a667094c"> 5239</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a>;                             </div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a139bbc6054a970f8ed4bfddaf5a97dd2"> 5240</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a>;                             </div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="structSIM__Type.html#ae14fa2f76246338c738acd9a19e5e2f0"> 5241</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a>;                             </div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a53e80dc738a9dceaaa230afd667e3fd2"> 5242</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a>;                             </div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a3427fbd07b693e2c8d95a79d481b694d"> 5243</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a>;                           </div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="structSIM__Type.html#ac450afe038467a6ef05b78fd23483ecc"> 5244</a></span>&#160;       uint8_t RESERVED_5[4];</div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="structSIM__Type.html#ad08521bc1b834684ec167d3df1ca795d"> 5245</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a>;                             </div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a6a16a2d49b11f46bd5874de212f1899e"> 5246</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSIM__Type.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a>;                             </div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="structSIM__Type.html#aa87869467d572ac793c73755363cfc7b"> 5247</a></span>&#160;       uint8_t RESERVED_6[4];</div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a3673a8cdd4cf80d15491e56214ee3124"> 5248</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSIM__Type.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a>;                             </div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a1995ae7c6cbcede0825d67e2fc3505ca"> 5249</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSIM__Type.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a>;                             </div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a7e55725c1aeddef811d669f56c978529"> 5250</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSIM__Type.html#a7e55725c1aeddef811d669f56c978529">UIDL</a>;                              </div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="structSIM__Type.html#a8920d1fffbcdc68f314f172cd72593f1"> 5251</a></span>&#160;       uint8_t RESERVED_7[156];</div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="structSIM__Type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef"> 5252</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSIM__Type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef">COPC</a>;                              </div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="structSIM__Type.html#aa0b1c0ff4681995d0d16f98b1008da72"> 5253</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="structSIM__Type.html#aa0b1c0ff4681995d0d16f98b1008da72">SRVCOP</a>;                            </div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;} <a class="code" href="structSIM__Type.html">SIM_Type</a>, *<a class="code" href="group__SIM__Peripheral__Access__Layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a>;</div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga3b7afc5db335a5be8aaa37f7fbecff72"> 5267</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga4c047f7ef6bc896bec677567db485e0c"> 5268</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga49ff604bc1be3844a25f00a1a6b7649d"> 5269</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaf236970c4ed2d9aa01898ca0f361b6e5"> 5270</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gac3deed6e684a7bdf2dcb7559e1f183c0"> 5271</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga1859f3465bc7759ea1727d66791a4c27"> 5272</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga3ce5dc30bb52a91ee8b83b564ebc8f11"> 5273</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga38eed3f9464ac97fb6dd04184291c220"> 5274</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gacbcf62e33427e5aabbfe947adf619d25"> 5275</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga575def69d6a2257a1b2014c3c2fcae54"> 5276</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gace178bd787df5cdde63669fb795a84d5"> 5277</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaa05276138d6ba426d9977f62fa12d659"> 5278</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaa218fdd61f5d04088d7fa1cbec4ba9a9"> 5279</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga28d588cd36812f942a01c0ee0ad1beb0"> 5280</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga1f5eac1bbac9b6798958b4697632ef21"> 5281</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga7c4e741241b9fc954f2cd568d29b6b45"> 5282</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gac4adca94e35e9cb122f6e0f80510708f"> 5283</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga24b7bb2caf49ac6a5bea962ae761d371"> 5284</a></span>&#160;<span class="preprocessor">#define SIM_COPC_REG(base)                       ((base)-&gt;COPC)</span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaf4814908256050a2818ca29f249545c2"> 5285</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_REG(base)                     ((base)-&gt;SRVCOP)</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4"> 5302</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac9e930c4ee375a2aee6fa6c97e061226"> 5303</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaaa630764f2707ca236d33b6af3036fa6"> 5304</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_WIDTH                2</span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf89520e7506a3dec707983ab729aef08"> 5305</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaaf0b406e4bd1800083f48727a7cde829"> 5306</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae945165e21faf14e58288bce0918482a"> 5307</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gacffae36565c463432238cce3a21264c9"> 5308</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_WIDTH                 1</span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3e1f9ad0a4fe10e7c1ae074ca63a674e"> 5309</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_USBVSTBY_SHIFT))&amp;SIM_SOPT1_USBVSTBY_MASK)</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga93a808f7a1d75e26bc3ed565ab257617"> 5310</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8a24334d1be5bd01017bd364dd53f268"> 5311</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3eb6b4e8760d307e5d5d345deaf34e49"> 5312</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_WIDTH                 1</span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga06d22c15bc1d9c7845af3457543f6607"> 5313</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_USBSSTBY_SHIFT))&amp;SIM_SOPT1_USBSSTBY_MASK)</span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac60c367119b3dcc752c4cf857b8a59b5"> 5314</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga99e46c34c02e39338c9b80775bad09db"> 5315</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2212f7d12af22c8ec911cbbe69e9c623"> 5316</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_WIDTH                 1</span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga186d507e27612305db92407d2986a194"> 5317</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_USBREGEN_SHIFT))&amp;SIM_SOPT1_USBREGEN_MASK)</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa4e1ee8f60c8c15ad553c2dfb82c2039"> 5319</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga07bf2ffc61aacca96748747fa8df7062"> 5320</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac9a768727bf700e42facb747b310a0a2"> 5321</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_WIDTH                  1</span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab35f1f0507a59aa7b67b63ab7550bbca"> 5322</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1CFG_URWE_SHIFT))&amp;SIM_SOPT1CFG_URWE_MASK)</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga29e593e134a31bed2dbd3673c51cb330"> 5323</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga74d94a9794e03091f54b76a5c18c58b8"> 5324</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga975212796285a2f1dd86d6324e06ca0f"> 5325</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_WIDTH                 1</span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0889129046535e3511d47d7a806b8644"> 5326</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1CFG_UVSWE_SHIFT))&amp;SIM_SOPT1CFG_UVSWE_MASK)</span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0b7d9fe471d5d689ba3feb001cf69b60"> 5327</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6984c7260abd4b7caccff970332eb4be"> 5328</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga997b3b65995ea65774eba7aa8b8bae09"> 5329</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_WIDTH                 1</span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9df9793edc59c4dbb53f488b149982d5"> 5330</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1CFG_USSWE_SHIFT))&amp;SIM_SOPT1CFG_USSWE_MASK)</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4ecc21f62a92e94e5f507a6bb5e44062"> 5332</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa4b7f7e8f1999ec0d56a1224cf7eb35d"> 5333</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaeb58f7fd80b2da8659b5cb2a7a942181"> 5334</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_WIDTH             1</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad826a2d088a5cae1628582c992b0349e"> 5335</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_RTCCLKOUTSEL_SHIFT))&amp;SIM_SOPT2_RTCCLKOUTSEL_MASK)</span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga601bb7007f58e3ad5433d3538f4dcef0"> 5336</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga520c9a255ff79372237f5f332f749112"> 5337</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0404bf4c03bcfc7f33045ea5a0a5d97c"> 5338</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_WIDTH                3</span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga34712f0ffce6dca092bd902ef7eb783f"> 5339</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa14141a225f9778babacbf3b90d0bae2"> 5340</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae98b4d574b65472bdb294092d4ce5b4a"> 5341</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9c004ceefcd3cd48fdd3fd58d1f74cc9"> 5342</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_WIDTH                1</span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8d44d4d4557fe51bf7b212dd91af91ab"> 5343</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_PLLFLLSEL_SHIFT))&amp;SIM_SOPT2_PLLFLLSEL_MASK)</span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1caf7ffe2555eb59ed410110b6aba463"> 5344</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2a455b7e86f26185c92961e139d13a89"> 5345</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf25e8ebbcf31c087aef4b3bc95fa8aea"> 5346</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_WIDTH                   1</span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga78428c831f0263054ac91c55ed89c016"> 5347</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_USBSRC_SHIFT))&amp;SIM_SOPT2_USBSRC_MASK)</span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab515715932139549d30bb4b6f3e2dc99"> 5348</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    0x3000000u</span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac70dc9abda7a707019da3d8fed90a265"> 5349</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   24</span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga131df48f75f4c2168a254537b406de91"> 5350</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_WIDTH                   2</span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae3feae3d7da32c0a46d155fdfdf8d4da"> 5351</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TPMSRC_SHIFT))&amp;SIM_SOPT2_TPMSRC_MASK)</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9527f6a7148fe172b12a87e0b3b92492"> 5352</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_MASK                  0xC000000u</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0790a9307dcaad17166308eb2f1b62df"> 5353</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_SHIFT                 26</span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga26c6714beedc606f625d7c6f38889046"> 5354</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_WIDTH                 2</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga37a051e2761f563083fe3c82234f04ca"> 5355</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_UART0SRC_SHIFT))&amp;SIM_SOPT2_UART0SRC_MASK)</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9897da591b25b25a121a2321c5515923"> 5357</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                0x40000u</span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga79b1e63028e073fbe12351561f1b7645"> 5358</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9b901e01a626c94a60ab38ec606a114a"> 5359</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_WIDTH               1</span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5723b75e6315f4f95b6ab3709a851377"> 5360</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM1CH0SRC_SHIFT))&amp;SIM_SOPT4_TPM1CH0SRC_MASK)</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga871c6061ab30b4ad99b919e35e86c081"> 5361</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_MASK                0x100000u</span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga85ccc239517b7633b2c0a164b8d5cbf3"> 5362</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2badef8386571719b3387a3e5a9225c7"> 5363</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_WIDTH               1</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga67e4facef308f4e1a3aaa6f8cc56494a"> 5364</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM2CH0SRC_SHIFT))&amp;SIM_SOPT4_TPM2CH0SRC_MASK)</span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae889ccb89e5c139f002b6a62d21628a9"> 5365</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga608eeddec48cf22911d5f5a1ea52c261"> 5366</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga81c580a6058983e4e75c8e920bb77d4c"> 5367</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_WIDTH               1</span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gafaa026e86fa3a9757bd3fce00954c1bb"> 5368</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM0CLKSEL_SHIFT))&amp;SIM_SOPT4_TPM0CLKSEL_MASK)</span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga049c795a05cfcabb4865bd94e9960d1c"> 5369</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae2f48392a848aa2b9dd0f4f117682ff1"> 5370</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga76991fc5ea5f64fec77bb8a686f23332"> 5371</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_WIDTH               1</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga37f37925f9e731d2ef7619ce2b3d3a75"> 5372</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM1CLKSEL_SHIFT))&amp;SIM_SOPT4_TPM1CLKSEL_MASK)</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad5a902a0614ee968bf5f4e8b4d619631"> 5373</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga7e0e458665aad403b0a67a515fa08ff3"> 5374</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gacbd30109c9558b85a129fd1b1646e343"> 5375</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_WIDTH               1</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2d15c8a25c6561fae46fd998243841f8"> 5376</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM2CLKSEL_SHIFT))&amp;SIM_SOPT4_TPM2CLKSEL_MASK)</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga11646c1292cb7aab3128e1e563847e32"> 5378</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0220b88df4a0747579d24b77f4db4e67"> 5379</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaecc97f089d2c65189e0d0cdca7e638e4"> 5380</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_WIDTH               2</span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga65e932e39703b2b18dea82ca440fc68f"> 5381</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7"> 5382</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0x4u</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga27e87f2f792b880bd156907ab20e9910"> 5383</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac82d3baa0d7c3a891628722b6585fe7b"> 5384</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_WIDTH               1</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga90e650c4ec5da3b971b3acdf511c466a"> 5385</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac473b632c382f785d524c177ff186e0d"> 5386</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga7714c11e5536dacc90fbc2960e532e94"> 5387</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga00ab4bfa34e6034fb6071abd647862a6"> 5388</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_WIDTH               2</span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga78611068b87a39563cd065ff840e3c68"> 5389</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf34eb14baf5894693130af7addd8aa6f"> 5390</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0x40u</span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga098fcb3123342f9cd96869c69d2fb7a9"> 5391</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga24ebb7f7d3de4f248f36233fa918dfc6"> 5392</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_WIDTH               1</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga51d909264c2944ea7fb47356aa705536"> 5393</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga85d9af0e8b110779992162a6820b5358"> 5394</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_MASK                  0x10000u</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa972dcd4d7e6d7a72e9da197afd19f03"> 5395</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_SHIFT                 16</span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga12319098c672ee58344f64cb406b415e"> 5396</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_WIDTH                 1</span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0ad89cefc27e422868341fee47e9816d"> 5397</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0ODE_SHIFT))&amp;SIM_SOPT5_UART0ODE_MASK)</span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8b6934ad333eab03eb0884605ae53383"> 5398</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_MASK                  0x20000u</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaefef8a191a226bed4aaa950f3ea66e3e"> 5399</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_SHIFT                 17</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3f7a39bca9dedb6d71c9c2c653311203"> 5400</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE_WIDTH                 1</span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga63bc17eb8fb74401c50569bfcad04d4b"> 5401</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1ODE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1ODE_SHIFT))&amp;SIM_SOPT5_UART1ODE_MASK)</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2b5bbe588bc3ea2299deead3e18b3932"> 5402</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_MASK                  0x40000u</span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad3283784bd7916c036b2299401fa7468"> 5403</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_SHIFT                 18</span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa12970c1515bf62ae5afb4695df0f9f2"> 5404</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE_WIDTH                 1</span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gafec28602bcec17cdcacfdbf9a3b1c4b6"> 5405</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART2ODE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART2ODE_SHIFT))&amp;SIM_SOPT5_UART2ODE_MASK)</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaeda70babef834cacace2c775d62bb4ae"> 5407</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga914ced2a5cf4e7f37371d52d34d4a930"> 5408</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2cba7c98bd687341317bf402952c08b1"> 5409</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_WIDTH               4</span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab4fec73a0cfeecaa863fc29f85326f4a"> 5410</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga74544c6c9d4fbc593884681ac79c796f"> 5411</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaee870f942318f14376ee9e6d5558e2ff"> 5412</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga39bbc7100776c0e533a1b32e92fdace4"> 5413</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_WIDTH            1</span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga32aad79c431ab427d548f59637f16e76"> 5414</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0PRETRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0PRETRGSEL_MASK)</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d"> 5415</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5"> 5416</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga85b53eb7735375d0893f67826852c5aa"> 5417</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_WIDTH             1</span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa6e4ac1e062d8dbe841774255a1c04e9"> 5418</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0ALTTRGEN_SHIFT))&amp;SIM_SOPT7_ADC0ALTTRGEN_MASK)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf0820acb74ce8270da2025fee624b47c"> 5420</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga593faac0d0629fde52f6fe4b83614c23"> 5421</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gacd0f86a69ce31dfb3af6c06da907f524"> 5422</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_WIDTH                     4</span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga64447ab3209ba3103c4d452b56c405a1"> 5423</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8b02a91f9dd18064e4fc83575cfb117e"> 5424</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaedeb2d58c67fcc1e588f224527ac623b"> 5425</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9a256120e5260d7fbad6f844775d36cc"> 5426</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_WIDTH                     5</span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaea847889b6fc3ce04fbbe415d64ef070"> 5427</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gafefd91d0385c1b93049ec14409ed6b1e"> 5428</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gadb535428e0ca83d2494493ed04822b8c"> 5429</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2bff27dff5d0b8e149801323d8a69212"> 5430</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_WIDTH                     4</span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac72e070db07acc8b7964eb21ab91272f"> 5431</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaedb71533a342dcb2cc83241898378b70"> 5432</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   0xF0000u</span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga096c5cec8db3701100c59233e3db0584"> 5433</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  16</span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf2759febb026dafef49a4700af2b3ad4"> 5434</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_WIDTH                  4</span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga35d378159b24a0e0cc4ac842e0510ee9"> 5435</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SRAMSIZE_SHIFT))&amp;SIM_SDID_SRAMSIZE_MASK)</span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga014f6aec38e92afbd07904db6ed617d0"> 5436</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga47e31524526fda3e3058a55da89d098b"> 5437</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gafbab826607b026118df1b9612903cc63"> 5438</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_WIDTH                  4</span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69"> 5439</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga530d8fe59d2589cf56c00456e89487aa"> 5440</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5e40d63bf136287a591bb4fa0b019aba"> 5441</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga36797ec5793642ddc2ec5a5ed64d0b14"> 5442</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_WIDTH                  4</span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaba1b690ef87b8401c561fdb1ac2248f0"> 5443</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5344e7283b2aead14d9d3bded0114f3b"> 5444</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0xF0000000u</span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga377bc761e6ee1caab79baad3e2d0d331"> 5445</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     28</span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4352c3f97078c006c2bc94743a2559dc"> 5446</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_WIDTH                     4</span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961"> 5447</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga55fc2bdfb36e61b4771015749307c480"> 5449</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga50185bca8ae97e6b0b0a70541757680b"> 5450</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga36db6cdf0c7414b7a5abacf2e2202936"> 5451</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_WIDTH                     1</span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4922352ee7ec444127df95440453118e"> 5452</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_I2C0_SHIFT))&amp;SIM_SCGC4_I2C0_MASK)</span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad28d1d702a535531373c915824c34793"> 5453</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"> 5454</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga60fca85b6adc1414eeaba793ccae5a54"> 5455</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_WIDTH                     1</span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8382653e8bd89819cf6b34ead07fff6c"> 5456</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_I2C1_SHIFT))&amp;SIM_SCGC4_I2C1_MASK)</span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8fc8faeefc38393c83454ceba120d5df"> 5457</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae3407d4e1676ac6654898712335842b0"> 5458</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6ecfc31eca5528a37263b9483327e460"> 5459</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_WIDTH                    1</span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8a5999fe596032c659a6631cd381cce9"> 5460</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART0_SHIFT))&amp;SIM_SCGC4_UART0_MASK)</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121"> 5461</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0"> 5462</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga96ed20f6dc1d490513958ecd1db2aec0"> 5463</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_WIDTH                    1</span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1149a773997a4534aaaf4f5685706669"> 5464</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART1_SHIFT))&amp;SIM_SCGC4_UART1_MASK)</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaea7b7b8d6abc055026d4ca7299206597"> 5465</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae844b2ce3371466add7387b9ea32bc4c"> 5466</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gadd005d3d05c499838486904554c35907"> 5467</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_WIDTH                    1</span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga86824f3937c50886253e76d3983a6799"> 5468</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART2_SHIFT))&amp;SIM_SCGC4_UART2_MASK)</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga136bfa98e3aafded899c9806d5410d4d"> 5469</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd"> 5470</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga339e12e5fe29ecaed7fb410a195da168"> 5471</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_WIDTH                   1</span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4c2220314f3b7b0d6451bd9f94df5316"> 5472</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_USBOTG_SHIFT))&amp;SIM_SCGC4_USBOTG_MASK)</span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad7304bdb8fc46deb77c5e444e56fae40"> 5473</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c"> 5474</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad46667ff7767910c8e8d1aa7880b0dd6"> 5475</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_WIDTH                      1</span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaff90740406fbbab2fa6a645d3dfdad37"> 5476</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_CMP_SHIFT))&amp;SIM_SCGC4_CMP_MASK)</span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0b29e4c88f0494317c3cd447fb363f5e"> 5477</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_MASK                      0x400000u</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4fd9f9a3ee78e060c7042597043c336c"> 5478</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_SHIFT                     22</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0393d767f2bfc417124eaebe866e703e"> 5479</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_WIDTH                     1</span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1e81c3537d9be82690ed90bdaf511e3d"> 5480</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_SPI0_SHIFT))&amp;SIM_SCGC4_SPI0_MASK)</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga40dc8e1653911d8e12103bc4ef9d66d1"> 5481</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_MASK                      0x800000u</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0bc6038c3a8a17fec28bc6980ad293e4"> 5482</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_SHIFT                     23</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8d46deab8e03eaf02ca17779dd15f84d"> 5483</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1_WIDTH                     1</span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8257ee258621155ff2c74323a23bdd70"> 5484</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_SPI1_SHIFT))&amp;SIM_SCGC4_SPI1_MASK)</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6f63b73e0ad63163df381c795d583cc1"> 5486</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9b3669f3f4f380e18133785d6356c56c"> 5487</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf735e8a604470ba375bab00f6a96cf6e"> 5488</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_WIDTH                    1</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab1ead6f54c5176113ceb9b609d7287b7"> 5489</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_LPTMR_SHIFT))&amp;SIM_SCGC5_LPTMR_MASK)</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga12aa3509d85f1dddc69c48821f4f3225"> 5490</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3e9511b0e9cf6b524a0a405b172038da"> 5491</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab2290461c3e1f31e47c2730bc96c4640"> 5492</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_WIDTH                      1</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad96dbf2d34d21a51246eeeec9f8e82b1"> 5493</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_TSI_SHIFT))&amp;SIM_SCGC5_TSI_MASK)</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9c4853233394870202cccd7844fc8a56"> 5494</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a"> 5495</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga27a2f817a7a4cd1985a117003aeb6f40"> 5496</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_WIDTH                    1</span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4f6394bfabad2f1c8669037fd0ea30e7"> 5497</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTA_SHIFT))&amp;SIM_SCGC5_PORTA_MASK)</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5509cf72c7508dd77f0a1a9e631943e8"> 5498</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga491c4800f5437a9e2d235a77819e434d"> 5499</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1c60f1e50e5bffa95f35016f7ac41124"> 5500</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_WIDTH                    1</span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf3bc60a4a7ab6d478a550ccee752f98d"> 5501</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTB_SHIFT))&amp;SIM_SCGC5_PORTB_MASK)</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaac31449d101ad0d05f2bed682571be35"> 5502</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae141a6d4af583e7410d0120442b1012f"> 5503</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga95f6c55087ac9e7d991981955f41317f"> 5504</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_WIDTH                    1</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac46313896b39db20c797f777ecb4efa6"> 5505</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTC_SHIFT))&amp;SIM_SCGC5_PORTC_MASK)</span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga723a55222eb5f8fd25da5c956aa50e7b"> 5506</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb"> 5507</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga818e718f177e5840737feb2ba24972ec"> 5508</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_WIDTH                    1</span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2dc18f9c3310f4bc0857d652fc5a0cfb"> 5509</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTD_SHIFT))&amp;SIM_SCGC5_PORTD_MASK)</span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1"> 5510</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae717813cf38c35e5e4ea4243e939b4bc"> 5511</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6ecd5b175a41b1d3907db42337840029"> 5512</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_WIDTH                    1</span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5adc5b078baf095ee2f6427a58b05e4d"> 5513</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTE_SHIFT))&amp;SIM_SCGC5_PORTE_MASK)</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga949452096cb8609fdb3503dda3f9f729"> 5515</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf767cc087ed5983b84e79996586efb12"> 5516</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1e5f154faa0b1eb9acd28c196ccceb54"> 5517</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_WIDTH                      1</span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2c761f5f9e8cfb50bd7cb870945f4fd3"> 5518</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_FTF_SHIFT))&amp;SIM_SCGC6_FTF_MASK)</span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga10469a89e2c48cd79e29fb73b0d06395"> 5519</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50"> 5520</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga00329bb065dfba58b8cec2acc223f5ae"> 5521</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_WIDTH                   1</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9c9ba170477dab6105665d342c48de2f"> 5522</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_DMAMUX_SHIFT))&amp;SIM_SCGC6_DMAMUX_MASK)</span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf5baabd241aba695593ce6369aa56ee2"> 5523</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae"> 5524</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6655613a7cf47d0d34e3541689bee200"> 5525</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_WIDTH                      1</span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga16d21af29d691ae7d8b70b5e2d308da9"> 5526</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_PIT_SHIFT))&amp;SIM_SCGC6_PIT_MASK)</span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad879476f2922fd7dad2f65d3d052e95d"> 5527</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      0x1000000u</span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9e379c439a6d1d14f65b4c58c46453c5"> 5528</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     24</span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga154b4d4b1d0d9fa16a08c9b604d970d0"> 5529</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_WIDTH                     1</span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab557b317ab5428206e831b7684c339d0"> 5530</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_TPM0_SHIFT))&amp;SIM_SCGC6_TPM0_MASK)</span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga94a77c9065fd06f267b9920024067cd6"> 5531</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      0x2000000u</span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga26bf0c38385affd6680bb0f4853e43df"> 5532</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     25</span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf2ff299ced517c184f9742aba3109111"> 5533</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_WIDTH                     1</span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4b3e49db20b1e3335a180d8cf8886ced"> 5534</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_TPM1_SHIFT))&amp;SIM_SCGC6_TPM1_MASK)</span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6e18a8c1e42f318d03294d14df255132"> 5535</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_MASK                      0x4000000u</span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gafc1cb84a2b2b306b043c31ed98213ff0"> 5536</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_SHIFT                     26</span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga100e32caaea8e28edd902511ebb4caf7"> 5537</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_WIDTH                     1</span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3b5f0e0ad9c768646b4dcbc22ceef83c"> 5538</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_TPM2_SHIFT))&amp;SIM_SCGC6_TPM2_MASK)</span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga481c725e02da6a245c9d715307969f09"> 5539</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03"> 5540</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga7a846fcdf4e5fc61cbdc0559207ea0e2"> 5541</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_WIDTH                     1</span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4"> 5542</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_ADC0_SHIFT))&amp;SIM_SCGC6_ADC0_MASK)</span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad51b16006c9f793c4b342ea1ff91a846"> 5543</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac04e5a3a7a2848658a30e7c89f791f39"> 5544</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga7a669b7e1c7ee234291f85b26f69a4b1"> 5545</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_WIDTH                      1</span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga990c8f7df22a43224e3e2ca8964e30f5"> 5546</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_RTC_SHIFT))&amp;SIM_SCGC6_RTC_MASK)</span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga67d96adcce9fece065ce6a7f57f495a1"> 5547</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga263123e8c1970021957fa8e72cf4a25a"> 5548</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad80164585c10aec2f6bb9f9b17658e33"> 5549</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_WIDTH                     1</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8fe68abfa8f4b9852083e040d38c30b0"> 5550</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_DAC0_SHIFT))&amp;SIM_SCGC6_DAC0_MASK)</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac559e129885604991932101719e3b368"> 5552</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x100u</span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1113f1622eb2e4099653e93943a89c6e"> 5553</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      8</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad00768db69cf5807eb7041f5b9695f80"> 5554</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_WIDTH                      1</span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab654fa6242c7052090ea5e5aae4e5b18"> 5555</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC7_DMA_SHIFT))&amp;SIM_SCGC7_DMA_MASK)</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa2a972171bb5a662e1b4993b042f7180"> 5557</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0x70000u</span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29"> 5558</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6472020c66d5b517e11946ee14064bff"> 5559</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_WIDTH                3</span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga4e380b274f15fdde19e4fbd5c341a728"> 5560</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1bd42e75000e91999a7d8c2f94a9b606"> 5561</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga2d45b701595bf4f2bc6a451508f94c25"> 5562</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga768d70bf45628e5951036d9a4d86128e"> 5563</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_WIDTH                4</span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga288f4756a2240c6242f28335cc21a0a8"> 5564</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad2bcfe2db5329ab186bb8393228f24cc"> 5566</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga1a8408a876a3a68b16780a1d45d539df"> 5567</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8dbf52c8ea99d28cbc6ac65d02dbe9ff"> 5568</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_WIDTH                 1</span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa783d3af583f1bcf4cd7805d8fcdf6e5"> 5569</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_FLASHDIS_SHIFT))&amp;SIM_FCFG1_FLASHDIS_MASK)</span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5922dc31ee4c05aba3cfeaa4474fddb8"> 5570</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3f6c60d4baf2c592dbd5c43974bd19f3"> 5571</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab2840093742708aeae81278bfd2efd68"> 5572</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_WIDTH                1</span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaa8869a17756fb7c7746ce191f97073ec"> 5573</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_FLASHDOZE_SHIFT))&amp;SIM_FCFG1_FLASHDOZE_MASK)</span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5"> 5574</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaec8960bc114f5539e22701491dcf58f7"> 5575</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga9129bd76e3808e9ce817bddc9b5437cc"> 5576</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_WIDTH                   4</span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a"> 5577</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493"> 5579</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34"> 5580</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8fab58e355bd7a37fd1887894a21ca30"> 5581</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_WIDTH                 7</span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gae7829e3338a5d460d360b8ed9e06e1e1"> 5582</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga38dffcb27b09a015e2f2e7812d42477c"> 5584</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFu</span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga56b83da182908eb5c406181b72870e54"> 5585</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf0acdc0c144816ebfb59ed253d24501d"> 5586</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_WIDTH                      16</span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga62269c010d4ee5e3036fea63bbe21702"> 5587</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga87fba538d2482490ddfdb1ef8a44ec66"> 5589</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gacedaca5a049852ee395767e70f806c14"> 5590</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga64b9a8dca3fd35704d488ae4a4ca166d"> 5591</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_WIDTH                      32</span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga0eb63e00b9ee42283435043b437b8d29"> 5592</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga412340eabbcd0f0d48ce4886e9beb071"> 5594</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63"> 5595</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf37a917dd9c489e0fe3e05045810a21a"> 5596</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_WIDTH                       32</span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga636c37811a4a8c9a57df79fd1790b800"> 5597</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment">/* COPC Bit Fields */</span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gabea5c1af6c493fe6e417dd6c3eba4ad6"> 5599</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       0x1u</span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga219c76cc0f76e8ba2cbe438cb80cb6cc"> 5600</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      0</span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga8466c78a6514830e66613bc63183e863"> 5601</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_WIDTH                      1</span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga7c73ff69bdcf80d5b351e696f0352e91"> 5602</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPW_SHIFT))&amp;SIM_COPC_COPW_MASK)</span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga05e787905b2cb2c97a688a31c461235f"> 5603</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    0x2u</span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga61c1964987078934db4ab11e5358b51a"> 5604</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   1</span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga6007bcfff67f96c3d4aa9decaf370daa"> 5605</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_WIDTH                   1</span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga506deb0bdab5ae7db9285fa7feee762a"> 5606</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPCLKS_SHIFT))&amp;SIM_COPC_COPCLKS_MASK)</span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gaf9109bf584bb00c7c6bcf002582b2905"> 5607</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       0xCu</span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gafc24142fbaab3d1f12a325df24e7887f"> 5608</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      2</span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga505724e658a9e9e9489c187eaa043c31"> 5609</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_WIDTH                      2</span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga79aa2a249c90720120834eae00f8bd27"> 5610</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPT_SHIFT))&amp;SIM_COPC_COPT_MASK)</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment">/* SRVCOP Bit Fields */</span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gab4c335374c03a075c320d522e7df0198"> 5612</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   0xFFu</span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#ga66e056e11b3573007a32850a12dae975"> 5613</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  0</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gabb6ed64f356048093e999f5fec7a1348"> 5614</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_WIDTH                  8</span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group__SIM__Register__Masks.html#gac9faea7e0638433b640106274cf7a9d4"> 5615</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SRVCOP_SRVCOP_SHIFT))&amp;SIM_SRVCOP_SRVCOP_MASK)</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#gace1d6947a3e5c9530f00f8c22adcd700"> 5624</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 5626</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#ga719ec5df95fbb5732438f794f2cccf3c"> 5627</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             (SIM)</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;</div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#gad0dfdd9f125421e6e0387da3fce02a5d"> 5629</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;</div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group__SIM__Peripheral__Access__Layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 5631</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;</div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12"> 5645</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM)</span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga952eea950ed91143774362df3d00d2b1"> 5646</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM)</span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga487453818a3716783fc75d7bcb81de9f"> 5647</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM)</span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga22e96af138319442871c6c16b31c996f"> 5648</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM)</span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaf35448e6b1a656ae66edd79699521557"> 5649</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM)</span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga859b3a8a48aebc484826e8eef74f629d"> 5650</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM)</span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga3bdd59b25543acf9b3d301093344004f"> 5651</a></span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM)</span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga0f840369740f20c206dfb5fcf21158b9"> 5652</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM)</span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaaf818be466b128c6df228950c25e8015"> 5653</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM)</span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga89eb0de5ea9d82cc8319788af1efb3de"> 5654</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM)</span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7"> 5655</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM)</span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga86768069f4f95ba7e0155fc53c6cf665"> 5656</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM)</span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga644c9cc3008071efd123fb33f2d32557"> 5657</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM)</span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gafac2663b7ce719dd965a65c398cb09a9"> 5658</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM)</span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga249d788e4d47b27bc148724e45a3f220"> 5659</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM)</span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gafcfbcc294236ebd497bbc60dc8b7989b"> 5660</a></span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM)</span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga70ca9df0243083e9ba6b7b037beaa69d"> 5661</a></span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM)</span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#gaa93ea724cc50ba69565f9d38d46e2cea"> 5662</a></span>&#160;<span class="preprocessor">#define SIM_COPC                                 SIM_COPC_REG(SIM)</span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group__SIM__Register__Accessor__Macros.html#ga31a4e51e0655268b6aa618acf0bd1ef4"> 5663</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP                               SIM_SRVCOP_REG(SIM)</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;</div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="structSMC__Type.html"> 5685</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="structSMC__Type.html#aeb1160606f3387d12dadc263eec7b749"> 5686</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSMC__Type.html#aeb1160606f3387d12dadc263eec7b749">PMPROT</a>;                             </div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="structSMC__Type.html#ab8623b594bbc8c61e5d223101fc90d97"> 5687</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSMC__Type.html#ab8623b594bbc8c61e5d223101fc90d97">PMCTRL</a>;                             </div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="structSMC__Type.html#aae7ce3860f0e8c664e2e345e8936dbdc"> 5688</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSMC__Type.html#aae7ce3860f0e8c664e2e345e8936dbdc">STOPCTRL</a>;                           </div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="structSMC__Type.html#af4f12c170087f5adb138c07010fc7027"> 5689</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structSMC__Type.html#af4f12c170087f5adb138c07010fc7027">PMSTAT</a>;                             </div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;} <a class="code" href="structSMC__Type.html">SMC_Type</a>, *<a class="code" href="group__SMC__Peripheral__Access__Layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a>;</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga8faa7aff53d9f78046264ed895ba4bcc"> 5703</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#gaca57398aaa8f982675e83347cc971a66"> 5704</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga73be366508cb32f8bc1aad7ac106268c"> 5705</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_REG(base)                   ((base)-&gt;STOPCTRL)</span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga9d5f2b2a54cff2641473312ac780203e"> 5706</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;</div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;</div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga62e9f3c7e74a3e5b80b0fae8a896640d"> 5723</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gad625b387a627eb3a69f3a26edc0096b8"> 5724</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gac888a1cf40bb2e7ce3eb6752c6d0aa2d"> 5725</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_WIDTH                   1</span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga541d218a478588a9ea88a20e32dca00d"> 5726</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_AVLLS_SHIFT))&amp;SMC_PMPROT_AVLLS_MASK)</span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga79d87e312be895d4f2bdfdda8c947600"> 5727</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gac6cb1305b9cb329a8bb903036893db11"> 5728</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga2f22179278769f5ca4277efd8b368d0d"> 5729</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_WIDTH                    1</span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga94eb76615367d90d1cd865316a56120d"> 5730</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_ALLS_SHIFT))&amp;SMC_PMPROT_ALLS_MASK)</span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga30602dafb393b5d9c52f0c75e1d78210"> 5731</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gae13777e671c1caf2d10809999574fed4"> 5732</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gae654a4000cf41697fc425baeaa409b61"> 5733</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_WIDTH                    1</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga9cc7998d16f01dc2d8deb5cd1bf184df"> 5734</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK)</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga8df79d8a16a6d12e3b343eec59d9453c"> 5736</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaac7423086f31a8fbbfc8d18b1a876f26"> 5737</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaeb312b2548700c13a81b251ffc1f1c92"> 5738</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_WIDTH                   3</span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaa2ea36f819a21ef6b513564dc1453958"> 5739</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gadd72ad662b62a7b51225b529fef2c77a"> 5740</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gadfe89210f121f10b74f2fba55f059e1d"> 5741</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga1303fec9154b2be81ba077a30842b4c0"> 5742</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_WIDTH                   1</span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaf2a78629f2034b26e237c45e889e122e"> 5743</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPA_SHIFT))&amp;SMC_PMCTRL_STOPA_MASK)</span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga1a456925e291d6d53f4891b25fcaf8eb"> 5744</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e"> 5745</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga11507ab40ad4d4b0af00a103f6facfb5"> 5746</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_WIDTH                    2</span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaa375b91daca0dd7f4b1452da903b5bdc"> 5747</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga3136f47b42d64148e5d163e5df6fc661"> 5749</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gadcd933de05a733bb58e1bfdeba6c653b"> 5750</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga68cb33479366c82844a768cac0ba8559"> 5751</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_WIDTH                 3</span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaab1f5f66e78683bda4b4a8c48f3c753d"> 5752</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_VLLSM_SHIFT))&amp;SMC_STOPCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga686e24e6e009e5066a1325f159c603bd"> 5753</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga36eb36236efe97e99984cfc2e6f215be"> 5754</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gab380ed02eea286e915bc4b0362ec725f"> 5755</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_WIDTH                 1</span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaac6a41dda8ce84c5d1c5b7d4513e3e4c"> 5756</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PORPO_SHIFT))&amp;SMC_STOPCTRL_PORPO_MASK)</span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga8495d4f93210f68516438215c68c9b80"> 5757</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 0xC0u</span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gac99e62cd86e9c12454c78fd6d5e3dc75"> 5758</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                6</span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gacc7b7ee0c59e91834d5487dacaf3a53f"> 5759</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_WIDTH                2</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gab9a92e4e28cd51019d49beff472acdc4"> 5760</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PSTOPO_SHIFT))&amp;SMC_STOPCTRL_PSTOPO_MASK)</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga2574f973caed7a43c1d0b69888866f63"> 5762</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e"> 5763</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga005f333b16225cb8bd86e8b3902f5dd5"> 5764</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_WIDTH                  7</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group__SMC__Register__Masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3"> 5765</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;</div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44"> 5774</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;</div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga6667e81e5b32250febd3d46511d9309d"> 5776</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga31b6c4571795341e6446800243313e56"> 5777</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             (SMC)</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;</div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#ga1378b926401c2f7a44f4238a027ff8c2"> 5779</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;</div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group__SMC__Peripheral__Access__Layer.html#gae583f3f0917ee513adcac36dd042a5f3"> 5781</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment">/* SMC */</span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga43f6628ef790c765722cee208c2c477d"> 5795</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC)</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga4b2bae0309aecee21e9fe70ac7dbe3dc"> 5796</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC)</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga30413a73d6f7e296acd7d1857ebf213e"> 5797</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL                             SMC_STOPCTRL_REG(SMC)</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group__SMC__Register__Accessor__Macros.html#ga6311e0572e3a1f7d84e1069716b64307"> 5798</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC)</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;</div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;</div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="structSPI__Type.html"> 5820</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="structSPI__Type.html#a04efcea84d844fdf789652bd42165da8"> 5821</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSPI__Type.html#a04efcea84d844fdf789652bd42165da8">C1</a>;                                 </div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="structSPI__Type.html#ab6c4f843fc2730530f66b1c6ce835fbc"> 5822</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSPI__Type.html#ab6c4f843fc2730530f66b1c6ce835fbc">C2</a>;                                 </div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="structSPI__Type.html#aa2adfd805d46b25e2cc5291efbfd03cb"> 5823</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSPI__Type.html#aa2adfd805d46b25e2cc5291efbfd03cb">BR</a>;                                 </div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="structSPI__Type.html#aae6fc780cc6e75458018f7439f29bcb9"> 5824</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSPI__Type.html#aae6fc780cc6e75458018f7439f29bcb9">S</a>;                                  </div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="structSPI__Type.html#a3bc1843392fb7e4964cd4ed5740d0606"> 5825</a></span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="structSPI__Type.html#af2a907ad002724647e95d1665f492ee9"> 5826</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSPI__Type.html#af2a907ad002724647e95d1665f492ee9">D</a>;                                  </div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="structSPI__Type.html#a664d53d4913f7aede538ed11254d15fc"> 5827</a></span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="structSPI__Type.html#ad7892aac9a5a6b2723d34c8cdfc714d2"> 5828</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structSPI__Type.html#ad7892aac9a5a6b2723d34c8cdfc714d2">M</a>;                                  </div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;} <a class="code" href="structSPI__Type.html">SPI_Type</a>, *<a class="code" href="group__SPI__Peripheral__Access__Layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a>;</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1"> 5842</a></span>&#160;<span class="preprocessor">#define SPI_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga74470421e50ddfa892f20557aac775a0"> 5843</a></span>&#160;<span class="preprocessor">#define SPI_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga6cf6551cb2fa5b60d6dfbe7544ef7ec7"> 5844</a></span>&#160;<span class="preprocessor">#define SPI_BR_REG(base)                         ((base)-&gt;BR)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga19d81f95fe621c7c2a42a6686131f9c2"> 5845</a></span>&#160;<span class="preprocessor">#define SPI_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga78694fa47ead59b8be3620b96600a223"> 5846</a></span>&#160;<span class="preprocessor">#define SPI_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga1647c87dc9d038f003a2c3456aa6c508"> 5847</a></span>&#160;<span class="preprocessor">#define SPI_M_REG(base)                          ((base)-&gt;M)</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;</div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga45f4cb42020607c9ed927bf57cc0ee31"> 5864</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_MASK                        0x1u</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaa81af414d42c393342df48ae8d44c27f"> 5865</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_SHIFT                       0</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae2f27bf1b43d2e3b42c11adc81d56b95"> 5866</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_WIDTH                       1</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gadfafbdc3b4a973a491aa48c02a3e2ced"> 5867</a></span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_LSBFE_SHIFT))&amp;SPI_C1_LSBFE_MASK)</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga18d4e12a34e268e98cf29ef47ff46e21"> 5868</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_MASK                         0x2u</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaa5941a1db540652e8da7f3881eb39384"> 5869</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_SHIFT                        1</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae03593ff27c34bd10f6f88fbbee59626"> 5870</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_WIDTH                        1</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gac39a4574c6d0db672ce932490a5bd0da"> 5871</a></span>&#160;<span class="preprocessor">#define SPI_C1_SSOE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SSOE_SHIFT))&amp;SPI_C1_SSOE_MASK)</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaaf85a831465f0f4f302657b32171f2e6"> 5872</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_MASK                         0x4u</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaa305ee06e9cb66ad7ba9aed297debef3"> 5873</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_SHIFT                        2</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga499d92858de1cdacec857bf5ddccd196"> 5874</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_WIDTH                        1</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaf4bbb2b1501a8e5ee3b477185ab538b5"> 5875</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPHA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_CPHA_SHIFT))&amp;SPI_C1_CPHA_MASK)</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga8f4bd038e37f3581231f26aafc33c7b1"> 5876</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_MASK                         0x8u</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga1d5b3d92574037e1073a569653cf5a9b"> 5877</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_SHIFT                        3</span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga47fbf9ae7bfbe2410d0608609a47bc18"> 5878</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_WIDTH                        1</span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga0e6a70266bbca9942a76d605f95c2ee8"> 5879</a></span>&#160;<span class="preprocessor">#define SPI_C1_CPOL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_CPOL_SHIFT))&amp;SPI_C1_CPOL_MASK)</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga747d64528ec249cad76dc87b67e457e6"> 5880</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_MASK                         0x10u</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga67f4db47142cf9e5cb239db0f5af79d7"> 5881</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_SHIFT                        4</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga4836b0ad57eb7e1c61def8367c9cd4a6"> 5882</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_WIDTH                        1</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga49dfc10c0d68490d8e9a952f51000c4a"> 5883</a></span>&#160;<span class="preprocessor">#define SPI_C1_MSTR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_MSTR_SHIFT))&amp;SPI_C1_MSTR_MASK)</span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga9a819839ef92c4a16fcbe0403dada66a"> 5884</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_MASK                        0x20u</span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae79e5ea53e13f0697322235e9bb3e005"> 5885</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_SHIFT                       5</span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga37a252c255f7dc4e665bab832038ac22"> 5886</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_WIDTH                       1</span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga767c310890ff0b88bbfa378419290563"> 5887</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SPTIE_SHIFT))&amp;SPI_C1_SPTIE_MASK)</span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gabbe954288bbd6dcd564064de90d1b414"> 5888</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE_MASK                          0x40u</span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga21a79703e2147332b7234f62615c2c77"> 5889</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE_SHIFT                         6</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaaae38f7dc8b2a90fd3c0980a8e2951f3"> 5890</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE_WIDTH                         1</span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga183245db7038a77c35d391c2bfc81385"> 5891</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SPE_SHIFT))&amp;SPI_C1_SPE_MASK)</span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaaa0dbb3306041f89299298e64d7b7a58"> 5892</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_MASK                         0x80u</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gacd5c8f15ee05357d76591989eb035d19"> 5893</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_SHIFT                        7</span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga098e4bb502f60781400620788b6a867c"> 5894</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_WIDTH                        1</span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gafa842a3851ea15626fdf9f8dc1277ebc"> 5895</a></span>&#160;<span class="preprocessor">#define SPI_C1_SPIE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SPIE_SHIFT))&amp;SPI_C1_SPIE_MASK)</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaaaeac694d1d42228524e96040a9ddf53"> 5897</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_MASK                         0x1u</span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gabd2530719a946cda56c285547a8239ee"> 5898</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_SHIFT                        0</span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga507a1990a703f9e0c41acf22a9c3b087"> 5899</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_WIDTH                        1</span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gab16a1d13668a17afd3e58744bb8bdfde"> 5900</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPC0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_SPC0_SHIFT))&amp;SPI_C2_SPC0_MASK)</span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga05643847feabba49c1e7e16044278d08"> 5901</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_MASK                      0x2u</span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae756e76f39bea0b21aac347ba75fd16c"> 5902</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_SHIFT                     1</span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gab79cd04ea36cc001d3740eaac627400a"> 5903</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_WIDTH                     1</span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga2e705fe1281340e173615635d0497e9d"> 5904</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_SPISWAI_SHIFT))&amp;SPI_C2_SPISWAI_MASK)</span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gab50dca40cbee0b9359dd2f27fa0920da"> 5905</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_MASK                       0x4u</span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga5460ff43cfcee3211e76bb6ef2321563"> 5906</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_SHIFT                      2</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga357ac1f1728f8a87853ab64e42eee14d"> 5907</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_WIDTH                      1</span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga593b17fd6c4f229cd7337e8bfd01b7f7"> 5908</a></span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_RXDMAE_SHIFT))&amp;SPI_C2_RXDMAE_MASK)</span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gab4fb07392c6e708f3950587b02109f2f"> 5909</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_MASK                      0x8u</span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga228238321389e2344fa3c837fe55492e"> 5910</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_SHIFT                     3</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga7a847ae4a19965af3b0b71868db69f84"> 5911</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_WIDTH                     1</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gade24e99dbb59a98d2fcb0a3805fd4f57"> 5912</a></span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_BIDIROE_SHIFT))&amp;SPI_C2_BIDIROE_MASK)</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga447f4723c0ee7499e14bea6cd0c8d3ac"> 5913</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_MASK                       0x10u</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga7e2e1a75667ba2896d6056f5f886dec5"> 5914</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_SHIFT                      4</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae3ac696e48f3a9b247d070982dd4e67d"> 5915</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_WIDTH                      1</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga5f1a8a79e0efec3bb74f71edb629d04d"> 5916</a></span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_MODFEN_SHIFT))&amp;SPI_C2_MODFEN_MASK)</span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga847c4ae3f2f0aed59df609ca39afb483"> 5917</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_MASK                       0x20u</span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaf1162ea05678ca446ca23d5e7ae0bc1f"> 5918</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_SHIFT                      5</span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga0923357b87481fa1ace43c5adb23cb76"> 5919</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_WIDTH                      1</span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga207f7a07f3fb830ce30fe05828a6b864"> 5920</a></span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_TXDMAE_SHIFT))&amp;SPI_C2_TXDMAE_MASK)</span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga734ac5ba36a5402f92dd9ecf15a7a87b"> 5921</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_MASK                        0x80u</span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga33a757ba520cab426978fbfc57957b5b"> 5922</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_SHIFT                       7</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga0256de43e4c9d8eb04e7f65393278a1a"> 5923</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_WIDTH                       1</span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga490a398d98abb5e5f073bbc9e921d739"> 5924</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_SPMIE_SHIFT))&amp;SPI_C2_SPMIE_MASK)</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">/* BR Bit Fields */</span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaac7263560f1cc81f8f3fb6a7089d5c26"> 5926</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR_MASK                          0xFu</span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga49ebd0e5e9751438bc3968877baf2661"> 5927</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR_SHIFT                         0</span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga6c9668016c938e37d371a5272f002bd1"> 5928</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR_WIDTH                         4</span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga3fc6dbcc300be115c0e5d1dbc99946a2"> 5929</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPR_SHIFT))&amp;SPI_BR_SPR_MASK)</span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaf3ca4981d609aac2f31d89c677192f7a"> 5930</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_MASK                         0x70u</span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gac53e7d34efb934fe3232632a77301ca3"> 5931</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_SHIFT                        4</span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga35e7a6c8a198a7fa178d45327d13c6c2"> 5932</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_WIDTH                        3</span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gafa708f7ca2a25aa8021d443cc060f64a"> 5933</a></span>&#160;<span class="preprocessor">#define SPI_BR_SPPR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPPR_SHIFT))&amp;SPI_BR_SPPR_MASK)</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae3b092b4e35b25cabf209f60637cb1f8"> 5935</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF_MASK                          0x10u</span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga1a037c05626e7bd1f84704dd98d620b9"> 5936</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF_SHIFT                         4</span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gadd80fed30de9e2e58c0262923b779c6e"> 5937</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF_WIDTH                         1</span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga35c6bf0dca26cdb4c3f470f4db55153f"> 5938</a></span>&#160;<span class="preprocessor">#define SPI_S_MODF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_MODF_SHIFT))&amp;SPI_S_MODF_MASK)</span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga3f05ea8ee4b9eda3b55af33b0bbfe829"> 5939</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_MASK                         0x20u</span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga6c56a82dfa277e081682a45488b61b7f"> 5940</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_SHIFT                        5</span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gae856ccd860867274a2943bce10323c5b"> 5941</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_WIDTH                        1</span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gafa9c850488375402625666c2cca63082"> 5942</a></span>&#160;<span class="preprocessor">#define SPI_S_SPTEF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_SPTEF_SHIFT))&amp;SPI_S_SPTEF_MASK)</span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gac6198d0ae23c413b2635a31550272d63"> 5943</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF_MASK                          0x40u</span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga8e59ca0da277d00018b2ee701bd19ec3"> 5944</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF_SHIFT                         6</span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga9918ba00b8c22dc66332000718083441"> 5945</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF_WIDTH                         1</span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga02ed57f296a820c74e5247f2f7d25280"> 5946</a></span>&#160;<span class="preprocessor">#define SPI_S_SPMF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_SPMF_SHIFT))&amp;SPI_S_SPMF_MASK)</span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga1cada84cbeaeb0de6e2c496da39da693"> 5947</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF_MASK                          0x80u</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga8f3cb2c492f263ccb54220066f1bb04d"> 5948</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF_SHIFT                         7</span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga1371c96e8681fdc90abd97a9d9c67be8"> 5949</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF_WIDTH                         1</span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga99cfa7bea93edbcf386bd39141376e91"> 5950</a></span>&#160;<span class="preprocessor">#define SPI_S_SPRF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_SPRF_SHIFT))&amp;SPI_S_SPRF_MASK)</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga4be13a4d32a80a5054b5c7b555cacf96"> 5952</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits_MASK                          0xFFu</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga7b4038420399880e8554f8078e0fc4a8"> 5953</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits_SHIFT                         0</span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gad13f2a16ad95013d5f5a26eae4060b42"> 5954</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits_WIDTH                         8</span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gaef5e938b19ce8cb77e0af81415e27d2a"> 5955</a></span>&#160;<span class="preprocessor">#define SPI_D_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_D_Bits_SHIFT))&amp;SPI_D_Bits_MASK)</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="comment">/* M Bit Fields */</span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga9767f876397867fe5481f0f2e8fe7426"> 5957</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits_MASK                          0xFFu</span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga260750fc368376f78fd1fbdea6353327"> 5958</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits_SHIFT                         0</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#gabba09ee4dd09063930efa6692b7bf205"> 5959</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits_WIDTH                         8</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group__SPI__Register__Masks.html#ga1884f92ef71c445ab9969f1c474635d3"> 5960</a></span>&#160;<span class="preprocessor">#define SPI_M_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_M_Bits_SHIFT))&amp;SPI_M_Bits_MASK)</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gadeaa49ab944c7dcae2a868b0450232c8"> 5969</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x40076000u)</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;</div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gaf26e39c91b262cc480085abcc450d3d5"> 5971</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#ga851f64a97b5919c1f99a34db5918b3b4"> 5972</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            (SPI0)</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;</div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 5974</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x40077000u)</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;</div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gad483be344a28ac800be8f03654a9612f"> 5976</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gae28fd789e0602a32076c1c13ca39f5af"> 5977</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            (SPI1)</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;</div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41"> 5979</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE }</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;</div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group__SPI__Peripheral__Access__Layer.html#ga3a16fecfe27c2052ab60e014be3f66f6"> 5981</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1 }</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga2b777381f1ec71e064b9de35c6dd8dd1"> 5995</a></span>&#160;<span class="preprocessor">#define SPI0_C1                                  SPI_C1_REG(SPI0)</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#gaead596270d47a58d92c5c7f9ca5bb712"> 5996</a></span>&#160;<span class="preprocessor">#define SPI0_C2                                  SPI_C2_REG(SPI0)</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga93e98222b0b06341f341376cc7a4b39a"> 5997</a></span>&#160;<span class="preprocessor">#define SPI0_BR                                  SPI_BR_REG(SPI0)</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#gad5488a8010eb834c3a7fb9d5aaf68625"> 5998</a></span>&#160;<span class="preprocessor">#define SPI0_S                                   SPI_S_REG(SPI0)</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#gaf107ad269ab195b7a570b3fb61a3e402"> 5999</a></span>&#160;<span class="preprocessor">#define SPI0_D                                   SPI_D_REG(SPI0)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga31ba6745e1d0fb140bde025cb268eed3"> 6000</a></span>&#160;<span class="preprocessor">#define SPI0_M                                   SPI_M_REG(SPI0)</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="comment">/* SPI1 */</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#gac7fea0baef7ede9b0093340177738db3"> 6002</a></span>&#160;<span class="preprocessor">#define SPI1_C1                                  SPI_C1_REG(SPI1)</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga5d52f8ca27c80d7eb3a836511927c3e4"> 6003</a></span>&#160;<span class="preprocessor">#define SPI1_C2                                  SPI_C2_REG(SPI1)</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga944c7904356c8eb8f0cde2ab94095ebe"> 6004</a></span>&#160;<span class="preprocessor">#define SPI1_BR                                  SPI_BR_REG(SPI1)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga5e490d3dc9f5812324f2ade33ae7d2e4"> 6005</a></span>&#160;<span class="preprocessor">#define SPI1_S                                   SPI_S_REG(SPI1)</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga8760cd86fbace95539c11d135eb57011"> 6006</a></span>&#160;<span class="preprocessor">#define SPI1_D                                   SPI_D_REG(SPI1)</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group__SPI__Register__Accessor__Macros.html#ga95f41b6dc0418cb02ecbe3143b66caa3"> 6007</a></span>&#160;<span class="preprocessor">#define SPI1_M                                   SPI_M_REG(SPI1)</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">   -- TPM Peripheral Access Layer</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;</div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="structTPM__Type.html"> 6029</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a6b39b132b13eaba36b30afc619637992"> 6030</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#a6b39b132b13eaba36b30afc619637992">SC</a>;                                </div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a896df1de7ef2d6f21b14125801930b18"> 6031</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#a896df1de7ef2d6f21b14125801930b18">CNT</a>;                               </div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a5568adb87a9f1410b3d003f8dc94f36c"> 6032</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#a5568adb87a9f1410b3d003f8dc94f36c">MOD</a>;                               </div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a3fbf98cd4ed535962519dd5014a37a5b"> 6034</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#a3fbf98cd4ed535962519dd5014a37a5b">CnSC</a>;                              </div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="structTPM__Type.html#ab8cfe6651f0ed5a39fa66ae9748046f9"> 6035</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#ab8cfe6651f0ed5a39fa66ae9748046f9">CnV</a>;                               </div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;  } CONTROLS[6];</div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a260b0af7b8cdccb04030353ffa0d354b"> 6037</a></span>&#160;       uint8_t RESERVED_0[20];</div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="structTPM__Type.html#af139e79fdb6db938e7dee9d61b763755"> 6038</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#af139e79fdb6db938e7dee9d61b763755">STATUS</a>;                            </div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a7fa5682fff85ed08f6e532f17cd41a32"> 6039</a></span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="structTPM__Type.html#a6670b1d4c867e10492d42f2dff4c80b9"> 6040</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTPM__Type.html#a6670b1d4c867e10492d42f2dff4c80b9">CONF</a>;                              </div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;} <a class="code" href="structTPM__Type.html">TPM_Type</a>, *<a class="code" href="group__TPM__Peripheral__Access__Layer.html#gae1b01e3cde43b6a9872e12af0bb478b3">TPM_MemMapPtr</a>;</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">/* TPM - Register accessors */</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga1f49370b3669ba7395db93597d3d5c4c"> 6054</a></span>&#160;<span class="preprocessor">#define TPM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga7f07766035aaf4ef8d6a789dc070bb8e"> 6055</a></span>&#160;<span class="preprocessor">#define TPM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga549fa5a6fe75d15bb21ae1a3925047c7"> 6056</a></span>&#160;<span class="preprocessor">#define TPM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gaa96e657221c499960f64bc004e348b6c"> 6057</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga5e0f281dcf1bee0c4500c5f99c14f909"> 6058</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_COUNT                           6</span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gaf87163e32c337d1f46724110a85e8ea2"> 6059</a></span>&#160;<span class="preprocessor">#define TPM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga26a5513883384b455a94bf705e78fe15"> 6060</a></span>&#160;<span class="preprocessor">#define TPM_CnV_COUNT                            6</span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga685068c641303a062f9a8a0ba4f43fa2"> 6061</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga6c809a9824dbb88125be858cc3f362fd"> 6062</a></span>&#160;<span class="preprocessor">#define TPM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;</div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment">   -- TPM Register Masks</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab20218cf8b49b4d2aa932cfafdf5a43e"> 6079</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga13fca37c98cc93640be8ed1733cb9805"> 6080</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga41ffe047d1eeee790edffa86e8d15e58"> 6081</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_WIDTH                          3</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga41fa7e0f125e9bdeaf17b70dea969399"> 6082</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_PS_SHIFT))&amp;TPM_SC_PS_MASK)</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga86346adaa1aec83adbcf3a21289d6400"> 6083</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         0x18u</span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga9268286302a41feb004444a7b368af69"> 6084</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        3</span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga4af62f04ac84622dbafd3dbb55552e7c"> 6085</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_WIDTH                        2</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gae0978f8437371339fe391bf34ff321bb"> 6086</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CMOD_SHIFT))&amp;TPM_SC_CMOD_MASK)</span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga2ed4f55ed6ec313d2f5c0cef0d9606e7"> 6087</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga1bf84a093f66cf0f37c7b77ee16c32b3"> 6088</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga8fa6ea79bc65be26dfd7080e921daa4d"> 6089</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_WIDTH                       1</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab2cc78fe1027407f56ca1d634504c6de"> 6090</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CPWMS_SHIFT))&amp;TPM_SC_CPWMS_MASK)</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga67bad1290533531584e40005c865380d"> 6091</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga6ab65f7b4d48095133fd762e1595eb3a"> 6092</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gace5116abf31f20c3b2209ab5a269e9c9"> 6093</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_WIDTH                        1</span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga81f381f640b9d867e67822fba52b1faa"> 6094</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_TOIE_SHIFT))&amp;TPM_SC_TOIE_MASK)</span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gae25305cad922790ffe882f8d4d423439"> 6095</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaa58c9acc6863e92d142671b2da4b60a5"> 6096</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga3556ca9e6e33f7ef2a64b7fe82f84f52"> 6097</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_WIDTH                         1</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gacfa7d026ef3dcc0db7720661193022ec"> 6098</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_TOF_SHIFT))&amp;TPM_SC_TOF_MASK)</span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga5d17b5a81f3f84eee65c94d5b0e7eca6"> 6099</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          0x100u</span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga04279ab580223012d6e172ce92a5f8c5"> 6100</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         8</span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga469bfd17c1c5b1640122b5ccb6344845"> 6101</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_WIDTH                         1</span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga378b523c95d8ba9d626e426bfc91c3e2"> 6102</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_DMA_SHIFT))&amp;TPM_SC_DMA_MASK)</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gae4ca4e3ce211106290e584675dab1d28"> 6104</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gabc68cb7f4dfd853021c35f9cad5b05e2"> 6105</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga79a3045ad9b5ce377c316cf801bbf12f"> 6106</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_WIDTH                      16</span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga5b121b9bc3cc5527202fc0e64eae37fd"> 6107</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CNT_COUNT_SHIFT))&amp;TPM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga547f0f1f80a59cf7a5c19b6e5ee66055"> 6109</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gad3b8c1cb94d29448d0eef30e94d65299"> 6110</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga4f2c90d1c137c65f6e43123999224215"> 6111</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_WIDTH                        16</span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga5bbadc84c3e752cd934747b91cdaf426"> 6112</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_MOD_MOD_SHIFT))&amp;TPM_MOD_MOD_MASK)</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga22ac77707a11ee299dc16d5a6b738739"> 6114</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga368e054056cb1a0c32a9b3493e4c5871"> 6115</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gad3eb0fe3476796957cbe5b7aba9d06e0"> 6116</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_WIDTH                       1</span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab93404e2873a4d644f53c02fb5c17f05"> 6117</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_DMA_SHIFT))&amp;TPM_CnSC_DMA_MASK)</span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga2e5b9e774ab4f1ad012602f399949dbf"> 6118</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gae1c6de45c167effd025f7dc8219a0362"> 6119</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaba65cfe9039a22e8b358d46ab028dc14"> 6120</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_WIDTH                      1</span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaf54cebb2611b099b10f1e8ab1642aa1f"> 6121</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_ELSA_SHIFT))&amp;TPM_CnSC_ELSA_MASK)</span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga147b60bd08ffe27748d03dfeb6fcc327"> 6122</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaa7e82ce01efb5e40ec556ff6c656b995"> 6123</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab4959c644a02d00a1d3a7b156d9e72c4"> 6124</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_WIDTH                      1</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga0ec35197ba98b3c0a4a42691646f0fd7"> 6125</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_ELSB_SHIFT))&amp;TPM_CnSC_ELSB_MASK)</span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga1701b53531ba658b0a237329ee8e223d"> 6126</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga1fdd989e2e0ec651c5e31641dde8f3ab"> 6127</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga955da686c05f9668bfb6608b0e4be39b"> 6128</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_WIDTH                       1</span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga347134863250a8610dcbd5cc89c4679a"> 6129</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_MSA_SHIFT))&amp;TPM_CnSC_MSA_MASK)</span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gadcd7434cb96e2f7ea230e9007fc1d438"> 6130</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaaac3c867927ac54cedc020da041c890d"> 6131</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga7afac2c31ab6fbda0d83203b883c179e"> 6132</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_WIDTH                       1</span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga3ca2e73c81bd6a05ded83a2ed9d2bfb0"> 6133</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_MSB_SHIFT))&amp;TPM_CnSC_MSB_MASK)</span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga10d745a2f031a572b8d871ac2d6199a8"> 6134</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga621c521a5a2376b0685156af85a93b56"> 6135</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gada83ec014c613b169aa1147919d804f3"> 6136</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_WIDTH                      1</span></div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gad27be22c32533079ff92a9685468f896"> 6137</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_CHIE_SHIFT))&amp;TPM_CnSC_CHIE_MASK)</span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gac8ec8543edea61f3ebe7c98f09addd6c"> 6138</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga070c2d7e35f829f8f2025682c04193d8"> 6139</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga518b5b6cc0967a5163c51e6d4f1f7610"> 6140</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_WIDTH                       1</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga5a5812ac655d55f524a2dcca1e3b9baa"> 6141</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_CHF_SHIFT))&amp;TPM_CnSC_CHF_MASK)</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab65cebe025551107c0b6dd05e5795ae5"> 6143</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga89562c16ce3c849bd51b1ba1e124b307"> 6144</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga52dcc6b354baabe87e889ab7fdf304f2"> 6145</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_WIDTH                        16</span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga28132959dec9653625c8f6d16c47d635"> 6146</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnV_VAL_SHIFT))&amp;TPM_CnV_VAL_MASK)</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga2441823dbe4ebc3b7f88773a95eff6d6"> 6148</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab7b122b8ff741ae1bacff6a0929d7adc"> 6149</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga9a79c7d51396a37b89a7f7704ff73c2c"> 6150</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_WIDTH                    1</span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga172b7520f10a6535f2a4ffb65bb84278"> 6151</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH0F_SHIFT))&amp;TPM_STATUS_CH0F_MASK)</span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaed654f625ebff2d9f8a2cc89ef410330"> 6152</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga531fc0daa18458bc1d781df31cffbfe9"> 6153</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga34a72daf94466ab0e5ee895ddc4e1899"> 6154</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_WIDTH                    1</span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga8770f4b598143b6884a2e8302c49c572"> 6155</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH1F_SHIFT))&amp;TPM_STATUS_CH1F_MASK)</span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga151f2aa4b0d2eef94e75170580ca4c13"> 6156</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga99af753c0fea3de796c9226db4d5c9f3"> 6157</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaca093267a0f1f53b150e2a9d40f5dd58"> 6158</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_WIDTH                    1</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga7c32f74e206b5591505f7642ef514971"> 6159</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH2F_SHIFT))&amp;TPM_STATUS_CH2F_MASK)</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaf38a26c12fe2fb6eaa5bc39bba39a500"> 6160</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga4d0b65d9b967127713fdddd70a654c50"> 6161</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaf67d314a632c8667e3aa3494ef74b8a0"> 6162</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_WIDTH                    1</span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab657cadf3ff2856cf6ded71e879b5867"> 6163</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH3F_SHIFT))&amp;TPM_STATUS_CH3F_MASK)</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga6d71ec16664cd555736bd39d2b0aef50"> 6164</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gacacfe3eeb25b42db72340d8f7644b293"> 6165</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga692d54f8a2bd5dbcf5a6d4267ad51dc9"> 6166</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_WIDTH                    1</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gad6668d58f2982ead98fcacf1a31a9b5a"> 6167</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH4F_SHIFT))&amp;TPM_STATUS_CH4F_MASK)</span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga0f6acd45c21170be3a793e3fa9107938"> 6168</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaa36c765ce241849df7e9a67665f64493"> 6169</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga66b49699c0827e466f516b6f82b5e5dd"> 6170</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_WIDTH                    1</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga2e5c49f6737fc048a17f07a65bd6210b"> 6171</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH5F_SHIFT))&amp;TPM_STATUS_CH5F_MASK)</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga2b3ff7c5c27b1645f2aa20e443bd806c"> 6172</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      0x100u</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga5a38aeba334eb7104fc05909881ee482"> 6173</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     8</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga46efdf6ae367cfc858b5f2b85cae5757"> 6174</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_WIDTH                     1</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga1bfaf2ff629083b93ddac505c52bda58"> 6175</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_TOF_SHIFT))&amp;TPM_STATUS_TOF_MASK)</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga3588ec19d239de2ab13d4305b2beb96a"> 6177</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     0x20u</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gad0be3a285e31316fb01fe11d311531d6"> 6178</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    5</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga4d4df6bff5ba830ea601ce7cdcec1ae7"> 6179</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_WIDTH                    1</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga68f20aa76ed528653fb720d823511c46"> 6180</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DOZEEN_SHIFT))&amp;TPM_CONF_DOZEEN_MASK)</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaf0d19de5100b155d1e946914e2d2756d"> 6181</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    0xC0u</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga25ea1086410a263c975c77f31e18079c"> 6182</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   6</span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gad01ebad98654a5955c3332ab8c4d6ec6"> 6183</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_WIDTH                   2</span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga70aa3e6b93f7303ad7bc838330a45402"> 6184</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DBGMODE_SHIFT))&amp;TPM_CONF_DBGMODE_MASK)</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga70d64b81799a4ecd3933ea8e46618747"> 6185</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga6ecd0b94ee9f74112c93027dd5833468"> 6186</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gac025e872c2cd9214afa61615a2790a05"> 6187</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_WIDTH                    1</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga3bfa358856f5e6b0b21566a15f371b01"> 6188</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_GTBEEN_SHIFT))&amp;TPM_CONF_GTBEEN_MASK)</span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab1950d4b5e28ba67b305e3fca7f716f0"> 6189</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       0x10000u</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga007e2eccc45940318d15822a729ca061"> 6190</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      16</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga2592cbf0313e2cdf9c54142d8c061e93"> 6191</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_WIDTH                      1</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga3a769eea9b0e3abc8a49f7a13111b896"> 6192</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_CSOT_SHIFT))&amp;TPM_CONF_CSOT_MASK)</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga627db017557d5466cd9aeb7e8e8f91ed"> 6193</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       0x20000u</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga1c255c7ab3843cb488664bcc582a3294"> 6194</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      17</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga1885acd898adab2175150d4d69722fea"> 6195</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_WIDTH                      1</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gab2631db2118a49b5a50e283a0721ea7f"> 6196</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_CSOO_SHIFT))&amp;TPM_CONF_CSOO_MASK)</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga0ec6abbf10f7d46ff88e60b86e4c5de9"> 6197</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       0x40000u</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaff3474ae6e7542a599c5696d928aab74"> 6198</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      18</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaf5f9a3d01af63805295c671d0c1bfc4f"> 6199</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_WIDTH                      1</span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gae295e543ac2865ce73ebf83c36f969b6"> 6200</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_CROT_SHIFT))&amp;TPM_CONF_CROT_MASK)</span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#gaf967b5f3b180314df5c4990c14b53ebe"> 6201</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     0xF000000u</span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga44218135f21b8af592c21f46fc097423"> 6202</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    24</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga6a9a7667b880b115fabbe5cb7cec24da"> 6203</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_WIDTH                    4</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group__TPM__Register__Masks.html#ga9cce83bc335e7c53566df0a88083b045"> 6204</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_TRGSEL_SHIFT))&amp;TPM_CONF_TRGSEL_MASK)</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;</div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#gafce6fdf5fb48d6c6b77a8c5a86ae50c2"> 6213</a></span>&#160;<span class="preprocessor">#define TPM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;</div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga255cfcfa3e71e5e8bc0f8eb3272de220"> 6215</a></span>&#160;<span class="preprocessor">#define TPM0                                     ((TPM_Type *)TPM0_BASE)</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga8ba6c6fb69345639750108c3289a24c4"> 6216</a></span>&#160;<span class="preprocessor">#define TPM0_BASE_PTR                            (TPM0)</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;</div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga563e0e90d795a6083656fd2d61c0f694"> 6218</a></span>&#160;<span class="preprocessor">#define TPM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;</div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga2e4965bffa80b3aab662e2d60096ae53"> 6220</a></span>&#160;<span class="preprocessor">#define TPM1                                     ((TPM_Type *)TPM1_BASE)</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga3c3f533f8c87c74f2bbc3a4de83d1181"> 6221</a></span>&#160;<span class="preprocessor">#define TPM1_BASE_PTR                            (TPM1)</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;</div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#gac3255fe3941602acc3b942bb6d885611"> 6223</a></span>&#160;<span class="preprocessor">#define TPM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;</div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga833a0146c6466718ff4e2ffa215355ea"> 6225</a></span>&#160;<span class="preprocessor">#define TPM2                                     ((TPM_Type *)TPM2_BASE)</span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga37cc120e7475fb646fe9bc15b57f06bc"> 6226</a></span>&#160;<span class="preprocessor">#define TPM2_BASE_PTR                            (TPM2)</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;</div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga0087611419dac57b62b50b4fb052ce37"> 6228</a></span>&#160;<span class="preprocessor">#define TPM_BASE_ADDRS                           { TPM0_BASE, TPM1_BASE, TPM2_BASE }</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;</div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group__TPM__Peripheral__Access__Layer.html#ga1d61ed554c056d8f63d1dbcc7ce05e62"> 6230</a></span>&#160;<span class="preprocessor">#define TPM_BASE_PTRS                            { TPM0, TPM1, TPM2 }</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="comment">/* TPM - Register instance definitions */</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="comment">/* TPM0 */</span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga99b670f23bdc4dba03402182f90d62f1"> 6244</a></span>&#160;<span class="preprocessor">#define TPM0_SC                                  TPM_SC_REG(TPM0)</span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gaaf58bf9c53f7a013b6b0442f8c71ca4c"> 6245</a></span>&#160;<span class="preprocessor">#define TPM0_CNT                                 TPM_CNT_REG(TPM0)</span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga05a02b85b7fe7838a90d03d66277ce1c"> 6246</a></span>&#160;<span class="preprocessor">#define TPM0_MOD                                 TPM_MOD_REG(TPM0)</span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gace041d2188ed4171f06ad0b573d17a16"> 6247</a></span>&#160;<span class="preprocessor">#define TPM0_C0SC                                TPM_CnSC_REG(TPM0,0)</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga6972e3980441d1fc526a72bfe4eae7bf"> 6248</a></span>&#160;<span class="preprocessor">#define TPM0_C0V                                 TPM_CnV_REG(TPM0,0)</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gaa8f7313723db2881d7de617dbb16b4e6"> 6249</a></span>&#160;<span class="preprocessor">#define TPM0_C1SC                                TPM_CnSC_REG(TPM0,1)</span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga1ed6a839f9ad1c2ae66f8ba73ded3f57"> 6250</a></span>&#160;<span class="preprocessor">#define TPM0_C1V                                 TPM_CnV_REG(TPM0,1)</span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga8bdd3e71a35ffc62ee86426c74ac5139"> 6251</a></span>&#160;<span class="preprocessor">#define TPM0_C2SC                                TPM_CnSC_REG(TPM0,2)</span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga590a236d1f3abc5f8a4958a883c5ed00"> 6252</a></span>&#160;<span class="preprocessor">#define TPM0_C2V                                 TPM_CnV_REG(TPM0,2)</span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga823b5976d091d234f6ac0cf84eb33f57"> 6253</a></span>&#160;<span class="preprocessor">#define TPM0_C3SC                                TPM_CnSC_REG(TPM0,3)</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga629753cc859bc8ddd614a14fc5ef8102"> 6254</a></span>&#160;<span class="preprocessor">#define TPM0_C3V                                 TPM_CnV_REG(TPM0,3)</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga173abfcba6368ff6e5361fa8d4974276"> 6255</a></span>&#160;<span class="preprocessor">#define TPM0_C4SC                                TPM_CnSC_REG(TPM0,4)</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gad398101158c4659ab5026fe21d7b36df"> 6256</a></span>&#160;<span class="preprocessor">#define TPM0_C4V                                 TPM_CnV_REG(TPM0,4)</span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga443eae4be47dd76cb50e2e61f3ecd435"> 6257</a></span>&#160;<span class="preprocessor">#define TPM0_C5SC                                TPM_CnSC_REG(TPM0,5)</span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga675972517636ee1a7fe631eee7e34587"> 6258</a></span>&#160;<span class="preprocessor">#define TPM0_C5V                                 TPM_CnV_REG(TPM0,5)</span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga612a6554a025e1f1917fcfa61f76f605"> 6259</a></span>&#160;<span class="preprocessor">#define TPM0_STATUS                              TPM_STATUS_REG(TPM0)</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga09ef091e6829f91a568ccc60793f802b"> 6260</a></span>&#160;<span class="preprocessor">#define TPM0_CONF                                TPM_CONF_REG(TPM0)</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="comment">/* TPM1 */</span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga9f277042816804d50e51080d3d431c6f"> 6262</a></span>&#160;<span class="preprocessor">#define TPM1_SC                                  TPM_SC_REG(TPM1)</span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga50e7d6c54bb94d5accc4104ebaa298d5"> 6263</a></span>&#160;<span class="preprocessor">#define TPM1_CNT                                 TPM_CNT_REG(TPM1)</span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga67a3cba0336f4f9aff488c717a773cb4"> 6264</a></span>&#160;<span class="preprocessor">#define TPM1_MOD                                 TPM_MOD_REG(TPM1)</span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga58a59b05fd3f0638949b291148b312e1"> 6265</a></span>&#160;<span class="preprocessor">#define TPM1_C0SC                                TPM_CnSC_REG(TPM1,0)</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gaf7d34d83f3eff6bccd684ccc4412b8db"> 6266</a></span>&#160;<span class="preprocessor">#define TPM1_C0V                                 TPM_CnV_REG(TPM1,0)</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga2cfc15c8bd889a524f5f1a1a8dd65b47"> 6267</a></span>&#160;<span class="preprocessor">#define TPM1_C1SC                                TPM_CnSC_REG(TPM1,1)</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga53567c8167fa3be8fbde788eb43c4f1b"> 6268</a></span>&#160;<span class="preprocessor">#define TPM1_C1V                                 TPM_CnV_REG(TPM1,1)</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga0f7c5e7c3224c0d16d3676004e2d1982"> 6269</a></span>&#160;<span class="preprocessor">#define TPM1_STATUS                              TPM_STATUS_REG(TPM1)</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga2a62a1eba469e400fa3fa8d94577bc36"> 6270</a></span>&#160;<span class="preprocessor">#define TPM1_CONF                                TPM_CONF_REG(TPM1)</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment">/* TPM2 */</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga4a487b3ea43526da705795b7c95bba1e"> 6272</a></span>&#160;<span class="preprocessor">#define TPM2_SC                                  TPM_SC_REG(TPM2)</span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gaf004f8fda0be91acae2ab08f994acfce"> 6273</a></span>&#160;<span class="preprocessor">#define TPM2_CNT                                 TPM_CNT_REG(TPM2)</span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga7f327677ecc786ac37de5525befbdd0d"> 6274</a></span>&#160;<span class="preprocessor">#define TPM2_MOD                                 TPM_MOD_REG(TPM2)</span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga785b44d223b8f89fc160d64f25723d4d"> 6275</a></span>&#160;<span class="preprocessor">#define TPM2_C0SC                                TPM_CnSC_REG(TPM2,0)</span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga0b447e455db6d97679512216ec7fc076"> 6276</a></span>&#160;<span class="preprocessor">#define TPM2_C0V                                 TPM_CnV_REG(TPM2,0)</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gabc1e23b429939450d6b378a09f3d2dd5"> 6277</a></span>&#160;<span class="preprocessor">#define TPM2_C1SC                                TPM_CnSC_REG(TPM2,1)</span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga146cbb77f666cc4dae7d2a0ec580dcf0"> 6278</a></span>&#160;<span class="preprocessor">#define TPM2_C1V                                 TPM_CnV_REG(TPM2,1)</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga7950490e57f137751c94883cde19e7f9"> 6279</a></span>&#160;<span class="preprocessor">#define TPM2_STATUS                              TPM_STATUS_REG(TPM2)</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#gafab7c79890c0e6013f06f7e71301fe41"> 6280</a></span>&#160;<span class="preprocessor">#define TPM2_CONF                                TPM_CONF_REG(TPM2)</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="comment">/* TPM - Register array accessors */</span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga9e7bd24a5b05aec9e844a39dc8be4dfd"> 6283</a></span>&#160;<span class="preprocessor">#define TPM0_CnSC(index)                         TPM_CnSC_REG(TPM0,index)</span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga8e3ae6bd927b01c0448904eae9978681"> 6284</a></span>&#160;<span class="preprocessor">#define TPM1_CnSC(index)                         TPM_CnSC_REG(TPM1,index)</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga38916e72b8c47d4bb613b67e84ae2c58"> 6285</a></span>&#160;<span class="preprocessor">#define TPM2_CnSC(index)                         TPM_CnSC_REG(TPM2,index)</span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga6d7fece02449611437af86de47ff98c8"> 6286</a></span>&#160;<span class="preprocessor">#define TPM0_CnV(index)                          TPM_CnV_REG(TPM0,index)</span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga490064e6537a9cfd2c7d6e3603360721"> 6287</a></span>&#160;<span class="preprocessor">#define TPM1_CnV(index)                          TPM_CnV_REG(TPM1,index)</span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group__TPM__Register__Accessor__Macros.html#ga15826b335965333d95d30f9859750851"> 6288</a></span>&#160;<span class="preprocessor">#define TPM2_CnV(index)                          TPM_CnV_REG(TPM2,index)</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160; <span class="comment">/* end of group TPM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment">   -- TSI Peripheral Access Layer</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;</div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="structTSI__Type.html"> 6310</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="structTSI__Type.html#a80787b87ff094252f51f10fb1bba3ee5"> 6311</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSI__Type.html#a80787b87ff094252f51f10fb1bba3ee5">GENCS</a>;                             </div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="structTSI__Type.html#a72534b6801402c0bd164b303a6c62915"> 6312</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSI__Type.html#a72534b6801402c0bd164b303a6c62915">DATA</a>;                              </div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="structTSI__Type.html#a0c186c2b608af571b13010c5cb4cb91d"> 6313</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structTSI__Type.html#a0c186c2b608af571b13010c5cb4cb91d">TSHD</a>;                              </div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;} <a class="code" href="structTSI__Type.html">TSI_Type</a>, *<a class="code" href="group__TSI__Peripheral__Access__Layer.html#gabdfe4ebb6411bb947c8df89d69d4c225">TSI_MemMapPtr</a>;</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;</div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;</div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment">/* TSI - Register accessors */</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group__TSI__Register__Accessor__Macros.html#ga71c97f61d42d8b0ec0b77a23ca06b9f1"> 6327</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REG(base)                      ((base)-&gt;GENCS)</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group__TSI__Register__Accessor__Macros.html#gaff76941d6e8fe865f4526e5a183e0d53"> 6328</a></span>&#160;<span class="preprocessor">#define TSI_DATA_REG(base)                       ((base)-&gt;DATA)</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group__TSI__Register__Accessor__Macros.html#gac1d48eafdd0182d91ea6578926c038e9"> 6329</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_REG(base)                       ((base)-&gt;TSHD)</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gafd7d98d809a1d17c59cc86addc5fe801"> 6346</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_MASK                     0x2u</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gadcd854b12f8b747a492eac3e88522b1e"> 6347</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_SHIFT                    1</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga43b8e89447b2ac723d4c2e2edd5b86c3"> 6348</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_WIDTH                    1</span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga2708cd37d6b5a3a6628b1c7a9e83ec4a"> 6349</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_CURSW_SHIFT))&amp;TSI_GENCS_CURSW_MASK)</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga820de7fe1ecba9a42260e304554b389f"> 6350</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x4u</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga9a2e8c68bfb60312ebdeea4f069d9086"> 6351</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     2</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4600a4cd4bc68b61ead2be0d57bc63fb"> 6352</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_WIDTH                     1</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gac1559c6240c8c9a15e426ab9a29478a9"> 6353</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EOSF_SHIFT))&amp;TSI_GENCS_EOSF_MASK)</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gaf7212a89bc45902f2ed4cee12a1ceb92"> 6354</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x8u</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga372b92d46c9f071d4fdee3edcc0d5219"> 6355</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    3</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gacc3ddbbc9a8ffa3b66ad64318ce3e93e"> 6356</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_WIDTH                    1</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab3c799aef4d8d1fc5ab73932fcec4714"> 6357</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_SCNIP_SHIFT))&amp;TSI_GENCS_SCNIP_MASK)</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga490fa9afb2591596712216cc7031cd47"> 6358</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x10u</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4e08b4560fff0d44559e8dd48afcb4b0"> 6359</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      4</span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gae93ec86dafca0997eef9124d2896a85b"> 6360</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_WIDTH                      1</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga3ae0930dcc693d3273c5454b113184cd"> 6361</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_STM_SHIFT))&amp;TSI_GENCS_STM_MASK)</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga83a2e8e8965873c67507422e6e9a9b8e"> 6362</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x20u</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab11b995ab664e22700a2f67aa2b1a070"> 6363</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     5</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga6c00a2b08e0d510de2af7f9c3e3f7118"> 6364</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_WIDTH                     1</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga7084244493e5ddd4612e5f47369ec4fc"> 6365</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_STPE_SHIFT))&amp;TSI_GENCS_STPE_MASK)</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab0858eebe3e9aafb69f43b4547681aa4"> 6366</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_MASK                    0x40u</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga484d481ffbcbe5d9199e848658c66cc7"> 6367</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_SHIFT                   6</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4c8545b259a92fd52ed7f7859ede9dcf"> 6368</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_WIDTH                   1</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga97bc871b92baf40b238f54c2691028a9"> 6369</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_TSIIEN_SHIFT))&amp;TSI_GENCS_TSIIEN_MASK)</span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gafa7ce02781bc0e3d369d9a00a77b480f"> 6370</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga503402dbca8eec965cad561df32e7cf5"> 6371</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga68bf491722c45e6519fec18113786775"> 6372</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_WIDTH                    1</span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga71fabc689d6d100f836a3bf818a33833"> 6373</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_TSIEN_SHIFT))&amp;TSI_GENCS_TSIEN_MASK)</span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga3a420e0ae200374eca1a185b535cc0ba"> 6374</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0x1F00u</span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab90732bc69449d59a0fc0f3c208caf21"> 6375</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     8</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gac21b720407970f558349076c5d87a0a0"> 6376</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_WIDTH                     5</span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gad18125542d6e5cebc57833da32c13668"> 6377</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga3c608c250c31872d206e9c18eea97799"> 6378</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0xE000u</span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gaae1f3b081a9c92fefe10bd3ec1f40734"> 6379</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       13</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga92182fa5e2e405759a5f371a931c9904"> 6380</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_WIDTH                       3</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga0562bb631fc7da30eaf08301b5430d53"> 6381</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga14b70379252ea633e8c97c1ab13553c6"> 6382</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_MASK                   0x70000u</span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gaf6315fa37479b4e49a6f3252a451352b"> 6383</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_SHIFT                  16</span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga815706147626160b23eab69de73da316"> 6384</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_WIDTH                  3</span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab5fefdd5c15d6e5d832d2843a15a167a"> 6385</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EXTCHRG_SHIFT))&amp;TSI_GENCS_EXTCHRG_MASK)</span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga5f993b291aa5098c00c7ca603d76fa8c"> 6386</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_MASK                     0x180000u</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gabef14bd85b2c22b59a963796a510d2aa"> 6387</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_SHIFT                    19</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga9554e330cd88c8a603f071aa060f4ac0"> 6388</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_WIDTH                    2</span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga00fe2f1ed68ec2cc7c65063d9c0c4bde"> 6389</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_DVOLT_SHIFT))&amp;TSI_GENCS_DVOLT_MASK)</span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga497b1a716e54da9ae1f89fe866c9dfec"> 6390</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_MASK                   0xE00000u</span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga53636ad4be1c8098f9475103fdc056e2"> 6391</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_SHIFT                  21</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga0e9bbedb32de74476da83b976c8a18f6"> 6392</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_WIDTH                  3</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga715bd94ad29e87470a8addab0a2f04e4"> 6393</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_REFCHRG_SHIFT))&amp;TSI_GENCS_REFCHRG_MASK)</span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab587591eee9153b51aca25177a129404"> 6394</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_MASK                      0xF000000u</span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4958dbdc98f77bad2618b035d3d89112"> 6395</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_SHIFT                     24</span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga8ff3f9441a370dd4b6e32cd3cc4f6a74"> 6396</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_WIDTH                     4</span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga720bd5eb88b316ef8e9c426962fb53d6"> 6397</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_MODE_SHIFT))&amp;TSI_GENCS_MODE_MASK)</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga1036a1740b9fd85ac9a7ee8c7b31fbc5"> 6398</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10000000u</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga2cdb34b848a822afc459c74893200fbb"> 6399</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     28</span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga84c20bd45f1547fbaf735636082dc138"> 6400</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_WIDTH                     1</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4f97d9b111217d817cd8efa1530b5a1d"> 6401</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_ESOR_SHIFT))&amp;TSI_GENCS_ESOR_MASK)</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gae0670e2e8c0eb55717171acb5a2bebfe"> 6402</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x80000000u</span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gaa269027bdefea51eddd47bfc47140224"> 6403</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   31</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gad757c4d807574cfcb9bea97d3f76a41e"> 6404</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_WIDTH                   1</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga5d20adbb7f827ed3d0b5f682c0649b66"> 6405</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_OUTRGF_SHIFT))&amp;TSI_GENCS_OUTRGF_MASK)</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga6b838baebe1044a43b0f64070cf708a8"> 6407</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_MASK                     0xFFFFu</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga364bea02a4d933c3fc935262493986cd"> 6408</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_SHIFT                    0</span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga8aaa58ba04e939bbdf877c016fd31930"> 6409</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_WIDTH                    16</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gac07a30f55b2381a0350a522bfeac07f6"> 6410</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICNT_SHIFT))&amp;TSI_DATA_TSICNT_MASK)</span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4b533f08277dec51d70c9bf4a536f9e5"> 6411</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_MASK                       0x400000u</span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga1e6460b9202aeb655c0a0f678b716526"> 6412</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_SHIFT                      22</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga5cb31784a5821bfff608a2173fc0da56"> 6413</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_WIDTH                      1</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga183469cd0ff0a64ef8f9b06f70bf90c3"> 6414</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_SWTS_SHIFT))&amp;TSI_DATA_SWTS_MASK)</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab6346bdfb0f86f39a0e22bf63724e2b6"> 6415</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_MASK                      0x800000u</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gab90f8f124f3b09590815173156ddc149"> 6416</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_SHIFT                     23</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga175cf66ae0aff9f23e3d9c0d9e3d2399"> 6417</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_WIDTH                     1</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga2c949a7e197be0d9676854124fb1f2ff"> 6418</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_DMAEN_SHIFT))&amp;TSI_DATA_DMAEN_MASK)</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga4e8ebbde2df6b54d7056eb509d23dcf6"> 6419</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_MASK                      0xF0000000u</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga93e49d0e44e5be77fbf39e45d5b9b9f0"> 6420</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_SHIFT                     28</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga999ba7eadd71934e174d0c6695a85e3f"> 6421</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_WIDTH                     4</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gabc816a3e5aa6be2b683ae4ca3d72e793"> 6422</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICH_SHIFT))&amp;TSI_DATA_TSICH_MASK)</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="comment">/* TSHD Bit Fields */</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga9b69d87b18f8791e9b8d97d67b3bc6d7"> 6424</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_MASK                     0xFFFFu</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga18eac1ce2de17bfde158e5047b4a9e0e"> 6425</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_SHIFT                    0</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga8941d72ae5dbe68e2d9aa3d6be8fb1aa"> 6426</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_WIDTH                    16</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gadeef11bfa64314e7382e1cfeaaad7ee4"> 6427</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESL_SHIFT))&amp;TSI_TSHD_THRESL_MASK)</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga0600b952fc2faf25682e507b91ce4a15"> 6428</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#gaf35f3c8f797b62c3b5dba24c5035255a"> 6429</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_SHIFT                    16</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga9020f7a953aab36c5e8dc5913f30e861"> 6430</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_WIDTH                    16</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group__TSI__Register__Masks.html#ga203450ceffe74f78f3669057eb1898a5"> 6431</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESH_SHIFT))&amp;TSI_TSHD_THRESH_MASK)</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;</div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group__TSI__Peripheral__Access__Layer.html#ga4f4029c5109ad3bccf1575309f9dbc51"> 6440</a></span>&#160;<span class="preprocessor">#define TSI0_BASE                                (0x40045000u)</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;</div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group__TSI__Peripheral__Access__Layer.html#ga2c7d71b60c1e9a79fb1f5a0f966b5e82"> 6442</a></span>&#160;<span class="preprocessor">#define TSI0                                     ((TSI_Type *)TSI0_BASE)</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group__TSI__Peripheral__Access__Layer.html#gaf98ea1cd15559446e0cfc1ae177751f6"> 6443</a></span>&#160;<span class="preprocessor">#define TSI0_BASE_PTR                            (TSI0)</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;</div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group__TSI__Peripheral__Access__Layer.html#ga525c74303c624c889f83805270123b6c"> 6445</a></span>&#160;<span class="preprocessor">#define TSI_BASE_ADDRS                           { TSI0_BASE }</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;</div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group__TSI__Peripheral__Access__Layer.html#gaf0e643a8dc882d5a89dd6bb9a4ca3d16"> 6447</a></span>&#160;<span class="preprocessor">#define TSI_BASE_PTRS                            { TSI0 }</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;</div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="comment">/* TSI - Register instance definitions */</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* TSI0 */</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group__TSI__Register__Accessor__Macros.html#gabe033284ba64fa3097ff12d10c0b5e85"> 6461</a></span>&#160;<span class="preprocessor">#define TSI0_GENCS                               TSI_GENCS_REG(TSI0)</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group__TSI__Register__Accessor__Macros.html#gac08465d7c2f98c2c372c26e622a05126"> 6462</a></span>&#160;<span class="preprocessor">#define TSI0_DATA                                TSI_DATA_REG(TSI0)</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group__TSI__Register__Accessor__Macros.html#ga8a7a92091c84eb3bddf218fa540d611f"> 6463</a></span>&#160;<span class="preprocessor">#define TSI0_TSHD                                TSI_TSHD_REG(TSI0)</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160; <span class="comment">/* end of group TSI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;</div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="structUART__Type.html"> 6485</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="structUART__Type.html#a64b68e0c2e2c00962c1f6ff05768a247"> 6486</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a>;                                </div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="structUART__Type.html#a82d811085ff9f014e2412f0306ca99cc"> 6487</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a>;                                </div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="structUART__Type.html#a7d2060193a370f0e9a31ccbcc18324af"> 6488</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a>;                                 </div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="structUART__Type.html#a4050bfe335adcde0e5b87823ea26bc28"> 6489</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a>;                                 </div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="structUART__Type.html#ab085fb9bbfccce5ace6b752d9784ee26"> 6490</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUART__Type.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a>;                                 </div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="structUART__Type.html#ad9178df20b457eace88576a7cb26d75d"> 6491</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#ad9178df20b457eace88576a7cb26d75d">S2</a>;                                 </div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="structUART__Type.html#a23270f53f190afb3fe05203af6bc0059"> 6492</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#a23270f53f190afb3fe05203af6bc0059">C3</a>;                                 </div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="structUART__Type.html#af5e2df4671867807c472469a394c0619"> 6493</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#af5e2df4671867807c472469a394c0619">D</a>;                                  </div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="structUART__Type.html#aaefdf66d5b1fa972353e74c01dbbfa95"> 6494</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART__Type.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a>;                                 </div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;} <a class="code" href="structUART__Type.html">UART_Type</a>, *<a class="code" href="group__UART__Peripheral__Access__Layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a>;</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;</div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="comment">/* UART - Register accessors */</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9"> 6508</a></span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga76a25b51a88219d40b957fed02d5e196"> 6509</a></span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2"> 6510</a></span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680"> 6511</a></span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga5ff0eec7fa7a282423d94fc39f143624"> 6512</a></span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db"> 6513</a></span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga9a97319347f88dbd676dfa0c5b2bedae"> 6514</a></span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c"> 6515</a></span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43"> 6516</a></span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;</div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7"> 6533</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac38d8a98be282d97c4837597a6c02cda"> 6534</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa9021c05054b20fa40420bcf3bc5184e"> 6535</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_WIDTH                       5</span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga7d337242135cdbd812b7da47758fbdb6"> 6536</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga727c0ef3199f627c85fc740265d5134d"> 6537</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_MASK                       0x20u</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga4d6023b67150b98ef12dba445f773109"> 6538</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      5</span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga659c96cec4c08b432008f8abb75b94d4"> 6539</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_WIDTH                      1</span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gad98a9d2c20f141d5cb02b1afb5cef1c5"> 6540</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBNS_SHIFT))&amp;UART_BDH_SBNS_MASK)</span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga0882debd8f2c52d4ab8461b22b6519d9"> 6541</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga97c5d15ae3144492e364744236aa10f7"> 6542</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gada9ce007ccd4f95891b3d4d9389051c1"> 6543</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_WIDTH                   1</span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2f219c309508a7b5a350e2b5cdb1f0bf"> 6544</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_RXEDGIE_SHIFT))&amp;UART_BDH_RXEDGIE_MASK)</span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga88fb29d1cb045a09e851a31c689ef60e"> 6545</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gace1227bd2507a7c5df95398e097cb7af"> 6546</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae06a8863903cc221f1b6ce7ad621d11e"> 6547</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_WIDTH                    1</span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf83a19b13a4cc75386904298b32c62a4"> 6548</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_LBKDIE_SHIFT))&amp;UART_BDH_LBKDIE_MASK)</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga4471e77a5cfda8db1950aac0b204d964"> 6550</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gad59af590652e14fd8d4a0d46ce48205a"> 6551</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac2a074e09171fa0b5e0ee55f77150898"> 6552</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_WIDTH                       8</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga558b42c8b256ac9201985ce5c618f642"> 6553</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga5a1c05b549b94de9232fbac665b3f584"> 6555</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1638e7faa5063dab6afd34353fde4c89"> 6556</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac42799fb3fb42c0d0fc1ba9faa2e77be"> 6557</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_WIDTH                         1</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf1c2f3c8a89397e4ccce509a2800250a"> 6558</a></span>&#160;<span class="preprocessor">#define UART_C1_PT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_PT_SHIFT))&amp;UART_C1_PT_MASK)</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga0204f696872c2e5f92413bb11d0170d1"> 6559</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1113f7bea6e6612fcc04db049d41cd1e"> 6560</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1e57addfaa766fd5ee368475fbf138f9"> 6561</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_WIDTH                         1</span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga5aa3c8b737df2a5511d41513d4e4533f"> 6562</a></span>&#160;<span class="preprocessor">#define UART_C1_PE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_PE_SHIFT))&amp;UART_C1_PE_MASK)</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3"> 6563</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0"> 6564</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab158631709b224ee9cbbbcc16a54b38b"> 6565</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_WIDTH                        1</span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1598f03dbad6c945f32558c959ac6395"> 6566</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_ILT_SHIFT))&amp;UART_C1_ILT_MASK)</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83"> 6567</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac7a94bf100cb9654ac28fe9e58b1db42"> 6568</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac0e0191ac2c97f2e5dee0771ed3ec0a3"> 6569</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_WIDTH                       1</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3a2197e67db725e3c544ba09ad5e0bbf"> 6570</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_WAKE_SHIFT))&amp;UART_C1_WAKE_MASK)</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gabbe5c7cb60072d535d068446606414c5"> 6571</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga591070f161ecf5cf35b0e6927b5e4c77"> 6572</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga27e66a1ba76310cf569ea4025d5ec9db"> 6573</a></span>&#160;<span class="preprocessor">#define UART_C1_M_WIDTH                          1</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3af9677680bdf096bee0166fef054578"> 6574</a></span>&#160;<span class="preprocessor">#define UART_C1_M(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_M_SHIFT))&amp;UART_C1_M_MASK)</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaaeb3cc3491cd77f71150bfa9cce03518"> 6575</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac773b486d570b26d17a7d522016f683a"> 6576</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac039b1fed3b769443bcb34e4c4758f5e"> 6577</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_WIDTH                       1</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gada4ce6830d36936f49a6877cbf95ef88"> 6578</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_RSRC_SHIFT))&amp;UART_C1_RSRC_MASK)</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac"> 6579</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac7888d995fd947613eea08bdee534ffc"> 6580</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2361402ac488d2dda56508f23b9ea367"> 6581</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_WIDTH                   1</span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga24b2a5dabba09b799a98658f73767eca"> 6582</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_UARTSWAI_SHIFT))&amp;UART_C1_UARTSWAI_MASK)</span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8"> 6583</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a"> 6584</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gafdc99ebcb82a485e2f70a8f19b3e72af"> 6585</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_WIDTH                      1</span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa1bea216b81e950a7517643e4c53f1b8"> 6586</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_LOOPS_SHIFT))&amp;UART_C1_LOOPS_MASK)</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee"> 6588</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga94f62ff8a45a08ae54b40da725fb245b"> 6589</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga39f5f6447d06e36b3b736b519d99cc0f"> 6590</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_WIDTH                        1</span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga5d861d856f5540b2349706263333089b"> 6591</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_SBK_SHIFT))&amp;UART_C2_SBK_MASK)</span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga279868a42acca3c1eeba8c53bb94b208"> 6592</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa163993d547a96c2ea002ff52e6b0971"> 6593</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga4858a5fcae4268908a424f6789344e27"> 6594</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_WIDTH                        1</span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gadbfac0194fbb2ff77f387fc784c43db9"> 6595</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_RWU_SHIFT))&amp;UART_C2_RWU_MASK)</span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5"> 6596</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c"> 6597</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1fec852891832d3931ca6ea4104016e5"> 6598</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_WIDTH                         1</span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gabc3ac11f306e028e40b72324f9ad2134"> 6599</a></span>&#160;<span class="preprocessor">#define UART_C2_RE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_RE_SHIFT))&amp;UART_C2_RE_MASK)</span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3ac02e42b689641339aadf50ba868492"> 6600</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga249d6d4f12178dac9cb19afecf1b165c"> 6601</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga132d8c21ea8dbb9e170db22397a4e666"> 6602</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_WIDTH                         1</span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga5d3a9fe7e0515bf26c00deeb9feee1f7"> 6603</a></span>&#160;<span class="preprocessor">#define UART_C2_TE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_TE_SHIFT))&amp;UART_C2_TE_MASK)</span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga646831f578232754b613c506d70eb282"> 6604</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaccb0ebb3f9bca9de659c4935cd895b06"> 6605</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gacfc2654279d220912f5189ae3e84dc34"> 6606</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_WIDTH                       1</span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga474c8e26d806cf79cbddfdf496fc0364"> 6607</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_ILIE_SHIFT))&amp;UART_C2_ILIE_MASK)</span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa2cb31ebff38bb70191a8852eb0216aa"> 6608</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga586c552161616eeaf685b689dde5543a"> 6609</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga752e04169ef81aecbe73926818457f64"> 6610</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_WIDTH                        1</span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaed8f6d904d9a0d90e1d229c80feba333"> 6611</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_RIE_SHIFT))&amp;UART_C2_RIE_MASK)</span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga74dd6677d7d42454ae44951e847f13bc"> 6612</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga65e55db1b4ca8940fee39d77256fbcaf"> 6613</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga74ccb24f469f90b258e4b11754908dbf"> 6614</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_WIDTH                       1</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gad31f5502fa085d8e935b3b0b39e2bc1c"> 6615</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_TCIE_SHIFT))&amp;UART_C2_TCIE_MASK)</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga0b4f935e44fda4076d7c8964c9d1e409"> 6616</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa216636f49f8f34524a376362792be1c"> 6617</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga978a4bc6f8aa6c5c2a42206aca30bd67"> 6618</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_WIDTH                        1</span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gabf3aa2f03e44054106f21bf212203ef0"> 6619</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_TIE_SHIFT))&amp;UART_C2_TIE_MASK)</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga4116bba67a2cf49c9623e62e3b499ee3"> 6621</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga79ce3db2e0a8eaa687b01942adf36468"> 6622</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae18f7e0b0eb1013cd2a6a50aee8a76ef"> 6623</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_WIDTH                         1</span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2bac368f791a24b95f7f99618b6c4200"> 6624</a></span>&#160;<span class="preprocessor">#define UART_S1_PF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_PF_SHIFT))&amp;UART_S1_PF_MASK)</span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f"> 6625</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2795a7498ce3e3d09703c4cec6378531"> 6626</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga65e678401b8962f6998f556da3fb5dbe"> 6627</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_WIDTH                         1</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga04b763409625dda02fc70e246fe93896"> 6628</a></span>&#160;<span class="preprocessor">#define UART_S1_FE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_FE_SHIFT))&amp;UART_S1_FE_MASK)</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gadfaa4f856facd373c0441b6e89bd87ba"> 6629</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga7b2eb195cce2f086cd1b0c136eced375"> 6630</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga4b86ba22be522e41d467f47aa5c9c8fd"> 6631</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_WIDTH                         1</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga760a28191818b8f67d146ea395e0fe5c"> 6632</a></span>&#160;<span class="preprocessor">#define UART_S1_NF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_NF_SHIFT))&amp;UART_S1_NF_MASK)</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac8102fb901477551dcc8505b3afb5272"> 6633</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga34422d4914b457201229c9e14c74ced6"> 6634</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gafbf83d17cf9e6b54e27cc463536ab908"> 6635</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_WIDTH                         1</span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6a14f8ba40e6532f7ec986123702c119"> 6636</a></span>&#160;<span class="preprocessor">#define UART_S1_OR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_OR_SHIFT))&amp;UART_S1_OR_MASK)</span></div><div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac1b555f14295616d01152013fe7704b9"> 6637</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf3efb8b468c18b3060dfc91b94256f82"> 6638</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa5256d66db2042688645235797ba96b5"> 6639</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_WIDTH                       1</span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga59de164dc42e25b8ecf4625ad1271025"> 6640</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_IDLE_SHIFT))&amp;UART_S1_IDLE_MASK)</span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab62f7e1b8548b5bbe5686f31c4beae61"> 6641</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga346046d0c13d06cc9c382967d1efc56e"> 6642</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac4c922b9b8689ec8536cd7d322df77db"> 6643</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_WIDTH                       1</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac46eb706bfaad219357e4a1968daf839"> 6644</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_RDRF_SHIFT))&amp;UART_S1_RDRF_MASK)</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8a78686c3c82eeb352b85f0699361558"> 6645</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga400fc3dbecf13c75447bbc006c49bdbc"> 6646</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaac969fd841620612679b744d2e3f9f52"> 6647</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_WIDTH                         1</span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6547a749564447be3c48693c268e0373"> 6648</a></span>&#160;<span class="preprocessor">#define UART_S1_TC(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_TC_SHIFT))&amp;UART_S1_TC_MASK)</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa7d30e83d1a7d0a544393186508a667e"> 6649</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c"> 6650</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab96a26c20ec95dd06b46ff7595dc3e44"> 6651</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_WIDTH                       1</span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac96f17340c0eafb40ca8a6688fc08a88"> 6652</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_TDRE_SHIFT))&amp;UART_S1_TDRE_MASK)</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa16c5c48ff5ecf080e485880145828c0"> 6654</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1"> 6655</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga856c1dc4ea688bd88e4e5e20fa87914f"> 6656</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_WIDTH                        1</span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6fb68989d33d0cd0c7908bd5bf3e498b"> 6657</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RAF_SHIFT))&amp;UART_S2_RAF_MASK)</span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b"> 6658</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga192cec151a02a4a29e46b3c061127434"> 6659</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga93c59c3915f65903aa5d6755f3aeb30a"> 6660</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_WIDTH                      1</span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga9530c0874c11c618df017716adb0131b"> 6661</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_LBKDE_SHIFT))&amp;UART_S2_LBKDE_MASK)</span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab2b333a78ce968eece87bcecd87a8673"> 6662</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6b19eb1eefbef73859cc6eec77d863e4"> 6663</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga13b0fa5a5fbb2c763b3a6581148ecfcf"> 6664</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_WIDTH                      1</span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga239a880d2d8279a8d9b91ac1a828735e"> 6665</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_BRK13_SHIFT))&amp;UART_S2_BRK13_MASK)</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac04113c9c307f88a4e51db472d274eee"> 6666</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga9a972894e69ee588eab48c8436be9fde"> 6667</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga942691fb405298c97911ce51e3b7cf6d"> 6668</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_WIDTH                      1</span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga7e1318e556cb7bc793cf3949d11ed655"> 6669</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RWUID_SHIFT))&amp;UART_S2_RWUID_MASK)</span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga80b6af8d528290157cd93b8e33402e9e"> 6670</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc"> 6671</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab1c076eb1ea76e48ba923889a8c1ddcb"> 6672</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_WIDTH                      1</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3cf566570570ff8a6a70e2cbea1959a8"> 6673</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RXINV_SHIFT))&amp;UART_S2_RXINV_MASK)</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga17b9dd16869c5185f2be9c1394fcede5"> 6674</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab5a85582d800238efb298c45e578a83e"> 6675</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8fec31271c2d9b2d88dae21dc3e2d497"> 6676</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_WIDTH                    1</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga459c87da07a68b9fe3cf87e1e1791a96"> 6677</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RXEDGIF_SHIFT))&amp;UART_S2_RXEDGIF_MASK)</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga874d96e3755d584279e6f058522c2c4a"> 6678</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f"> 6679</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga44bf678780e1e8eba835bbcf5de1d5ec"> 6680</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_WIDTH                     1</span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8778da18e412ed69b15b1a99daa53ce3"> 6681</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_LBKDIF_SHIFT))&amp;UART_S2_LBKDIF_MASK)</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gadf1ad2301848b5812b84658d02cc2006"> 6683</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gad14f9faaee56b818a04794694960fa6a"> 6684</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf20385c628bede5cb5ab061ddd96d56b"> 6685</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_WIDTH                       1</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab96d251fa95f8fdd25ae55374c23f698"> 6686</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_PEIE_SHIFT))&amp;UART_C3_PEIE_MASK)</span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2"> 6687</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac08e14a1c915cfa377176fc6d491e38d"> 6688</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga586492ee9c1c43922bc78b296028055e"> 6689</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_WIDTH                       1</span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae7d1ccc17fbd5c274fd85b1e8dca26c3"> 6690</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_FEIE_SHIFT))&amp;UART_C3_FEIE_MASK)</span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1e485aea10f0176919ae060d0ee1d709"> 6691</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae70ab8b995df889314915948d51ae783"> 6692</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga619b18bcc55f05560cb9c82ddf42abe8"> 6693</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_WIDTH                       1</span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga7582f63e07e8c9277c1b946740b7ae65"> 6694</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_NEIE_SHIFT))&amp;UART_C3_NEIE_MASK)</span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga85999d87eca30c526580b0d060f2aff5"> 6695</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3e65d9370ba1e2d05042db7ed72e599b"> 6696</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gadfaaced41a7ba81a0496b697b2bfa75c"> 6697</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_WIDTH                       1</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga04167af161829d23c6b8ab2a6a2a85d0"> 6698</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_ORIE_SHIFT))&amp;UART_C3_ORIE_MASK)</span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579"> 6699</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga99b840aeb5c25012354a1cd40ec35de7"> 6700</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gada40feb950637f42196eafd1dac82b7f"> 6701</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_WIDTH                      1</span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa6ad5229b8a54a92275e3b0df3e7fa34"> 6702</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_TXINV_SHIFT))&amp;UART_C3_TXINV_MASK)</span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae9909f5ed584e6647deec86775f025e7"> 6703</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gafd8df440afc872879f09780112122e6a"> 6704</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa31627230bc28c5087a95eb5228f6285"> 6705</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_WIDTH                      1</span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gad35a402902991eca559706c36b3d03b1"> 6706</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_TXDIR_SHIFT))&amp;UART_C3_TXDIR_MASK)</span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaec915ed2882cf21feb385399e44b5a9b"> 6707</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga98e310521d3edf56770be85701a65142"> 6708</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga58f55db5679cc37a717988eda19f6f74"> 6709</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_WIDTH                         1</span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3b929e2da40f805287829de95e818a27"> 6710</a></span>&#160;<span class="preprocessor">#define UART_C3_T8(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_T8_SHIFT))&amp;UART_C3_T8_MASK)</span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae17bda6e18ad786d2cedf0105976d9dc"> 6711</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gab1799b4eb595a66cc5995e206e001f78"> 6712</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8f4b5c56809016aa28672e6edb316c8e"> 6713</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_WIDTH                         1</span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac668b91c6cd9a74233365d17fdd23f47"> 6714</a></span>&#160;<span class="preprocessor">#define UART_C3_R8(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_R8_SHIFT))&amp;UART_C3_R8_MASK)</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga94aee6b9157bc7a9c420df0d32e9a74f"> 6716</a></span>&#160;<span class="preprocessor">#define UART_D_R0T0_MASK                         0x1u</span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga02f3575616f87fb4ad3ebecd34e9e5e8"> 6717</a></span>&#160;<span class="preprocessor">#define UART_D_R0T0_SHIFT                        0</span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga3294862e7a5acc7e05fa8809021023de"> 6718</a></span>&#160;<span class="preprocessor">#define UART_D_R0T0_WIDTH                        1</span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga47e0718a61d86088c3610ea4d9470503"> 6719</a></span>&#160;<span class="preprocessor">#define UART_D_R0T0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R0T0_SHIFT))&amp;UART_D_R0T0_MASK)</span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8be227e8f3e1d85a53471e62843fb090"> 6720</a></span>&#160;<span class="preprocessor">#define UART_D_R1T1_MASK                         0x2u</span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae42dca2e1f080e29047b80767b1ad134"> 6721</a></span>&#160;<span class="preprocessor">#define UART_D_R1T1_SHIFT                        1</span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga25f4bb76b3b56ebbc31b175c2a3eaf1e"> 6722</a></span>&#160;<span class="preprocessor">#define UART_D_R1T1_WIDTH                        1</span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf621d903197c4841b583657815ca9bf7"> 6723</a></span>&#160;<span class="preprocessor">#define UART_D_R1T1(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R1T1_SHIFT))&amp;UART_D_R1T1_MASK)</span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga91fe538212e8ddaa83619d0663361156"> 6724</a></span>&#160;<span class="preprocessor">#define UART_D_R2T2_MASK                         0x4u</span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2bc644d6343a678027c481a7276f0365"> 6725</a></span>&#160;<span class="preprocessor">#define UART_D_R2T2_SHIFT                        2</span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga0569f7f7e340cb8c6817598ba8fd1793"> 6726</a></span>&#160;<span class="preprocessor">#define UART_D_R2T2_WIDTH                        1</span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaa7489876c12de68797776def9d0e1025"> 6727</a></span>&#160;<span class="preprocessor">#define UART_D_R2T2(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R2T2_SHIFT))&amp;UART_D_R2T2_MASK)</span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf206d6756322fbbc680f6fbf8adb32ad"> 6728</a></span>&#160;<span class="preprocessor">#define UART_D_R3T3_MASK                         0x8u</span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga79c4f0e85437abe944090bec2787e002"> 6729</a></span>&#160;<span class="preprocessor">#define UART_D_R3T3_SHIFT                        3</span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga9532a8e192136788b51835ca63025dfc"> 6730</a></span>&#160;<span class="preprocessor">#define UART_D_R3T3_WIDTH                        1</span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga9cf11cd04a25003681195f25d7364980"> 6731</a></span>&#160;<span class="preprocessor">#define UART_D_R3T3(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R3T3_SHIFT))&amp;UART_D_R3T3_MASK)</span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaccf079a149681c0c44ad35273a0a379e"> 6732</a></span>&#160;<span class="preprocessor">#define UART_D_R4T4_MASK                         0x10u</span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga72a1cfecb08c81730413daeb891473bb"> 6733</a></span>&#160;<span class="preprocessor">#define UART_D_R4T4_SHIFT                        4</span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8aa30aae6a2df2bd3cbfa92deaca6a40"> 6734</a></span>&#160;<span class="preprocessor">#define UART_D_R4T4_WIDTH                        1</span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga6065a39eacee4dcb81bde0d0b98524f0"> 6735</a></span>&#160;<span class="preprocessor">#define UART_D_R4T4(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R4T4_SHIFT))&amp;UART_D_R4T4_MASK)</span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gac364217c4f177099d2de9cb34bbbb46e"> 6736</a></span>&#160;<span class="preprocessor">#define UART_D_R5T5_MASK                         0x20u</span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gae69f7102190028c0404e6ace547ae211"> 6737</a></span>&#160;<span class="preprocessor">#define UART_D_R5T5_SHIFT                        5</span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2364ff7907f3a87be000832b85f9fd71"> 6738</a></span>&#160;<span class="preprocessor">#define UART_D_R5T5_WIDTH                        1</span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga55aced5f316a7abd346dcbc696bf996b"> 6739</a></span>&#160;<span class="preprocessor">#define UART_D_R5T5(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R5T5_SHIFT))&amp;UART_D_R5T5_MASK)</span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga866bfef731e0bc24a2afd8d8131ba93a"> 6740</a></span>&#160;<span class="preprocessor">#define UART_D_R6T6_MASK                         0x40u</span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga2437f29b3af453c9abac355cc0f83f17"> 6741</a></span>&#160;<span class="preprocessor">#define UART_D_R6T6_SHIFT                        6</span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga58380cf0c65d66b05a06bbb71f4157f9"> 6742</a></span>&#160;<span class="preprocessor">#define UART_D_R6T6_WIDTH                        1</span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8c4e8a1cc70f540a54eaa167e1386ec7"> 6743</a></span>&#160;<span class="preprocessor">#define UART_D_R6T6(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R6T6_SHIFT))&amp;UART_D_R6T6_MASK)</span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga1f6a350925baddf74b5d3398c52b648f"> 6744</a></span>&#160;<span class="preprocessor">#define UART_D_R7T7_MASK                         0x80u</span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gad2b538e10e336537f0adf3c63317bc69"> 6745</a></span>&#160;<span class="preprocessor">#define UART_D_R7T7_SHIFT                        7</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga8ca17f066562bf42dfbca9c4a4ec2a81"> 6746</a></span>&#160;<span class="preprocessor">#define UART_D_R7T7_WIDTH                        1</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga41132b2ea8737f39243b92ba427cfc39"> 6747</a></span>&#160;<span class="preprocessor">#define UART_D_R7T7(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_R7T7_SHIFT))&amp;UART_D_R7T7_MASK)</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga51946763b696d9d65cc421b08995923a"> 6749</a></span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga4c44b0d9f3315d9fad52f1c2b9e2d347"> 6750</a></span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga865d3644449286105f068a8398d75faf"> 6751</a></span>&#160;<span class="preprocessor">#define UART_C4_RDMAS_WIDTH                      1</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga174e36d6712031d5fce39d749ba6204f"> 6752</a></span>&#160;<span class="preprocessor">#define UART_C4_RDMAS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_RDMAS_SHIFT))&amp;UART_C4_RDMAS_MASK)</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaddd38f2fce38e0a363744ab50071c471"> 6753</a></span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga60d9c5b3d3d01f52b013c8d22363ff24"> 6754</a></span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#ga767d0c4eaed5726ac65569a045ffd109"> 6755</a></span>&#160;<span class="preprocessor">#define UART_C4_TDMAS_WIDTH                      1</span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group__UART__Register__Masks.html#gaf9f2819e286f06e245108a5d738557c3"> 6756</a></span>&#160;<span class="preprocessor">#define UART_C4_TDMAS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_TDMAS_SHIFT))&amp;UART_C4_TDMAS_MASK)</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;</div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga383bf0c4670c3a7fa72df80f66331a46"> 6765</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;</div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 6767</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#gafb5b1236c1cdf2d9a6464251b791030c"> 6768</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           (UART1)</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;</div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#gac9998d643534960b684d45a60b998421"> 6770</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;</div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 6772</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37"> 6773</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           (UART2)</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;</div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#gacc6561447356c229be264fa294e6cb79"> 6775</a></span>&#160;<span class="preprocessor">#define UART_BASE_ADDRS                          { UART1_BASE, UART2_BASE }</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;</div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group__UART__Peripheral__Access__Layer.html#ga7b34a38b9492a1e1007b2f66383aef17"> 6777</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART1, UART2 }</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;</div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;</div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="comment">/* UART1 */</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gaf95dfcbfc36021f99e8798340dcc61aa"> 6791</a></span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1)</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gae8924d1fd89b33ae7d25b0727dab5c47"> 6792</a></span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1)</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9"> 6793</a></span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1)</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3"> 6794</a></span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1)</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gae890a65a8aad54887a4d9a23096319bf"> 6795</a></span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1)</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga8a58c6b3cb400b875722a32bc5f15388"> 6796</a></span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1)</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga122a5c5271b92663c9a7e922ad8c43c7"> 6797</a></span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1)</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gaf408be28f737716d8e617f2b5c26e6c3"> 6798</a></span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1)</span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048"> 6799</a></span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1)</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="comment">/* UART2 */</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gab6c00e22f1f8faa36d637551b11a82e4"> 6801</a></span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2)</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8"> 6802</a></span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2)</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gab3c1f144374690a8931e07f23e8a9a47"> 6803</a></span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2)</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c"> 6804</a></span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2)</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gad72d529c07a52334fce106564ba9aa54"> 6805</a></span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2)</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga7d4831e8d28f59a12390b6e915c466d8"> 6806</a></span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2)</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8"> 6807</a></span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2)</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b"> 6808</a></span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2)</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group__UART__Register__Accessor__Macros.html#gae087e956683e43bc1a108d3a71bd2c5c"> 6809</a></span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2)</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;</div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;</div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="comment">   -- UART0 Peripheral Access Layer</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;</div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="structUART0__Type.html"> 6831</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="structUART0__Type.html#acba0923f8b819e440f2855d6054e42a2"> 6832</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#acba0923f8b819e440f2855d6054e42a2">BDH</a>;                                </div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="structUART0__Type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e"> 6833</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e">BDL</a>;                                </div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="structUART0__Type.html#aee846649aa640625ebda22e421a8b276"> 6834</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#aee846649aa640625ebda22e421a8b276">C1</a>;                                 </div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a87e104e8342e5d79465af06775310486"> 6835</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a87e104e8342e5d79465af06775310486">C2</a>;                                 </div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="structUART0__Type.html#ab05b7fdb5e480aad81590f74e965fa3b"> 6836</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#ab05b7fdb5e480aad81590f74e965fa3b">S1</a>;                                 </div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a31f4fbe840f89695dac13d9541002d5a"> 6837</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a31f4fbe840f89695dac13d9541002d5a">S2</a>;                                 </div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="structUART0__Type.html#aae963e17256f95d94a6c785401e2a717"> 6838</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#aae963e17256f95d94a6c785401e2a717">C3</a>;                                 </div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a734d6b60b4597e0e0fdbff02009cca85"> 6839</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a734d6b60b4597e0e0fdbff02009cca85">D</a>;                                  </div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a154424bb0536f6a33640663f13e2b621"> 6840</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a154424bb0536f6a33640663f13e2b621">MA1</a>;                                </div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a67c3b478ecf8133701bb898c68d7ebd5"> 6841</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a67c3b478ecf8133701bb898c68d7ebd5">MA2</a>;                                </div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a7a188471da28d30cc94dacf6ad1bf9bc"> 6842</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a7a188471da28d30cc94dacf6ad1bf9bc">C4</a>;                                 </div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="structUART0__Type.html#a7134612756edcce94990b51fcb4d99db"> 6843</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUART0__Type.html#a7134612756edcce94990b51fcb4d99db">C5</a>;                                 </div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;} <a class="code" href="structUART0__Type.html">UART0_Type</a>, *<a class="code" href="group__UART0__Peripheral__Access__Layer.html#ga5bc44fbe2b0f3a65875910a551b986e4">UART0_MemMapPtr</a>;</div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;</div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;</div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">/* UART0 - Register accessors */</span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga92a738cb5fe10aaf02d85fb5c5b6a936"> 6857</a></span>&#160;<span class="preprocessor">#define UART0_BDH_REG(base)                      ((base)-&gt;BDH)</span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#gab76185bb7da61762628de2ad9b344da0"> 6858</a></span>&#160;<span class="preprocessor">#define UART0_BDL_REG(base)                      ((base)-&gt;BDL)</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#gae73e3f20d2d62db8a394ae91114f482d"> 6859</a></span>&#160;<span class="preprocessor">#define UART0_C1_REG(base)                       ((base)-&gt;C1)</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga040e10b824110fe8f17ea29b980de16c"> 6860</a></span>&#160;<span class="preprocessor">#define UART0_C2_REG(base)                       ((base)-&gt;C2)</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#gacc27239085f84d5e5e4522405f885258"> 6861</a></span>&#160;<span class="preprocessor">#define UART0_S1_REG(base)                       ((base)-&gt;S1)</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga60ac479ecfdaf9c926820c8d9fa304a3"> 6862</a></span>&#160;<span class="preprocessor">#define UART0_S2_REG(base)                       ((base)-&gt;S2)</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga35fad3cd1f0ba155d9633ee934e8558b"> 6863</a></span>&#160;<span class="preprocessor">#define UART0_C3_REG(base)                       ((base)-&gt;C3)</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga1ee897419a523f18221caa3abe1b3159"> 6864</a></span>&#160;<span class="preprocessor">#define UART0_D_REG(base)                        ((base)-&gt;D)</span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga7eaf50c73e903f89f97370dd87c507a5"> 6865</a></span>&#160;<span class="preprocessor">#define UART0_MA1_REG(base)                      ((base)-&gt;MA1)</span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga94d24feeb28228679ff183703948cd1c"> 6866</a></span>&#160;<span class="preprocessor">#define UART0_MA2_REG(base)                      ((base)-&gt;MA2)</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga3f4e82f4aa7ddbd86f04a6acff85b938"> 6867</a></span>&#160;<span class="preprocessor">#define UART0_C4_REG(base)                       ((base)-&gt;C4)</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga6ada2400c47eb55801b267941220c48a"> 6868</a></span>&#160;<span class="preprocessor">#define UART0_C5_REG(base)                       ((base)-&gt;C5)</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;</div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="comment">   -- UART0 Register Masks</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga594b77e6abc9054650d85c9d7e2c4cfa"> 6885</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_MASK                       0x1Fu</span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5262e2ab11a18782a8cceb9a63affe27"> 6886</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_SHIFT                      0</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga68f538bc8792790f78ab17d22f4f67ec"> 6887</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_WIDTH                      5</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaaab64986eac86f67040cce306b41e610"> 6888</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBR_SHIFT))&amp;UART0_BDH_SBR_MASK)</span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaed905f161d823efa3beca3e0e93d39ff"> 6889</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_MASK                      0x20u</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad8909b0c50ce1d7436a2bdb2d99cce1a"> 6890</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_SHIFT                     5</span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga143c039af69c413dcb778f3c1df38ce3"> 6891</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_WIDTH                     1</span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga28cc7bac68fd4343ac36c445a109553b"> 6892</a></span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBNS_SHIFT))&amp;UART0_BDH_SBNS_MASK)</span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga345980eca350a190e8fc3e39109a0eea"> 6893</a></span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_MASK                   0x40u</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad8f5143553887979638377da46673dfc"> 6894</a></span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_SHIFT                  6</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9b56a3e31ea58a33a205fd079a421d5d"> 6895</a></span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_WIDTH                  1</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac78dd0d8ee8b34c1152832842bed5b39"> 6896</a></span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_RXEDGIE_SHIFT))&amp;UART0_BDH_RXEDGIE_MASK)</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga84132309b565d272671dde5d912a1611"> 6897</a></span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_MASK                    0x80u</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae43cfa2facfc6b00c2a7b75ed410f407"> 6898</a></span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_SHIFT                   7</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga990cc9685ca18e1ac7ceee29cc5dbb0c"> 6899</a></span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_WIDTH                   1</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae3c0b7933918a098799a74144e92eb53"> 6900</a></span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_LBKDIE_SHIFT))&amp;UART0_BDH_LBKDIE_MASK)</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga63fd23d0429a94909f330f711cccd226"> 6902</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_MASK                       0xFFu</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab076db54da38acfc6ba27dfa8431a8b2"> 6903</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_SHIFT                      0</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf35fad79c3f8adb4f5d011b10f771c53"> 6904</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_WIDTH                      8</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga3ab33671ed0cd6f39fe5b6fb2b7a7380"> 6905</a></span>&#160;<span class="preprocessor">#define UART0_BDL_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDL_SBR_SHIFT))&amp;UART0_BDL_SBR_MASK)</span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaba11d4d0be5a31499a920b0d6904006d"> 6907</a></span>&#160;<span class="preprocessor">#define UART0_C1_PT_MASK                         0x1u</span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga0e72f6045ea89531d37017231952256b"> 6908</a></span>&#160;<span class="preprocessor">#define UART0_C1_PT_SHIFT                        0</span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga45caca4e94bb53d318865a6e5ae9038e"> 6909</a></span>&#160;<span class="preprocessor">#define UART0_C1_PT_WIDTH                        1</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga801762e79dbf4ba88ea84a5facea12f6"> 6910</a></span>&#160;<span class="preprocessor">#define UART0_C1_PT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_PT_SHIFT))&amp;UART0_C1_PT_MASK)</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7f5131b82519abb6471ec8054dc8ccef"> 6911</a></span>&#160;<span class="preprocessor">#define UART0_C1_PE_MASK                         0x2u</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad8d18bd21ce855fe14fff0d932059faf"> 6912</a></span>&#160;<span class="preprocessor">#define UART0_C1_PE_SHIFT                        1</span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga6a95df12f303239ddbea0ff8b8a92646"> 6913</a></span>&#160;<span class="preprocessor">#define UART0_C1_PE_WIDTH                        1</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9cc79a0cb50b11b1d0df87095b15f77d"> 6914</a></span>&#160;<span class="preprocessor">#define UART0_C1_PE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_PE_SHIFT))&amp;UART0_C1_PE_MASK)</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga863c39adcb21a4547a5b9fcf85c06767"> 6915</a></span>&#160;<span class="preprocessor">#define UART0_C1_ILT_MASK                        0x4u</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa387ac068b517ea550833cc7353e25fe"> 6916</a></span>&#160;<span class="preprocessor">#define UART0_C1_ILT_SHIFT                       2</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga57a9fc949cd1e6ed85055644409b7690"> 6917</a></span>&#160;<span class="preprocessor">#define UART0_C1_ILT_WIDTH                       1</span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaafa50f1f783197adda15a19b9b5e3f14"> 6918</a></span>&#160;<span class="preprocessor">#define UART0_C1_ILT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_ILT_SHIFT))&amp;UART0_C1_ILT_MASK)</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga1c197c081ab6caac9a511196ca179a12"> 6919</a></span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_MASK                       0x8u</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab94505f50416420f95a9b016940fb956"> 6920</a></span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_SHIFT                      3</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga6a0053084e1e05e908da3d5b8246f6ff"> 6921</a></span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_WIDTH                      1</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4f70cc83ae2dd3622b63dd63df94f0b8"> 6922</a></span>&#160;<span class="preprocessor">#define UART0_C1_WAKE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_WAKE_SHIFT))&amp;UART0_C1_WAKE_MASK)</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gabdd6ccef43f8d2a143ed2cbd16b94cf1"> 6923</a></span>&#160;<span class="preprocessor">#define UART0_C1_M_MASK                          0x10u</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8d31680c97fb0821a0613ea8edc4982e"> 6924</a></span>&#160;<span class="preprocessor">#define UART0_C1_M_SHIFT                         4</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga48c869cce0b4276d8ddedbf8a19ea2b6"> 6925</a></span>&#160;<span class="preprocessor">#define UART0_C1_M_WIDTH                         1</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga03758f05e11552a6619e43391af5b45e"> 6926</a></span>&#160;<span class="preprocessor">#define UART0_C1_M(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_M_SHIFT))&amp;UART0_C1_M_MASK)</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga746b65fa3c8e5bb60aa81f98984ea2a3"> 6927</a></span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_MASK                       0x20u</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga6c6190c9625b3cae766cb5e83ec51ee9"> 6928</a></span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_SHIFT                      5</span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5636863b6f8210c88063a4813c2905ab"> 6929</a></span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_WIDTH                      1</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga94948f98b9d1915a7d5c97359b5204cc"> 6930</a></span>&#160;<span class="preprocessor">#define UART0_C1_RSRC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_RSRC_SHIFT))&amp;UART0_C1_RSRC_MASK)</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga96d43575fd3133661535f83017c89298"> 6931</a></span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_MASK                     0x40u</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5d6e4f4ab4b49ca54f600ff72198acbb"> 6932</a></span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_SHIFT                    6</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga3dd03ba18d3feab4d7fd55ffad2337ec"> 6933</a></span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_WIDTH                    1</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga599b31cbcc1a3d40d25651b3fa9b4e46"> 6934</a></span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_DOZEEN_SHIFT))&amp;UART0_C1_DOZEEN_MASK)</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga652e29ee005896dc658da4a9f4b45648"> 6935</a></span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_MASK                      0x80u</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga314b9a28f9ddde7c21b9c62b8bbab5a4"> 6936</a></span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_SHIFT                     7</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga953350ae7bda4ebd08914e5200c43db3"> 6937</a></span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_WIDTH                     1</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga47d857f162ae935338827e4c4d5296e7"> 6938</a></span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_LOOPS_SHIFT))&amp;UART0_C1_LOOPS_MASK)</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga13e4f48ae7752289f4d05530569f86a2"> 6940</a></span>&#160;<span class="preprocessor">#define UART0_C2_SBK_MASK                        0x1u</span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa10ba8ef529e39693f0e8101fdec07fc"> 6941</a></span>&#160;<span class="preprocessor">#define UART0_C2_SBK_SHIFT                       0</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad0747affb1eb65b02155878350f78dc1"> 6942</a></span>&#160;<span class="preprocessor">#define UART0_C2_SBK_WIDTH                       1</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7e6eec4d6324d479c54894ae7b0ac513"> 6943</a></span>&#160;<span class="preprocessor">#define UART0_C2_SBK(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_SBK_SHIFT))&amp;UART0_C2_SBK_MASK)</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae7b3477741c9fb0783930456da17ac03"> 6944</a></span>&#160;<span class="preprocessor">#define UART0_C2_RWU_MASK                        0x2u</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga2b35477c4d08786d549ff1908f1571e7"> 6945</a></span>&#160;<span class="preprocessor">#define UART0_C2_RWU_SHIFT                       1</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae655bd0e3c7360a0cccdd05364320d99"> 6946</a></span>&#160;<span class="preprocessor">#define UART0_C2_RWU_WIDTH                       1</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga09b81fa43916afef74be2f60a47ca4a8"> 6947</a></span>&#160;<span class="preprocessor">#define UART0_C2_RWU(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_RWU_SHIFT))&amp;UART0_C2_RWU_MASK)</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac49427a605bbd952edc2790821b19161"> 6948</a></span>&#160;<span class="preprocessor">#define UART0_C2_RE_MASK                         0x4u</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9b0dc4fdd0de7040c2aa8746f9b0465e"> 6949</a></span>&#160;<span class="preprocessor">#define UART0_C2_RE_SHIFT                        2</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9903d5a12d6781632e3b3529c7772b23"> 6950</a></span>&#160;<span class="preprocessor">#define UART0_C2_RE_WIDTH                        1</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga2c141af4ee38c8a4f7a6bc7985f07390"> 6951</a></span>&#160;<span class="preprocessor">#define UART0_C2_RE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_RE_SHIFT))&amp;UART0_C2_RE_MASK)</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga78c914234e9656aaa12582b408a31e64"> 6952</a></span>&#160;<span class="preprocessor">#define UART0_C2_TE_MASK                         0x8u</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gadde2643c4aa03640ab1cf95ba8e07176"> 6953</a></span>&#160;<span class="preprocessor">#define UART0_C2_TE_SHIFT                        3</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf665bd500f2b92dcede7ccbec16d47ea"> 6954</a></span>&#160;<span class="preprocessor">#define UART0_C2_TE_WIDTH                        1</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad4144cc7585b9fefad402c04d8ade1b9"> 6955</a></span>&#160;<span class="preprocessor">#define UART0_C2_TE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_TE_SHIFT))&amp;UART0_C2_TE_MASK)</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga10be4cac887b9aa3c11bbfef25808578"> 6956</a></span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_MASK                       0x10u</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4ab02fff3512ff6b92e5aecd62049c39"> 6957</a></span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_SHIFT                      4</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa6d6c1ba98b4db3755c9743513ed8bb1"> 6958</a></span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_WIDTH                      1</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga3a0d55dbcc29e1807833826e8c7bc429"> 6959</a></span>&#160;<span class="preprocessor">#define UART0_C2_ILIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_ILIE_SHIFT))&amp;UART0_C2_ILIE_MASK)</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9e2ddb43bcd4b9554e0c7a6fa0402efb"> 6960</a></span>&#160;<span class="preprocessor">#define UART0_C2_RIE_MASK                        0x20u</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac718305b3ddae3fe258e2735f8a074bf"> 6961</a></span>&#160;<span class="preprocessor">#define UART0_C2_RIE_SHIFT                       5</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4940a06df12c2141487a4f02a4a44537"> 6962</a></span>&#160;<span class="preprocessor">#define UART0_C2_RIE_WIDTH                       1</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga63b03f3b2f9c088e6a5b41c12bf691a5"> 6963</a></span>&#160;<span class="preprocessor">#define UART0_C2_RIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_RIE_SHIFT))&amp;UART0_C2_RIE_MASK)</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8d9362d72300e5dcee78580a773b60c9"> 6964</a></span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_MASK                       0x40u</span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga019da6a7871d38f10460ea7ff32b54cc"> 6965</a></span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_SHIFT                      6</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga60c11f48b1a149f0171d36cd9c705749"> 6966</a></span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_WIDTH                      1</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga776bd5633161cd4c8ad2e5c747820dfe"> 6967</a></span>&#160;<span class="preprocessor">#define UART0_C2_TCIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_TCIE_SHIFT))&amp;UART0_C2_TCIE_MASK)</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga57c06364890b354bb04a5f968fc95c42"> 6968</a></span>&#160;<span class="preprocessor">#define UART0_C2_TIE_MASK                        0x80u</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga3d54c6b6f2942f117b23a3dd9b53ec2e"> 6969</a></span>&#160;<span class="preprocessor">#define UART0_C2_TIE_SHIFT                       7</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac898e7039e508339c484024e0ece4287"> 6970</a></span>&#160;<span class="preprocessor">#define UART0_C2_TIE_WIDTH                       1</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae3cb1f7dfd12203f3ed58fee3b57b13f"> 6971</a></span>&#160;<span class="preprocessor">#define UART0_C2_TIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_TIE_SHIFT))&amp;UART0_C2_TIE_MASK)</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaec8a65a2e60f3455e64b085accacb3ef"> 6973</a></span>&#160;<span class="preprocessor">#define UART0_S1_PF_MASK                         0x1u</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga28bf9a70a8a7b24b889512625d6df39d"> 6974</a></span>&#160;<span class="preprocessor">#define UART0_S1_PF_SHIFT                        0</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga758a951f248451b9c901dd9eb2e74b9a"> 6975</a></span>&#160;<span class="preprocessor">#define UART0_S1_PF_WIDTH                        1</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga62f9a8b905e15e77e81fe1f338f9ee3a"> 6976</a></span>&#160;<span class="preprocessor">#define UART0_S1_PF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_PF_SHIFT))&amp;UART0_S1_PF_MASK)</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga1c5be37bf4810fa33dc4a55ff08bb330"> 6977</a></span>&#160;<span class="preprocessor">#define UART0_S1_FE_MASK                         0x2u</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7875ba67c717eabba8e99c077b3ed956"> 6978</a></span>&#160;<span class="preprocessor">#define UART0_S1_FE_SHIFT                        1</span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5ae04493060524dbad2416d654583774"> 6979</a></span>&#160;<span class="preprocessor">#define UART0_S1_FE_WIDTH                        1</span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaad0f8fba169e1e05b4cbc74763d556ec"> 6980</a></span>&#160;<span class="preprocessor">#define UART0_S1_FE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_FE_SHIFT))&amp;UART0_S1_FE_MASK)</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8d428cf6cbd42d46556eb94a1ba90c96"> 6981</a></span>&#160;<span class="preprocessor">#define UART0_S1_NF_MASK                         0x4u</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga345c1c8f761fe45de1be741a581f298b"> 6982</a></span>&#160;<span class="preprocessor">#define UART0_S1_NF_SHIFT                        2</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae111fdbe6778fb90bddc984e804fb409"> 6983</a></span>&#160;<span class="preprocessor">#define UART0_S1_NF_WIDTH                        1</span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga16948af3c3a004163617597cbcda3a03"> 6984</a></span>&#160;<span class="preprocessor">#define UART0_S1_NF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_NF_SHIFT))&amp;UART0_S1_NF_MASK)</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gafe263b65f56ebb135d82f6f380d92503"> 6985</a></span>&#160;<span class="preprocessor">#define UART0_S1_OR_MASK                         0x8u</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga30b721ac10d936a50f083dd8edf63793"> 6986</a></span>&#160;<span class="preprocessor">#define UART0_S1_OR_SHIFT                        3</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga57ef9818ee32bc356b62fbe7b20e744f"> 6987</a></span>&#160;<span class="preprocessor">#define UART0_S1_OR_WIDTH                        1</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga65d7b56532896b64f38de951f0d8101e"> 6988</a></span>&#160;<span class="preprocessor">#define UART0_S1_OR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_OR_SHIFT))&amp;UART0_S1_OR_MASK)</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab6f26cdc2089161970bbd6d77daf345b"> 6989</a></span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_MASK                       0x10u</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac68bfcf79c38331eb53678c7578e5937"> 6990</a></span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_SHIFT                      4</span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf282a1783f2b62fbcfcf334970548482"> 6991</a></span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_WIDTH                      1</span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga550cab9432d6cb2451d5ce3631ccd0eb"> 6992</a></span>&#160;<span class="preprocessor">#define UART0_S1_IDLE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_IDLE_SHIFT))&amp;UART0_S1_IDLE_MASK)</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gabfc8c446e35e26275bc966d2a9c50115"> 6993</a></span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_MASK                       0x20u</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga64f8830cd7e5c3c69d91f4747137f323"> 6994</a></span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_SHIFT                      5</span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gabbde4c3014afd35b448a816ecf316923"> 6995</a></span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_WIDTH                      1</span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga16262ed97bc6d3052d48d9fe2455e847"> 6996</a></span>&#160;<span class="preprocessor">#define UART0_S1_RDRF(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_RDRF_SHIFT))&amp;UART0_S1_RDRF_MASK)</span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga0d63e21fc62457b6a441c82d0ed21980"> 6997</a></span>&#160;<span class="preprocessor">#define UART0_S1_TC_MASK                         0x40u</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga00448db2843a19047ebd7ae86f2cb1fd"> 6998</a></span>&#160;<span class="preprocessor">#define UART0_S1_TC_SHIFT                        6</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4160c19327db69fde479d618a40e47d2"> 6999</a></span>&#160;<span class="preprocessor">#define UART0_S1_TC_WIDTH                        1</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga31f545d60b16953a4cfc2e2ddfa5de49"> 7000</a></span>&#160;<span class="preprocessor">#define UART0_S1_TC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_TC_SHIFT))&amp;UART0_S1_TC_MASK)</span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga54aac82fa657a6a49064908004abc80d"> 7001</a></span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_MASK                       0x80u</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf1ba1833eeb3d207610024627260a23a"> 7002</a></span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_SHIFT                      7</span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga66270bb3ccf2201a4c7ea70cbd9c6ba6"> 7003</a></span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_WIDTH                      1</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga887c3dc839ccc22f93233a3377e5bb40"> 7004</a></span>&#160;<span class="preprocessor">#define UART0_S1_TDRE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_TDRE_SHIFT))&amp;UART0_S1_TDRE_MASK)</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad94f9eb4b442dddbafa335f05b46fb12"> 7006</a></span>&#160;<span class="preprocessor">#define UART0_S2_RAF_MASK                        0x1u</span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8e9f146d124df7852ee019088189a84a"> 7007</a></span>&#160;<span class="preprocessor">#define UART0_S2_RAF_SHIFT                       0</span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga570e99431eeeefeac062774d3e8ee2bf"> 7008</a></span>&#160;<span class="preprocessor">#define UART0_S2_RAF_WIDTH                       1</span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae9303b470aeaf3f29ffd7187dd9e7efe"> 7009</a></span>&#160;<span class="preprocessor">#define UART0_S2_RAF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RAF_SHIFT))&amp;UART0_S2_RAF_MASK)</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga3347bd085733dc5c1d7ed86259528d60"> 7010</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_MASK                      0x2u</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga79be5f31bb69a54c78a60ae8859caa90"> 7011</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_SHIFT                     1</span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad109835dfdb80a03adaaec081e6e5c12"> 7012</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_WIDTH                     1</span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga454b2b99b1cc8cd5631117c10d27f09b"> 7013</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_LBKDE_SHIFT))&amp;UART0_S2_LBKDE_MASK)</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaeda16004cc22274e11f447311ec15362"> 7014</a></span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_MASK                      0x4u</span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga655fdc462508918f7874cb9078e0336b"> 7015</a></span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_SHIFT                     2</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga0374e61174576a8bcf82b08c9c02245c"> 7016</a></span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_WIDTH                     1</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga12d9e50cf2704adcf2a53edcbc5fdea2"> 7017</a></span>&#160;<span class="preprocessor">#define UART0_S2_BRK13(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_BRK13_SHIFT))&amp;UART0_S2_BRK13_MASK)</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga56d14f088c8bf415092b13fc8a7ff8eb"> 7018</a></span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_MASK                      0x8u</span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga087e7d36d10ab05400ef6a3acbe6f83a"> 7019</a></span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_SHIFT                     3</span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4cc4214a8b1e49a7e49cd1fa9b7b20bf"> 7020</a></span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_WIDTH                     1</span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga55eb764df3941766418856a73603c2b7"> 7021</a></span>&#160;<span class="preprocessor">#define UART0_S2_RWUID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RWUID_SHIFT))&amp;UART0_S2_RWUID_MASK)</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga81c81000cf5906711578a36178776ae9"> 7022</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_MASK                      0x10u</span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7c2ed6447fb3c4daa5ed8fd4b29cffca"> 7023</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_SHIFT                     4</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5c79396324f21278364a02a303e69d23"> 7024</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_WIDTH                     1</span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga06d20e00bf65571adb326bcc02ca9abd"> 7025</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXINV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RXINV_SHIFT))&amp;UART0_S2_RXINV_MASK)</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga3d18e7a9445af9999a425598ae57dd1a"> 7026</a></span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_MASK                       0x20u</span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae193269e5cdcca203195efc7bd5a7e13"> 7027</a></span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_SHIFT                      5</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga039becd6a30c6ca8431183562809daa3"> 7028</a></span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_WIDTH                      1</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9089ba5885b001e890d0e362a62b9346"> 7029</a></span>&#160;<span class="preprocessor">#define UART0_S2_MSBF(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_MSBF_SHIFT))&amp;UART0_S2_MSBF_MASK)</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa8912e7668721bb52173cf2d57d9a2df"> 7030</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_MASK                    0x40u</span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga0e308d65c84418d41a1e1e7e08d2f49a"> 7031</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_SHIFT                   6</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga449b1a544cbe0deed2d2e590a055068c"> 7032</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_WIDTH                   1</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae1fe6097ccbedb75eec55b786b8090e4"> 7033</a></span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RXEDGIF_SHIFT))&amp;UART0_S2_RXEDGIF_MASK)</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac15518365f64c684798c3480deaf83f0"> 7034</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_MASK                     0x80u</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gabeff0aee55751aab92571d26a934a04a"> 7035</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_SHIFT                    7</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab8c8bf751c154ff3deb93d0d2fb1e1e0"> 7036</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_WIDTH                    1</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga82a9cc5f345516847b1ae6d654c5e329"> 7037</a></span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_LBKDIF_SHIFT))&amp;UART0_S2_LBKDIF_MASK)</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga756c38b1457b21e8bc4c364f890b7390"> 7039</a></span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_MASK                       0x1u</span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gafce96820de4fce25539d9bc3f0bee376"> 7040</a></span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_SHIFT                      0</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7b6af612cc93730f0961ad4526b0b574"> 7041</a></span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_WIDTH                      1</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac3ea97e49217dcb48004246c2c043255"> 7042</a></span>&#160;<span class="preprocessor">#define UART0_C3_PEIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_PEIE_SHIFT))&amp;UART0_C3_PEIE_MASK)</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa01da5d1e8dc6f89dc58c0104beba4b2"> 7043</a></span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_MASK                       0x2u</span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaafe99b12e9534395e8c36a86dd3d2e98"> 7044</a></span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_SHIFT                      1</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac6428e4e28e1277c3db7b424286a696f"> 7045</a></span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_WIDTH                      1</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga92ba8d5cee67d95b381502e23337aefd"> 7046</a></span>&#160;<span class="preprocessor">#define UART0_C3_FEIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_FEIE_SHIFT))&amp;UART0_C3_FEIE_MASK)</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga44fe8fd48c0fac9eda6b76bba6174f45"> 7047</a></span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_MASK                       0x4u</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga60c064efad2eef2bc2ebebe2c0ffd1b9"> 7048</a></span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_SHIFT                      2</span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaaf1fb30d9e46222d1bd0eeaa826544d3"> 7049</a></span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_WIDTH                      1</span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf4a8e570921120844bb64e9ad2f5f042"> 7050</a></span>&#160;<span class="preprocessor">#define UART0_C3_NEIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_NEIE_SHIFT))&amp;UART0_C3_NEIE_MASK)</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga728e7b520b1f4122c701a1fec02dce60"> 7051</a></span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_MASK                       0x8u</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga01878e41bfd1652bb4c6e4a27a11dd68"> 7052</a></span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_SHIFT                      3</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga6d4dc16d0a60378705064ada3752f984"> 7053</a></span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_WIDTH                      1</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga23050cf1139deb02fb06c76d4cafbff9"> 7054</a></span>&#160;<span class="preprocessor">#define UART0_C3_ORIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_ORIE_SHIFT))&amp;UART0_C3_ORIE_MASK)</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaead58bbfecceef15fc563180b19dea48"> 7055</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_MASK                      0x10u</span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7866d64fd9c0f5acb07399d3d575902f"> 7056</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_SHIFT                     4</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac9ccab82968bae706e6ac76d8ebfa42a"> 7057</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_WIDTH                     1</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7fdb71cd92d7dc2c0b76ddd90aa459d1"> 7058</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXINV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_TXINV_SHIFT))&amp;UART0_C3_TXINV_MASK)</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae1d9928e86dff5aff4ba866ce4c26476"> 7059</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_MASK                      0x20u</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8fd1bcbe36bf2b15e1f5bcd945271fd5"> 7060</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_SHIFT                     5</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga40193bf3ef8b4885635f36937d77c48f"> 7061</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_WIDTH                     1</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga139473e7a2b22e32e0a7c4b6f079a5a8"> 7062</a></span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_TXDIR_SHIFT))&amp;UART0_C3_TXDIR_MASK)</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gafa2d2629bdfbedfd82f87d7abe60ef25"> 7063</a></span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_MASK                       0x40u</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac12f14417be540ea9b0a593ff16ab0cc"> 7064</a></span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_SHIFT                      6</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae23732bc437621ae1ff3bf3efae62e27"> 7065</a></span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_WIDTH                      1</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad34014bafe993ac72cb0e8abb55ec6dd"> 7066</a></span>&#160;<span class="preprocessor">#define UART0_C3_R9T8(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_R9T8_SHIFT))&amp;UART0_C3_R9T8_MASK)</span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga97ddd31ea21c76d2e25425f34a5ceeae"> 7067</a></span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_MASK                       0x80u</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga18a7c7bb418d9b5cf9149d7feb365da3"> 7068</a></span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_SHIFT                      7</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaccec4b73ec1a2793b7b067eb82ca751a"> 7069</a></span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_WIDTH                      1</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf5cfa89848dd92f772216c4f48a476d3"> 7070</a></span>&#160;<span class="preprocessor">#define UART0_C3_R8T9(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_R8T9_SHIFT))&amp;UART0_C3_R8T9_MASK)</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gafb52d25fd02d9e7f20c4e2c15b1b4582"> 7072</a></span>&#160;<span class="preprocessor">#define UART0_D_R0T0_MASK                        0x1u</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad74330f7b3c879005943f6bfb6641578"> 7073</a></span>&#160;<span class="preprocessor">#define UART0_D_R0T0_SHIFT                       0</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga6301efa28700e30d4c6f5acb5e3cf7fe"> 7074</a></span>&#160;<span class="preprocessor">#define UART0_D_R0T0_WIDTH                       1</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7f703b5220a1590cd5c1d0bd01cc6fd3"> 7075</a></span>&#160;<span class="preprocessor">#define UART0_D_R0T0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R0T0_SHIFT))&amp;UART0_D_R0T0_MASK)</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga814724f492eb31ac3d56cf7b4c639cdf"> 7076</a></span>&#160;<span class="preprocessor">#define UART0_D_R1T1_MASK                        0x2u</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga1032022de13132a13b5e09a30839b493"> 7077</a></span>&#160;<span class="preprocessor">#define UART0_D_R1T1_SHIFT                       1</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga17c74f45ffcd5f81a828ac7734696a07"> 7078</a></span>&#160;<span class="preprocessor">#define UART0_D_R1T1_WIDTH                       1</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad0381698ff56eda0627d435e8723f4cc"> 7079</a></span>&#160;<span class="preprocessor">#define UART0_D_R1T1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R1T1_SHIFT))&amp;UART0_D_R1T1_MASK)</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa584f3ebf164a497e3008771d511fc7b"> 7080</a></span>&#160;<span class="preprocessor">#define UART0_D_R2T2_MASK                        0x4u</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8fbb4283aa79977ed0f576dfd3960f64"> 7081</a></span>&#160;<span class="preprocessor">#define UART0_D_R2T2_SHIFT                       2</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga26f49511a94038e57a031cec2c7ce80e"> 7082</a></span>&#160;<span class="preprocessor">#define UART0_D_R2T2_WIDTH                       1</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga277dd7d76f6ee7784f6ed92ecaccb6ad"> 7083</a></span>&#160;<span class="preprocessor">#define UART0_D_R2T2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R2T2_SHIFT))&amp;UART0_D_R2T2_MASK)</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gadfa2cd1862bf6eb53ee9ac5da895aafe"> 7084</a></span>&#160;<span class="preprocessor">#define UART0_D_R3T3_MASK                        0x8u</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga8b40852e3caf9131f78ca2a2238c5a5d"> 7085</a></span>&#160;<span class="preprocessor">#define UART0_D_R3T3_SHIFT                       3</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga84b5677eba5aa682a35972af4b727601"> 7086</a></span>&#160;<span class="preprocessor">#define UART0_D_R3T3_WIDTH                       1</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab21c3ca1ce67a2263c999b377f64a836"> 7087</a></span>&#160;<span class="preprocessor">#define UART0_D_R3T3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R3T3_SHIFT))&amp;UART0_D_R3T3_MASK)</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9ef0e5c43310e85c56accdcac2193bd7"> 7088</a></span>&#160;<span class="preprocessor">#define UART0_D_R4T4_MASK                        0x10u</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae0e84ea8d517404064d82a8fac69e39a"> 7089</a></span>&#160;<span class="preprocessor">#define UART0_D_R4T4_SHIFT                       4</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab7db06264df1c6d08aa3652e8f677ca7"> 7090</a></span>&#160;<span class="preprocessor">#define UART0_D_R4T4_WIDTH                       1</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac813f2ec52756283d55ccc49fe29cc0b"> 7091</a></span>&#160;<span class="preprocessor">#define UART0_D_R4T4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R4T4_SHIFT))&amp;UART0_D_R4T4_MASK)</span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaaeccc9a4eea797b215e73defa6eb7fbb"> 7092</a></span>&#160;<span class="preprocessor">#define UART0_D_R5T5_MASK                        0x20u</span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad5485d0f250bb194d8c7722f76666178"> 7093</a></span>&#160;<span class="preprocessor">#define UART0_D_R5T5_SHIFT                       5</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gae24907f53f3f9d68be7e8e765bff7d42"> 7094</a></span>&#160;<span class="preprocessor">#define UART0_D_R5T5_WIDTH                       1</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga116b6ace1867870c08f936c41d0a31b3"> 7095</a></span>&#160;<span class="preprocessor">#define UART0_D_R5T5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R5T5_SHIFT))&amp;UART0_D_R5T5_MASK)</span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad555e177bcea7c90924e5a98be00380c"> 7096</a></span>&#160;<span class="preprocessor">#define UART0_D_R6T6_MASK                        0x40u</span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga1083033a9d6894a5c264dac4f7dc67ce"> 7097</a></span>&#160;<span class="preprocessor">#define UART0_D_R6T6_SHIFT                       6</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gafca88fe9b346c80f3dc63b1b1b321ec3"> 7098</a></span>&#160;<span class="preprocessor">#define UART0_D_R6T6_WIDTH                       1</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga870b2190f4d56e56a4159a01feca53e6"> 7099</a></span>&#160;<span class="preprocessor">#define UART0_D_R6T6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R6T6_SHIFT))&amp;UART0_D_R6T6_MASK)</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab3a6b86f1cf57c7559bd4200509a354b"> 7100</a></span>&#160;<span class="preprocessor">#define UART0_D_R7T7_MASK                        0x80u</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gabe35832ee13e5e5b6ab53ad6f357bac2"> 7101</a></span>&#160;<span class="preprocessor">#define UART0_D_R7T7_SHIFT                       7</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga61a51a69b75fdb92ee90a5599204396b"> 7102</a></span>&#160;<span class="preprocessor">#define UART0_D_R7T7_WIDTH                       1</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaea15f35b03da11c5821e15969474cba0"> 7103</a></span>&#160;<span class="preprocessor">#define UART0_D_R7T7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R7T7_SHIFT))&amp;UART0_D_R7T7_MASK)</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9eedde4d09d80e7f305d5217aa6b894f"> 7105</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA_MASK                        0xFFu</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga97f0146ebe2278bfbb80f350bcb8f238"> 7106</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA_SHIFT                       0</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga28b809bd102505177e5c1d7cbaf5e824"> 7107</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA_WIDTH                       8</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad868c0319c33d444b3aac8c88f4132d3"> 7108</a></span>&#160;<span class="preprocessor">#define UART0_MA1_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA1_MA_SHIFT))&amp;UART0_MA1_MA_MASK)</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga92464fbb6ee7662411228e760fab58d3"> 7110</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA_MASK                        0xFFu</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab09c5cd573077ea52dd66656d8b4157d"> 7111</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA_SHIFT                       0</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaef5570c30d4fbb9d7e06617cb6002b11"> 7112</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA_WIDTH                       8</span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa7fad2b5aec1b6016bbf92af7e66d08c"> 7113</a></span>&#160;<span class="preprocessor">#define UART0_MA2_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA2_MA_SHIFT))&amp;UART0_MA2_MA_MASK)</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf0fa80f61dd1507cc4e5383553ec1182"> 7115</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR_MASK                        0x1Fu</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4c95a628d79af511aa40f6dfca1bb7f5"> 7116</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR_SHIFT                       0</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa80fcc97bca32dc571391722f41a5d2b"> 7117</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR_WIDTH                       5</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa4a674d646973acd2cf8c42c70d854c2"> 7118</a></span>&#160;<span class="preprocessor">#define UART0_C4_OSR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_OSR_SHIFT))&amp;UART0_C4_OSR_MASK)</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga778c67fb72d292b38f63c9381650b13f"> 7119</a></span>&#160;<span class="preprocessor">#define UART0_C4_M10_MASK                        0x20u</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab29f680fddde40016111f2aef73cc7b2"> 7120</a></span>&#160;<span class="preprocessor">#define UART0_C4_M10_SHIFT                       5</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab0088151009fba8a0d57b2aa1981849b"> 7121</a></span>&#160;<span class="preprocessor">#define UART0_C4_M10_WIDTH                       1</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga4b98583388ed417419872f3a2ba012c8"> 7122</a></span>&#160;<span class="preprocessor">#define UART0_C4_M10(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_M10_SHIFT))&amp;UART0_C4_M10_MASK)</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga969c6c22e07f6502ff99cbf303b87d23"> 7123</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_MASK                      0x40u</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaeebc760f3af31b66126f430423fc0131"> 7124</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_SHIFT                     6</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga65e15a2fd0f287027d6edde3d77f48a1"> 7125</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_WIDTH                     1</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gac0b44a2132d1bf77f765f385e4a9fcdc"> 7126</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_MAEN2_SHIFT))&amp;UART0_C4_MAEN2_MASK)</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga68a92c3e845ce6ef575114d47d5d447c"> 7127</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_MASK                      0x80u</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga799c5f7dd350d4bd89d04167fa771396"> 7128</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_SHIFT                     7</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gabcbd62b18e1f8c17be4de0671a39ba82"> 7129</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_WIDTH                     1</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga851bf33f7ccdc3410000cebb55a43c37"> 7130</a></span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_MAEN1_SHIFT))&amp;UART0_C4_MAEN1_MASK)</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga6cbc7334e715b4d22547ae185dc63dda"> 7132</a></span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_MASK                  0x1u</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaf769ed12082fb9c441d47f5cdf1117e0"> 7133</a></span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_SHIFT                 0</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga1d66d8fa74f64e22040736b7ef5fa197"> 7134</a></span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_WIDTH                 1</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9cd16ce5797f9b00c334383a64626e89"> 7135</a></span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_RESYNCDIS_SHIFT))&amp;UART0_C5_RESYNCDIS_MASK)</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gaa34159b3052095ce96fa50cc6183de77"> 7136</a></span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_MASK                   0x2u</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga7d1df71b9671df4f50ecb6c1e1518731"> 7137</a></span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_SHIFT                  1</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga9e93cbaa2cdc6ca5f6ca9c1fa8eeca93"> 7138</a></span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_WIDTH                  1</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gad4945400fbc2cb86d996245f10a5eeb9"> 7139</a></span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_BOTHEDGE_SHIFT))&amp;UART0_C5_BOTHEDGE_MASK)</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga75704957ea817d0ea4ef69975008dae1"> 7140</a></span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_MASK                      0x20u</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5074684d000e97fb534e7e1dc22ea172"> 7141</a></span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_SHIFT                     5</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#gab6562e86109676b7fa5f761e3a232223"> 7142</a></span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_WIDTH                     1</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga5ed00a775acb6e3b4049427ded032b3c"> 7143</a></span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_RDMAE_SHIFT))&amp;UART0_C5_RDMAE_MASK)</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga02899afc667f46e4beecd75e31b0fa90"> 7144</a></span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_MASK                      0x80u</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga932dfb6ee4de4ff77a7a7d3154718286"> 7145</a></span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_SHIFT                     7</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga398b6b641032c088192da18979456323"> 7146</a></span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_WIDTH                     1</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group__UART0__Register__Masks.html#ga14e35e7c491ec623145a80e1e4f3fe85"> 7147</a></span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_TDMAE_SHIFT))&amp;UART0_C5_TDMAE_MASK)</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160; <span class="comment">/* end of group UART0_Register_Masks */</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;</div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;</div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="comment">/* UART0 - Peripheral instance base addresses */</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group__UART0__Peripheral__Access__Layer.html#ga7a07348b4332ff6b88abf6092347deba"> 7156</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;</div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group__UART0__Peripheral__Access__Layer.html#ga0508661f121639ffdee7de2353a0def2"> 7158</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART0_Type *)UART0_BASE)</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group__UART0__Peripheral__Access__Layer.html#ga50a02c91ffbd11fa7b4f0c33fe585199"> 7159</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           (UART0)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;</div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group__UART0__Peripheral__Access__Layer.html#ga8a253b5fc7493ab3549d47bee2360c83"> 7161</a></span>&#160;<span class="preprocessor">#define UART0_BASE_ADDRS                         { UART0_BASE }</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;</div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group__UART0__Peripheral__Access__Layer.html#ga9416d89d2bc04eb37311da5910f1c701"> 7163</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTRS                          { UART0 }</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;</div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;</div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">/* UART0 - Register instance definitions */</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga0f086bea96574c5a4b90ff7ce1a99256"> 7177</a></span>&#160;<span class="preprocessor">#define UART0_BDH                                UART0_BDH_REG(UART0)</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2"> 7178</a></span>&#160;<span class="preprocessor">#define UART0_BDL                                UART0_BDL_REG(UART0)</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga74d107fda097e4ca0559efe5ab105cbf"> 7179</a></span>&#160;<span class="preprocessor">#define UART0_C1                                 UART0_C1_REG(UART0)</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#gaa96db8ca05ad8075993439b98fc41e04"> 7180</a></span>&#160;<span class="preprocessor">#define UART0_C2                                 UART0_C2_REG(UART0)</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga36c55a027dd65bed765a4620326c669b"> 7181</a></span>&#160;<span class="preprocessor">#define UART0_S1                                 UART0_S1_REG(UART0)</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb"> 7182</a></span>&#160;<span class="preprocessor">#define UART0_S2                                 UART0_S2_REG(UART0)</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga3c9f4285d3471fb4833ff6cf1131b438"> 7183</a></span>&#160;<span class="preprocessor">#define UART0_C3                                 UART0_C3_REG(UART0)</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1"> 7184</a></span>&#160;<span class="preprocessor">#define UART0_D                                  UART0_D_REG(UART0)</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f"> 7185</a></span>&#160;<span class="preprocessor">#define UART0_MA1                                UART0_MA1_REG(UART0)</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#gaa28e0bdbb01cd6891123e351772bcf41"> 7186</a></span>&#160;<span class="preprocessor">#define UART0_MA2                                UART0_MA2_REG(UART0)</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga872dbf2a778697ea6e01a2d8a8b08869"> 7187</a></span>&#160;<span class="preprocessor">#define UART0_C4                                 UART0_C4_REG(UART0)</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group__UART0__Register__Accessor__Macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3"> 7188</a></span>&#160;<span class="preprocessor">#define UART0_C5                                 UART0_C5_REG(UART0)</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;</div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160; <span class="comment">/* end of group UART0_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;</div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;</div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;</div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="structUSB__Type.html"> 7210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a2e5e3896393e567c46fbcfe1ea92bade"> 7211</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUSB__Type.html#a2e5e3896393e567c46fbcfe1ea92bade">PERID</a>;                              </div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a6d36f60eca98408bc6ff12cc28d251ed"> 7212</a></span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="structUSB__Type.html#afff047b66a448cfa17baf6acf33fd58a"> 7213</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUSB__Type.html#afff047b66a448cfa17baf6acf33fd58a">IDCOMP</a>;                             </div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a03c108fc91074785df5c8034476ba41b"> 7214</a></span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="structUSB__Type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1"> 7215</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUSB__Type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">REV</a>;                                </div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a4c1065fe05d08aa0b1a9ebb22b792fad"> 7216</a></span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a7271c06f949d448fa10196e2bb10bd93"> 7217</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUSB__Type.html#a7271c06f949d448fa10196e2bb10bd93">ADDINFO</a>;                            </div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ae063d183962100c79312f80de30f6ec2"> 7218</a></span>&#160;       uint8_t RESERVED_3[3];</div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a33ddb4989093727ebbeaabdcbb30a9be"> 7219</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a33ddb4989093727ebbeaabdcbb30a9be">OTGISTAT</a>;                           </div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a178a9ac7cb95743638fb64869011acc6"> 7220</a></span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ac63531ec3a52f634997a5f27a938232e"> 7221</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#ac63531ec3a52f634997a5f27a938232e">OTGICR</a>;                             </div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="structUSB__Type.html#af584660e0e75bb6d3adb1ceef432ee7d"> 7222</a></span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="structUSB__Type.html#adb73c0ed8ec05b05499d164fee6a6d9c"> 7223</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#adb73c0ed8ec05b05499d164fee6a6d9c">OTGSTAT</a>;                            </div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a80afd491cb6e206f381f2c2d4551b7fe"> 7224</a></span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a29fdcad4635573158769b379244874c6"> 7225</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a29fdcad4635573158769b379244874c6">OTGCTL</a>;                             </div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="structUSB__Type.html#abe886b0391634fbb8864030a28906ba5"> 7226</a></span>&#160;       uint8_t RESERVED_7[99];</div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="structUSB__Type.html#aaea8dad14f2d470b66a880384aef09d8"> 7227</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#aaea8dad14f2d470b66a880384aef09d8">ISTAT</a>;                              </div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a20a14143f1daa9ff1710ac0fe8221f85"> 7228</a></span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="structUSB__Type.html#afbe12dd614f13edb2741464672b0d411"> 7229</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#afbe12dd614f13edb2741464672b0d411">INTEN</a>;                              </div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a62dddc2d5b0540bfce9a996e179bd5bb"> 7230</a></span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="structUSB__Type.html#af3e1c49392d797dfdc81155e0b37a80b"> 7231</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#af3e1c49392d797dfdc81155e0b37a80b">ERRSTAT</a>;                            </div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="structUSB__Type.html#af09d4c676c247a8b158403b71cb1e37d"> 7232</a></span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a29f6538d60be550166683242c93649a7"> 7233</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a29f6538d60be550166683242c93649a7">ERREN</a>;                              </div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="structUSB__Type.html#aa49caf20185d11f1d99d6bf76b5f5506"> 7234</a></span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a54025377f3daec606230cd235bd81916"> 7235</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUSB__Type.html#a54025377f3daec606230cd235bd81916">STAT</a>;                               </div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a3ea8df52daa41d5c0e490abc2eef7799"> 7236</a></span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ad66155614624c6dbd95f696e1a9f0f35"> 7237</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#ad66155614624c6dbd95f696e1a9f0f35">CTL</a>;                                </div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a36693b79c0c14b9d35e094f69abb79a6"> 7238</a></span>&#160;       uint8_t RESERVED_13[3];</div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a8705f1ca0cd919f17cdd610a401de206"> 7239</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a8705f1ca0cd919f17cdd610a401de206">ADDR</a>;                               </div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ae6cddcd4dfa15a01fd26c06ae9ba27f3"> 7240</a></span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ae38659ba2c226f6bbe8618f9a2437ba3"> 7241</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#ae38659ba2c226f6bbe8618f9a2437ba3">BDTPAGE1</a>;                           </div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a8069ca2a1634217740f9caf832a3cb76"> 7242</a></span>&#160;       uint8_t RESERVED_15[3];</div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="structUSB__Type.html#af0454bfe2e97064f2b6bd616350ec802"> 7243</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#af0454bfe2e97064f2b6bd616350ec802">FRMNUML</a>;                            </div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a8f6c0dd98e8af42c0a35c78e7bf1a4a3"> 7244</a></span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a5d81326ef75b015cfa68f73b9c8434bf"> 7245</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a5d81326ef75b015cfa68f73b9c8434bf">FRMNUMH</a>;                            </div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="structUSB__Type.html#af76d579e23df2af2988c35e9457cdb3c"> 7246</a></span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a58b9187d7f4a00613210eae025612065"> 7247</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a58b9187d7f4a00613210eae025612065">TOKEN</a>;                              </div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="structUSB__Type.html#afa21dddc6273417dfce8f1c988d6b876"> 7248</a></span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a5567027779ec927376c0d8a60d53fb24"> 7249</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a5567027779ec927376c0d8a60d53fb24">SOFTHLD</a>;                            </div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a6203d7337a968bcc6b57727cae8fb713"> 7250</a></span>&#160;       uint8_t RESERVED_19[3];</div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="structUSB__Type.html#af2c91cae21a7dc71675b828c242ff14a"> 7251</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#af2c91cae21a7dc71675b828c242ff14a">BDTPAGE2</a>;                           </div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a05830ef30d6b2cfdbf1ba0a1a984baa7"> 7252</a></span>&#160;       uint8_t RESERVED_20[3];</div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a37e2eedfdddb0094778c619167cac252"> 7253</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a37e2eedfdddb0094778c619167cac252">BDTPAGE3</a>;                           </div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a16290817ed323ec35e60153714e7a37b"> 7254</a></span>&#160;       uint8_t RESERVED_21[11];</div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ae31e5076afa4cee3a94c6b57b374426a"> 7256</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#ae31e5076afa4cee3a94c6b57b374426a">ENDPT</a>;                              </div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a7d0fdec2bab11d450d49677fc0bf729c"> 7259</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a7d0fdec2bab11d450d49677fc0bf729c">USBCTRL</a>;                            </div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ad8a83af36bbc35134d9612c48d9b466c"> 7260</a></span>&#160;       uint8_t RESERVED_22[3];</div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="structUSB__Type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1"> 7261</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="structUSB__Type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">OBSERVE</a>;                            </div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a40698414d014e12dcceb301ec9bb8743"> 7262</a></span>&#160;       uint8_t RESERVED_23[3];</div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a093d9b4052a399ff21b6694034333f08"> 7263</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a093d9b4052a399ff21b6694034333f08">CONTROL</a>;                            </div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="structUSB__Type.html#ab432f6f638acbe7d33e35c8873da3c48"> 7264</a></span>&#160;       uint8_t RESERVED_24[3];</div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a0381c5afae0f997f54326c00e494d71c"> 7265</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a0381c5afae0f997f54326c00e494d71c">USBTRC0</a>;                            </div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a8cb77e5a72b3895968b333b003ba91ce"> 7266</a></span>&#160;       uint8_t RESERVED_25[7];</div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="structUSB__Type.html#a32e51e60eb32b6754162c3e4a9a054e1"> 7267</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="structUSB__Type.html#a32e51e60eb32b6754162c3e4a9a054e1">USBFRMADJUST</a>;                       </div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;} <a class="code" href="structUSB__Type.html">USB_Type</a>, *<a class="code" href="group__USB__Peripheral__Access__Layer.html#ga4ab4b0ab333d718cb18197e03772f425">USB_MemMapPtr</a>;</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">/* USB - Register accessors */</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga61c99097ee83a271dafdfb6b04980cc8"> 7281</a></span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga74152969f2622631ccd8ceccf72c4e7e"> 7282</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gafdbb3ea723c0bb8a1f5bb42e84fbdfe5"> 7283</a></span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga618d42fa57e39a224a30a72f347573fb"> 7284</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga1b290906273a7a293d262a00c3425319"> 7285</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga96be0cb820aa0542e4c046f814b61636"> 7286</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gad50d4233733a0ec8cd3f8bd835aeb9fa"> 7287</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga173b94208c5770ddcb9f9fb76c77d6a6"> 7288</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga0f24e60354c45e02ee9702596e4a5878"> 7289</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga8edd1b1424a6e18f6fe2cd1cbfb886ba"> 7290</a></span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga5dcfe1e668621d53983d793d1a2f8abd"> 7291</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga8128051a5240f8bc046e31d405c67947"> 7292</a></span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga7c8ccd47cc8588700bdbd358f4c8e33f"> 7293</a></span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaf84a262dc6242d1a0f3b47186de660e7"> 7294</a></span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga325912e3ba69a2bd9e7d7a8c1708f8d5"> 7295</a></span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaceabcb5760b3521c323a2a274d692357"> 7296</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga165dc318202eb67407c845711a774a38"> 7297</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaa74a86752b5b1c0effc265f2bc9751da"> 7298</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga14b16a54d217cc3564ff273a9da5120b"> 7299</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga93a35e99748245a1eb946023333f7c2a"> 7300</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gab286bd6bd7c2c180c34f4d819bc6504e"> 7301</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga608e340fcaa827bd85910ed2d058a322"> 7302</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga93e8b132ffc209ad3ba99ba2cbf4f990"> 7303</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaf22fcbe1a661ff87db9323cb4651b357"> 7304</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_COUNT                          16</span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga7e767cbc19006f290fd3acb0bda4b0d7"> 7305</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gacf3b928d262722e221b19407d6fd1d4b"> 7306</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gae70ee8839acefd0aeb3e0c5129b59c76"> 7307</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaff7c1525f5741bfe869a137149371c89"> 7308</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga0c14a322173f3a4dbb3cc4ea025724ae"> 7309</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;</div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;</div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;</div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5"> 7326</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga15b2af97cadcb108b2489e2d29e8957e"> 7327</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaeb68874f59a18f705980c79aa024d27c"> 7328</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_WIDTH                       6</span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad306299b648ed1827f0b4a6ad1c81c1d"> 7329</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga91e5cef0c6203ea503c01ecb0f392819"> 7331</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a"> 7332</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab11c7adca0980106e48f4e2003ebd1cc"> 7333</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_WIDTH                     6</span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga00f75febd050c5d7be60f755cc502eae"> 7334</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga72a356a066674e41e3827b0ccb931e71"> 7336</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab058ebe4be52454e46ef15ce015ac5fd"> 7337</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad20473af8ee58572fda3ee166a68366d"> 7338</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_WIDTH                        8</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4"> 7339</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacb7c792034c73c4861bc8fba6ff4314f"> 7341</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad256dcdfe8443877169b69dbcc8a041e"> 7342</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga350ddc9c014680a08af38e4e05df0b69"> 7343</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_WIDTH                 1</span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacdd8ba22b3c767cd5f2b22b79d861660"> 7344</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IEHOST_SHIFT))&amp;USB_ADDINFO_IEHOST_MASK)</span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e"> 7345</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3332243caa9e2f9cfc49b031ac54cbda"> 7346</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga2886041faa8b0b12a69af229ca0307b2"> 7347</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_WIDTH                 5</span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0ab998135e9b4c5e89fa598b54bf96a3"> 7348</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80"> 7350</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a"> 7351</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa94033ecceeb4beb68343a54f6be9a9f"> 7352</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_WIDTH              1</span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa68e12c05c120ef3e502fc51c84e0786"> 7353</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_AVBUSCHG_SHIFT))&amp;USB_OTGISTAT_AVBUSCHG_MASK)</span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafa204dddd4f034a5085b4599642689d7"> 7354</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad18c5869e529e7edbe3251ee5e3ff33f"> 7355</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga60a1dbc5b21a1bd89ada868036ab339b"> 7356</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_WIDTH            1</span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4108e08daceff6d9a326c385544b42ba"> 7357</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_B_SESS_CHG_SHIFT))&amp;USB_OTGISTAT_B_SESS_CHG_MASK)</span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga859962123dc28f346bafc99263efb811"> 7358</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gabcccd593607e1118c8283f20c69d7512"> 7359</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6c14348099344c2a8c2be4948119c3d6"> 7360</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_WIDTH            1</span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa357c7b1590d5f90c568c26dfa2afa6c"> 7361</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_SESSVLDCHG_SHIFT))&amp;USB_OTGISTAT_SESSVLDCHG_MASK)</span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f"> 7362</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb"> 7363</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga35048a2bf52a52fce95f40085cdd9121"> 7364</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_WIDTH        1</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga085d489cf14ed076782c1ed30a599ee4"> 7365</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG(x)           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_LINE_STATE_CHG_SHIFT))&amp;USB_OTGISTAT_LINE_STATE_CHG_MASK)</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa59b13f2f60173eaf2844dd089a6b31a"> 7366</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga561173eac45ee89d7447416da7747ec2"> 7367</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga77fe1d3ccc1bc0ac366470512d430e10"> 7368</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_WIDTH               1</span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga63d7b00bdc7b172762e10a4c19606efe"> 7369</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_ONEMSEC_SHIFT))&amp;USB_OTGISTAT_ONEMSEC_MASK)</span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga853101783769b0e8f1c68dc63ed5dbbc"> 7370</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac273f68643eb40324f598cb4a275b87b"> 7371</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga38413374ac20dd3fd81d6f220604c951"> 7372</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_WIDTH                 1</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa47014f5edf960ec257bc5d1b8cb1d55"> 7373</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_IDCHG_SHIFT))&amp;USB_OTGISTAT_IDCHG_MASK)</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7754d512762167f81175b40ed5243050"> 7375</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac9ca8070fe9426a83bc59be69471edd3"> 7376</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga15319581f316f1cc31679424d8d50a6e"> 7377</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_WIDTH                 1</span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga06f194e929b2900d37dc38947dad3494"> 7378</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_AVBUSEN_SHIFT))&amp;USB_OTGICR_AVBUSEN_MASK)</span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1"> 7379</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad6d45208ed6411e439be457224176789"> 7380</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga40669cb4ad17ab234ba4acb1b04d5aa4"> 7381</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_WIDTH                 1</span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga71e9f843e6727f7f1e7692749d58710a"> 7382</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_BSESSEN_SHIFT))&amp;USB_OTGICR_BSESSEN_MASK)</span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3"> 7383</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6f1a0dd83404b56be4be006b113f68d8"> 7384</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga459e8f6f2885b980923589b17dd3bc31"> 7385</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_WIDTH               1</span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaefa67a953a6b7cc1ce8359265d288f3c"> 7386</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_SESSVLDEN_SHIFT))&amp;USB_OTGICR_SESSVLDEN_MASK)</span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac9d12e9bdf0d60b52ea0b99c668630af"> 7387</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga1824eae0010a884c2b3bd425cfa2b389"> 7388</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga2ab2e121d25e0d88ecb4d0066de06305"> 7389</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_WIDTH             1</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad0fdbf16d1db801b5c0d724fab29bdcf"> 7390</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN(x)                (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_LINESTATEEN_SHIFT))&amp;USB_OTGICR_LINESTATEEN_MASK)</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec"> 7391</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f"> 7392</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7cb299bd184dc13df550bec511a9fd2f"> 7393</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_WIDTH               1</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa9d4e3dff8875d4766dcc81e91d46491"> 7394</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_ONEMSECEN_SHIFT))&amp;USB_OTGICR_ONEMSECEN_MASK)</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa13997b88383cb1aec6f042ecdb94399"> 7395</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga36d7ef200033a393e023ab06808f7129"> 7396</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga827c22316abb164f75320e732cc1288e"> 7397</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_WIDTH                    1</span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad4246c9dd6d1025b242b2359507b9ac3"> 7398</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_IDEN_SHIFT))&amp;USB_OTGICR_IDEN_MASK)</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaad4e0319a6f42042472b52c8d1ec1c77"> 7400</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga66258b09ad8ec5462b8594ce5ac7384c"> 7401</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaec5e5a50bbc389849301edf48c5072bb"> 7402</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_WIDTH               1</span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5a189909285a57f1076d9c2f860d7b71"> 7403</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_AVBUSVLD_SHIFT))&amp;USB_OTGSTAT_AVBUSVLD_MASK)</span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gabcc7c3e58301a6abc07915a5deb92d39"> 7404</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6eb987e49a137057c02e8f2b26e61724"> 7405</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf86b0ed317356032ebceaa232419c02f"> 7406</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_WIDTH               1</span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga65d653ad5cca1c118a26385b74ab9c40"> 7407</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_BSESSEND_SHIFT))&amp;USB_OTGSTAT_BSESSEND_MASK)</span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9158e279053f0f684c33cba2ec1e68ee"> 7408</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga69ae55ac7a03104ed013c34efa24ef43"> 7409</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga59b3e880dfe00cd9e7476df9ba3c8d8c"> 7410</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_WIDTH               1</span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac1508d9a4ed066ec8eee7c680ae72a8f"> 7411</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_SESS_VLD_SHIFT))&amp;USB_OTGSTAT_SESS_VLD_MASK)</span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga217f22f350652ae8ad2502c2baf8440b"> 7412</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543"> 7413</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae4b512aea7711d10e60befb773d85a95"> 7414</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_WIDTH        1</span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3276c4f80d5d106f48ef29d41a6df5a9"> 7415</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE(x)           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_LINESTATESTABLE_SHIFT))&amp;USB_OTGSTAT_LINESTATESTABLE_MASK)</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf29778bce4dce2841774778e5c566bf5"> 7416</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaac9cb5de36e29af8366533e2c05c31ac"> 7417</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafa1d9c723bb848554e86051f70f153df"> 7418</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_WIDTH              1</span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga15a65fa9c8a41765e1091d1b90e5f8ff"> 7419</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_ONEMSECEN_SHIFT))&amp;USB_OTGSTAT_ONEMSECEN_MASK)</span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab1f78fae0de86d5ced423f41f9d6b098"> 7420</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4f674a8a6d13daeb25950cb78cfa625c"> 7421</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7171d5fbbacb93956a77a04afa39ff4f"> 7422</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_WIDTH                     1</span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gabf0eb7179db616c9d26b69efe70d2366"> 7423</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_ID_SHIFT))&amp;USB_OTGSTAT_ID_MASK)</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6cdb9b59615dfc774914e37d44f17e3a"> 7425</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga45ccee22440e024d6e6096d5607372f6"> 7426</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga03da7af175a0e18fb85a235e48028f70"> 7427</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_WIDTH                   1</span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5e783e811c3f041573490362baacb723"> 7428</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_OTGEN_SHIFT))&amp;USB_OTGCTL_OTGEN_MASK)</span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga929467feea7b1506c205dd78112a8a98"> 7429</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga11854093d47631b4f11f0c50bf7a063f"> 7430</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0b57467a323b3aa96d5c221edcfbd65c"> 7431</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_WIDTH                   1</span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6e3236832190e5a0774872244aab3223"> 7432</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_DMLOW_SHIFT))&amp;USB_OTGCTL_DMLOW_MASK)</span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad6a988a0338aa5fcd511f9644b2375eb"> 7433</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga94318731712f5399af57fefe46ac8cec"> 7434</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafa93fc911eceea6a812265c2630e8a0e"> 7435</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_WIDTH                   1</span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7620238bdd46f65a58ce5713a301bfc5"> 7436</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_DPLOW_SHIFT))&amp;USB_OTGCTL_DPLOW_MASK)</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga58ba9522df4e9a18c7efa0472837c30c"> 7437</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga898efaea515cbbb64826b7685082665f"> 7438</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8f3727a45b37216ad05c0ad0df234214"> 7439</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_WIDTH                  1</span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf606f58fa2872eb5ff39eb9ca5c740bd"> 7440</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_DPHIGH_SHIFT))&amp;USB_OTGCTL_DPHIGH_MASK)</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaacafc35a1c208555b284f9f086708686"> 7442</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad463e743b6bdd9589a499bf654703da0"> 7443</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga884ef7e38fc3f9bcca451aa5a9b07d4c"> 7444</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_WIDTH                   1</span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga017e21472feb64dd84273dd693e72264"> 7445</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_USBRST_SHIFT))&amp;USB_ISTAT_USBRST_MASK)</span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaef490eac989ee78a88372bcbf3b029c6"> 7446</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa4afff6c8a78b6b44f3e314dd4746892"> 7447</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab41303e364e4613145ddcf6180eb373e"> 7448</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_WIDTH                    1</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0c8f9127484432972e279a49a97902b8"> 7449</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_ERROR_SHIFT))&amp;USB_ISTAT_ERROR_MASK)</span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab45774502290aab38038a19110e8558b"> 7450</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb"> 7451</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga417e191f56328e661de722b5d57bc02b"> 7452</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_WIDTH                   1</span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3dec5ce053bffc80185a8b784eb76dcc"> 7453</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_SOFTOK_SHIFT))&amp;USB_ISTAT_SOFTOK_MASK)</span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga12db7650592f7e48ae702b71d1728c98"> 7454</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga55bb01da118027c84423bfcb317eabb5"> 7455</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga725b530548d6c0cb92a1d41f291c5df1"> 7456</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_WIDTH                   1</span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6aa4ea95ad3c62b922ad95fe1edcb4b8"> 7457</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_TOKDNE_SHIFT))&amp;USB_ISTAT_TOKDNE_MASK)</span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga008ba082c8646490852ad753ebcf4e62"> 7458</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga724873614965bae7c2d6c45aa4731f70"> 7459</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae9acc2239153992abf4da5bc149ee2b5"> 7460</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_WIDTH                    1</span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf85aae24718a5e6e24e6ac081f03ea89"> 7461</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_SLEEP_SHIFT))&amp;USB_ISTAT_SLEEP_MASK)</span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga072350db0370ccd930e192c850ef52d9"> 7462</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gadf654883244211ef077839ab67084069"> 7463</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac3a25fe34f43b95d98637ba955bfce72"> 7464</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_WIDTH                   1</span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab6efd0d1a586db5df6ed26ed748e5bce"> 7465</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_RESUME_SHIFT))&amp;USB_ISTAT_RESUME_MASK)</span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa"> 7466</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1"> 7467</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad6dcd92991c9970394ad4d49002dbf9a"> 7468</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_WIDTH                   1</span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0f7e6b80eaa37bc095e29020ed9479ef"> 7469</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_ATTACH_SHIFT))&amp;USB_ISTAT_ATTACH_MASK)</span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaab3ce766c4d9a80eaddf42589789ab2d"> 7470</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b"> 7471</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga417e1b925a5fb7e5617698d870de9901"> 7472</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_WIDTH                    1</span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafd22a3ab3195553330b51721fa0ffbf3"> 7473</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_STALL_SHIFT))&amp;USB_ISTAT_STALL_MASK)</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38"> 7475</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf3b53207fe24da42d123d8e94494b72f"> 7476</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6d9f3fd91872273cb5cdfffe84c2cb16"> 7477</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_WIDTH                 1</span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9adae8276677c093c8b86f2198ae27bb"> 7478</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_USBRSTEN_SHIFT))&amp;USB_INTEN_USBRSTEN_MASK)</span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf660b76755baff6ed122be3eba21723b"> 7479</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga38c74121b3660065935c4f639f987b3c"> 7480</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab38aa334f8f8a0e04ad26e6cd6e7b9ae"> 7481</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_WIDTH                  1</span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0d5944dbfdce653f192a20b6664ebcba"> 7482</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_ERROREN_SHIFT))&amp;USB_INTEN_ERROREN_MASK)</span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6398aff7e3278bea66900a35b616563f"> 7483</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8d9738dcc6d852ffd09dbac5e8058431"> 7484</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga50bc8fa3f075299ce4aa64c553f16769"> 7485</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_WIDTH                 1</span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga18c02f9334adbb0d5221e89b7a38279d"> 7486</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_SOFTOKEN_SHIFT))&amp;USB_INTEN_SOFTOKEN_MASK)</span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga59b367a1e2496ad06deee9d86001aa7d"> 7487</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga2e0c8229886bcca7e35bee00cd90d236"> 7488</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0f0e422b52c8f9b40b837f2b8cd374e0"> 7489</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_WIDTH                 1</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga44ac403f2bcc92e328bbd667ecbc3cda"> 7490</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_TOKDNEEN_SHIFT))&amp;USB_INTEN_TOKDNEEN_MASK)</span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac2cf7613141a7333e152b43e42e6ee53"> 7491</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e"> 7492</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab17c9800e837b3fb6a6267e59cf104f7"> 7493</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_WIDTH                  1</span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga11c1e1ba0d238744202095c978088a8a"> 7494</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_SLEEPEN_SHIFT))&amp;USB_INTEN_SLEEPEN_MASK)</span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9bcc213c102e47e0700cd463b9198470"> 7495</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga49c43d3fce5392a3d68780ebd02cb5df"> 7496</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga68c704343928fd5579064b425d07089b"> 7497</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_WIDTH                 1</span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga515a55937012d62911eafcb3e22054eb"> 7498</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_RESUMEEN_SHIFT))&amp;USB_INTEN_RESUMEEN_MASK)</span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gada08eb0b0c86565a19f43a0c9fbf293b"> 7499</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga2dcfada22ae8ed86992f14be6ab3f070"> 7500</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga21f962c0b74c116ed850e784971845c0"> 7501</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_WIDTH                 1</span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaeb9287a86a008c7741d66d16e49ecea9"> 7502</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_ATTACHEN_SHIFT))&amp;USB_INTEN_ATTACHEN_MASK)</span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga18443f2f26840b47e4b4088d25f51c68"> 7503</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24"> 7504</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga08ba6868a7bca4f698d8e1d4d270eb3f"> 7505</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_WIDTH                  1</span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9add456c958e299d486f5ca45a2379af"> 7506</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_STALLEN_SHIFT))&amp;USB_INTEN_STALLEN_MASK)</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gadf359cce923ca198235ecef76b5cc789"> 7508</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352"> 7509</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga75e4d674ba8314de3de1fe0cbb31b87f"> 7510</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_WIDTH                 1</span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaaea4b668baa49e256f30660df4cfdd38"> 7511</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_PIDERR_SHIFT))&amp;USB_ERRSTAT_PIDERR_MASK)</span></div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga400a9d616bd8457e1003d62d62660b5a"> 7512</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga42e986ec54195657a22043422895c708"> 7513</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga385e7a588ac994346d2a80ba2bde5237"> 7514</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_WIDTH                1</span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga78ce9d0a03d22435b46c94d12c98be2f"> 7515</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_CRC5EOF_SHIFT))&amp;USB_ERRSTAT_CRC5EOF_MASK)</span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac9682448ca13abab007c9438e811610c"> 7516</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46"> 7517</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae33f80e075b702a4d6fb3f880319ab3e"> 7518</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_WIDTH                  1</span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac7e96cf4b85807afc7c920313b5ca9b0"> 7519</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_CRC16_SHIFT))&amp;USB_ERRSTAT_CRC16_MASK)</span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf2aaf7552c127da34a4252936afe561a"> 7520</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae26a3aed245ac0546edc65afaa2c5542"> 7521</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa34afd5045ed3797433b37490c044669"> 7522</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_WIDTH                   1</span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad1d254580c4c29d95e8427b96c0d2983"> 7523</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_DFN8_SHIFT))&amp;USB_ERRSTAT_DFN8_MASK)</span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8"> 7524</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa6f963350f684e982457839f7bc842e5"> 7525</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0c6206e92e73fbe5292d893db6c0e79c"> 7526</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_WIDTH                 1</span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0f32da23ed144ba6c95ef2e68c22c4f7"> 7527</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_BTOERR_SHIFT))&amp;USB_ERRSTAT_BTOERR_MASK)</span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3941bf3fbbca724b3b26a09bb2432581"> 7528</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga2e3f280874ee203f1f801206ab4254be"> 7529</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf0916689fbd9070119633204947fea77"> 7530</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_WIDTH                 1</span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8a112763a1361e1452f77f165a289833"> 7531</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_DMAERR_SHIFT))&amp;USB_ERRSTAT_DMAERR_MASK)</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9cfa1a07c56005e5d545ecf363c4e916"> 7532</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4827905bfe176b3ba2992ce3ff9a4575"> 7533</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gabff12d657510503d92500865e6be8b34"> 7534</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_WIDTH                 1</span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga39fb37eab07bf9b12d9ef56c7181a511"> 7535</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_BTSERR_SHIFT))&amp;USB_ERRSTAT_BTSERR_MASK)</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga971e0d8939196ec3990a73b4db4030ad"> 7537</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga47a2a895b1b94a32aa482d11173e2fb9"> 7538</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga44adda1d6e5e36b883b60377eee1fa0d"> 7539</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_WIDTH                 1</span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac8aff57d3636da4ea876d6b9666eb9c8"> 7540</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_PIDERREN_SHIFT))&amp;USB_ERREN_PIDERREN_MASK)</span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafab72bb1aedf0d529c720a25d6ee93da"> 7541</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafc8288624f2373be283f408a290f3daf"> 7542</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga04c85be85e8e274437e13b7b7952aed9"> 7543</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_WIDTH                1</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0fdb8376f0e47f96561ee2953e225ff6"> 7544</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_CRC5EOFEN_SHIFT))&amp;USB_ERREN_CRC5EOFEN_MASK)</span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae216c42729f6b3d992001136744fe341"> 7545</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7d910c7016807387969de45f0ac3e2d6"> 7546</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa275bcf21f65e8e2928d7ada4d4b1161"> 7547</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_WIDTH                  1</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab790bf2a5fa9f59ed6d50f0e1ea812f3"> 7548</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_CRC16EN_SHIFT))&amp;USB_ERREN_CRC16EN_MASK)</span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4077d6e25312cdf05ef982907720c2f6"> 7549</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga25ff64c64f5871c1c278c5639d862ba7"> 7550</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5c2992f3a8648e77356451824044ddd4"> 7551</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_WIDTH                   1</span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7b04fb03c3c9e21455addc61a82203e2"> 7552</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_DFN8EN_SHIFT))&amp;USB_ERREN_DFN8EN_MASK)</span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3e02cf7d8b6fce5077848051a320c609"> 7553</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6df540868c71ce6e3c7b8737a048c2aa"> 7554</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga55a5764c3b83c181cd7586ee460e4e20"> 7555</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_WIDTH                 1</span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacd448b6d7c5031433ac1d25bfb7a5f0d"> 7556</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_BTOERREN_SHIFT))&amp;USB_ERREN_BTOERREN_MASK)</span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae1e237556956a0eb5e669aadded213b8"> 7557</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8b75afb2fa004a75b39023e38db4e784"> 7558</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga78f7b5e5630bdade1223f1b4a6587cb7"> 7559</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_WIDTH                 1</span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae611010a73b86c738e27013a47be26e4"> 7560</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_DMAERREN_SHIFT))&amp;USB_ERREN_DMAERREN_MASK)</span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga806a809f05df66a7669733c599646f7f"> 7561</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5e760a100c4f43ecfd71952a5f393d77"> 7562</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5a0978639ee2bedf927831b27d41f3d0"> 7563</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_WIDTH                 1</span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae03eeefc3a737fe0d1d31ae2305fe962"> 7564</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_BTSERREN_SHIFT))&amp;USB_ERREN_BTSERREN_MASK)</span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga49caa3c5b36fc89eadadd60cdf331643"> 7566</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a"> 7567</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafed3b4c5430f51657fa67f569eb60fcd"> 7568</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_WIDTH                       1</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf2435ac1190d60f8c1db948f6dd2a844"> 7569</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ODD_SHIFT))&amp;USB_STAT_ODD_MASK)</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab953f904ef3a2b838a922ebdf69cf140"> 7570</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5173e8423017932d90919ddb18f918bd"> 7571</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga19dd4a6bff6a0658be6b4882724bd3c1"> 7572</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_WIDTH                        1</span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga879e6d045ec05d5edcad4e05e091c568"> 7573</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_TX_SHIFT))&amp;USB_STAT_TX_MASK)</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad8a184e838de511e23aa32011fc9f0b6"> 7574</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5d85a4b028002bc9ce0f1650111cd49a"> 7575</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga49b7997046cbf88d09e03413be32e2b9"> 7576</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_WIDTH                      4</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0302fe6637ae59174d7702947430dbba"> 7577</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa406be72ac0b31143d3a3bc357af334b"> 7579</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga674ca18da1675b8ae48c65ca4203da36"> 7580</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga76318d0b84d71fbdfc447d34de40f50e"> 7581</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_WIDTH                 1</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafcc995142941dbf5985fdd3b4c21ca81"> 7582</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_USBENSOFEN_SHIFT))&amp;USB_CTL_USBENSOFEN_MASK)</span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga70907cc5c00bad68669ef02ec1332bfc"> 7583</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6e2ea6a3166748c567d22a767c69f98d"> 7584</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga69c6347956b329d6f08de71edc98f982"> 7585</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_WIDTH                     1</span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga108f100f640bfdf7ca2f4b2cd371126a"> 7586</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_ODDRST_SHIFT))&amp;USB_CTL_ODDRST_MASK)</span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3"> 7587</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab8354dafb3b0cb438770fe60ffec4714"> 7588</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga358380d3f9c9a761d06ac64f11d620b3"> 7589</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_WIDTH                     1</span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gabf5ce133606d0539b886b04537646d7d"> 7590</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_RESUME_SHIFT))&amp;USB_CTL_RESUME_MASK)</span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaddf09c4e93070675c5c93c711518250c"> 7591</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga87a32a06006794e2dd638fd2bb2eb788"> 7592</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga18f9049b63d4596fe53021987de095a6"> 7593</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_WIDTH                 1</span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4236cc68486374d9bf70856c528d90d2"> 7594</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_HOSTMODEEN_SHIFT))&amp;USB_CTL_HOSTMODEEN_MASK)</span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6e3734900ace59f3dedf7a8f246721d7"> 7595</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac709cb60252fd6ab2775785ffc2953e6"> 7596</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga906f84205cd9261a1aaac09f7341f153"> 7597</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_WIDTH                      1</span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga1a419c2524f4084d8ce1fc4bf8bebb5f"> 7598</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_RESET_SHIFT))&amp;USB_CTL_RESET_MASK)</span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa2e78edccdce1268888d45bc4d81cfe1"> 7599</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e"> 7600</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gadeb5c5df455f6cfd1e341171ad53a98b"> 7601</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_WIDTH         1</span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae63db0f2199e12ce6091f6fb2a730b45"> 7602</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_TXSUSPENDTOKENBUSY_SHIFT))&amp;USB_CTL_TXSUSPENDTOKENBUSY_MASK)</span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7"> 7603</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa3a02fa6ec226d10d54353456d44fa88"> 7604</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga30cbe0958e667292a3de788334d2f092"> 7605</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_WIDTH                        1</span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga438fbda9fa4299d7b9761ca3f63afa6d"> 7606</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_SE0_SHIFT))&amp;USB_CTL_SE0_MASK)</span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3a56395d81066c161d523479ed340907"> 7607</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad553773ca9a02b344ab10269c999d143"> 7608</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0bacc32ff5a230b0e94f57b3fd1ebe19"> 7609</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_WIDTH                     1</span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga61736e62d6fdc40d1b100eadc0ab2be2"> 7610</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_JSTATE_SHIFT))&amp;USB_CTL_JSTATE_MASK)</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7ccfd8bde2bb3831d13280315df4501c"> 7612</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga57c7c394504da946dae75d5b20a2f297"> 7613</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab064667ad29754fa2e4a8ce9d0fc7ec0"> 7614</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_WIDTH                      7</span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad42e50014eedee91315521b19199ef39"> 7615</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga695e1ebe159d45ecd94fe40627ac121e"> 7616</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7c81adb1ac1c658006ea0ebfd4644634"> 7617</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8a0e8440d7fca2317b19abd43ebf372b"> 7618</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_WIDTH                      1</span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4e865cea820a5fafc3275610ccc2c0c4"> 7619</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_LSEN_SHIFT))&amp;USB_ADDR_LSEN_MASK)</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26"> 7621</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga50c84ff08884c9825cf6c513f11aabe4"> 7622</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga04f4ac63a3415fd0ed79f45d19fb07ff"> 7623</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_WIDTH                 7</span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaab031dcfd0867133f1d23dd92ef695ad"> 7624</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga197f6ef10431b69cb9b84fe7241a318a"> 7626</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga723c2de82420db0c349049ad6f66ad14"> 7627</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9f63b02c0b50ff8a7095e66a1a553406"> 7628</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_WIDTH                    8</span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gadd68274e4e3aa3763c3a5c36737188ff"> 7629</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga436241a677d27ecae3001b228b51f536"> 7631</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacb18c63687d37e245a79d7e7551823a3"> 7632</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab35e6dae3b54f714211df886f6a08221"> 7633</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_WIDTH                    3</span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafe9face0ec6a617199ad76945c034da8"> 7634</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84"> 7636</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2"> 7637</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5ae5043ec1c49029c8de92e1994b530f"> 7638</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_WIDTH               4</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7ac5c83cc884b69828af1c56818e46ab"> 7639</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc"> 7640</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae410fcf426d2212be6468703734f6ed9"> 7641</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6d89209812383492aa23d6826c2faabc"> 7642</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_WIDTH                 4</span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga74fd206a0132343b30c41a2184f18ea0"> 7643</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab71f8a7be8b025453facbce8d45b7bcc"> 7645</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf4b663b6276ba642abfdedf79fac92c6"> 7646</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf7578d8a08cb781f4a20b6a0b0a9d230"> 7647</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_WIDTH                    8</span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6a373b5dfe5c4aa910fd120cc169a4b9"> 7648</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0"> 7650</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae67d0252b1559f854264f0fe52ff6fb5"> 7651</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga226d857a6463f6c62e1988449044d3eb"> 7652</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_WIDTH                 8</span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga1b7b12b3e6686e4b15b1cfa072a805eb"> 7653</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9081479345a744c85a74643600921b64"> 7655</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9850caac94013a6e84f9af9cbe0e0827"> 7656</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gafc2360518b11ca467270b12191df189e"> 7657</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_WIDTH                 8</span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga1576cadd83c016ae56239b96238ffeb8"> 7658</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9266b40af26177a6659041e0229e76e7"> 7660</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga477c6b1ea91137b6ebd65d0574a7b611"> 7661</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6674616bb57da509e0d4262ac72abf88"> 7662</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_WIDTH                   1</span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga25141556db24bfad0ff1a5636629993f"> 7663</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPHSHK_SHIFT))&amp;USB_ENDPT_EPHSHK_MASK)</span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga57a65ef14a5d868dcd964177fe6daad2"> 7664</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga38af6f0d87e04be4f9f19cca981765cb"> 7665</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8cc216bf77c759ad26e1183430d75c03"> 7666</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_WIDTH                  1</span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga945b97861d1e8a812ef88c98c308e0f1"> 7667</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPSTALL_SHIFT))&amp;USB_ENDPT_EPSTALL_MASK)</span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3d498f31497071c5ff6ad30e89b7c26e"> 7668</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gad281aa3cd601a2a93f60e0145dd8e564"> 7669</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6756d6698659ec8dbe6760835c384d07"> 7670</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_WIDTH                   1</span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae2e26d86dd1195cd8536e873faa1c5e7"> 7671</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPTXEN_SHIFT))&amp;USB_ENDPT_EPTXEN_MASK)</span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga80f33455bd11aa0be5cd5d876ab48228"> 7672</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaeba041e492aca9bfbdbc90584e00cba9"> 7673</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4f4f0f04ecb83fb02b787a302708a38d"> 7674</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_WIDTH                   1</span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga88daead6b23836beafb0da6aead51fac"> 7675</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPRXEN_SHIFT))&amp;USB_ENDPT_EPRXEN_MASK)</span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga07f43f2be7e974a763e86087f47e14d6"> 7676</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga0607b1ed419fd16c0c3635042ff33fd4"> 7677</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga33bc6fb62b8fabacfe1e2700a24fbe5d"> 7678</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_WIDTH                 1</span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacf7f8e35ddc1367ac4069ef47ccdd448"> 7679</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPCTLDIS_SHIFT))&amp;USB_ENDPT_EPCTLDIS_MASK)</span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga116b045c1163bccc05a270beb6ee2f3d"> 7680</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143"> 7681</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7b5786cece492f110e6a0c3cf4ce3b78"> 7682</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_WIDTH                 1</span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga607062b71c0565dd33a175a3baa4b71a"> 7683</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_RETRYDIS_SHIFT))&amp;USB_ENDPT_RETRYDIS_MASK)</span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga34644591d90c80611273ef5561529c34"> 7684</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3d502bcb3115f9bc7918b5fc67d42337"> 7685</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8213d487aaa61f8ffeeba725d268107c"> 7686</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_WIDTH                1</span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga57baf99379def72b2a629318f3b5e1ff"> 7687</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_HOSTWOHUB_SHIFT))&amp;USB_ENDPT_HOSTWOHUB_MASK)</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga7fb8345a32022ec5df5129278d1aed30"> 7689</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed"> 7690</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacaf1c4eba0c3db48589ce03ab99c2854"> 7691</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_WIDTH                    1</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6a35a726a9f00f3e8762aa76a95e4682"> 7692</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBCTRL_PDE_SHIFT))&amp;USB_USBCTRL_PDE_MASK)</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac65859ca12bfe997afc67545c8b1a052"> 7693</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga44772d68648a57e6341ceec7fd5268f3"> 7694</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac5e4a3670c87ccb1737d026fff76a353"> 7695</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_WIDTH                   1</span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gacf465e2b204f5bb95e476574c35dd74a"> 7696</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBCTRL_SUSP_SHIFT))&amp;USB_USBCTRL_SUSP_MASK)</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga796850497f75cc88772d3826d1196a43"> 7698</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga044fcfc292ba6db33ec4e847a6510440"> 7699</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga14e07d7aedc19cd26aa18086f5bc2511"> 7700</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_WIDTH                   1</span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa9e05cb77f4ac1c1dd88ba27574df3dc"> 7701</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OBSERVE_DMPD_SHIFT))&amp;USB_OBSERVE_DMPD_MASK)</span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8368ad607c0f5a0ab499734e26f36aad"> 7702</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaba84f8caae5d942588bd678bbc2ad267"> 7703</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaef5321fc3335b51a97d05979fa347370"> 7704</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_WIDTH                   1</span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab317284d7d9fc6132a9cd00293c69015"> 7705</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OBSERVE_DPPD_SHIFT))&amp;USB_OBSERVE_DPPD_MASK)</span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga04f8b1d77478cb027a79323cef482965"> 7706</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga08ff5b00473fda9eb458f3457490eb15"> 7707</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga881fae6c739f087b9a9884c2aea05ff3"> 7708</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_WIDTH                   1</span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac95d445b08a1a0abb32095b3b6213f14"> 7709</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OBSERVE_DPPU_SHIFT))&amp;USB_OBSERVE_DPPU_MASK)</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga764d9d972859eeded5e092a77eb4de79"> 7711</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga5bae9683a5ae7c48617b8d24a35786ce"> 7712</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3cbd7d38323dda4eb68029ca61d87cd3"> 7713</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_WIDTH         1</span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gae22b0aee8222ab7dd6f06db5ab401558"> 7714</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CONTROL_DPPULLUPNONOTG_SHIFT))&amp;USB_CONTROL_DPPULLUPNONOTG_MASK)</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9c943cc95fdf52fa40311292f2801518"> 7716</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga48af1176ed5d811c299eb123f934425d"> 7717</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga10e915ef0cd4cf09abe56a8f68004bff"> 7718</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_WIDTH         1</span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa9f049670f81705c2d16d233d26fcdef"> 7719</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_USB_RESUME_INT_SHIFT))&amp;USB_USBTRC0_USB_RESUME_INT_MASK)</span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23"> 7720</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga986ea3386acad15ab845a8c5d9644c9e"> 7721</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf7a9d8829b25dc00d71ad07fa83cd8ad"> 7722</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_WIDTH               1</span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaa41ec146d75f9df502036a725d938eb2"> 7723</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_SYNC_DET_SHIFT))&amp;USB_USBTRC0_SYNC_DET_MASK)</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gaf236b1fdfa7f7dab54961c74538dfb75"> 7724</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga4b62f293769f60cae99319d6bb1299e8"> 7725</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gac99a2ff9dcb11ac0dc83190ac2d818d7"> 7726</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_WIDTH              1</span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga8cfb473cdf63dce69fbae3b03e5fa0b9"> 7727</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_USBRESMEN_SHIFT))&amp;USB_USBTRC0_USBRESMEN_MASK)</span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3b307f8358be6942775121b6a92243ab"> 7728</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#gab20fcb9276a34cbbd33ac0364c419f13"> 7729</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga6c2bab071baab4733ba124f437220dbf"> 7730</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_WIDTH               1</span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga004b6aa65751423c60c2fecc27798d47"> 7731</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_USBRESET_SHIFT))&amp;USB_USBTRC0_USBRESET_MASK)</span></div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga3bbdc3dbdf46947a16a7b4429ad9a0c7"> 7733</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga81985f8c59f9aa0c0340a70136b55098"> 7734</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga874e10eb20d96582a0d3085e14f8b739"> 7735</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_WIDTH               8</span></div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group__USB__Register__Masks.html#ga9425a289b2e719d6aad583a33ddf1e4b"> 7736</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;</div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;</div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gaa47acf4992407a85e79d911ca1055d17"> 7745</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;</div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gaea56c015ce8ad0cc88464060fde6d87c"> 7747</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#ga598ff5eb20a0551af232710b3f27640a"> 7748</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            (USB0)</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;</div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gac3fe38a7a5a01a7da6dfcc4a06f4f721"> 7750</a></span>&#160;<span class="preprocessor">#define USB_BASE_ADDRS                           { USB0_BASE }</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;</div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group__USB__Peripheral__Access__Layer.html#gabb481a231c7c57907377d7ee985f826c"> 7752</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0 }</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;</div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="comment">/* USB0 */</span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gabee4af6581d4520bd5d8d823d8668889"> 7766</a></span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0)</span></div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gac5372cae1990fc1ac7c4e92cf5f02e62"> 7767</a></span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0)</span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga15f94e84d4edea37a5105310c316c303"> 7768</a></span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0)</span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaff725c65f6ef8cabfafd851c6d1cb41f"> 7769</a></span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0)</span></div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga6bdd90cb0652c5985222977224268a2c"> 7770</a></span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0)</span></div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga84b89430ec402e4c8db9e9061e651be0"> 7771</a></span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0)</span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gab86547046bcd40ba2446f105e92371cb"> 7772</a></span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0)</span></div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga3c79461a7b7bbc84e9916d3111c1bb0d"> 7773</a></span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0)</span></div><div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaa9f860bbc2680a3ddc73a4300c7476e7"> 7774</a></span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0)</span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gac2ddb7f9b4c9bbcc1b6a799329152ce2"> 7775</a></span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0)</span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga4b36a9234075f31cbed2b2f880839567"> 7776</a></span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0)</span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga7356efc88f96788078bd2936226133c9"> 7777</a></span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0)</span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga3dfe11e522e82082d91557c7edd09cf8"> 7778</a></span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0)</span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga9fd87834397651248f8b4be577821ff3"> 7779</a></span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0)</span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaf45498803cc3283d5a2645be0055be66"> 7780</a></span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0)</span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga170f615c2294ee380456630f171f5c8e"> 7781</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0)</span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga2333277ef40d42d67d2daa4f22a4fe61"> 7782</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0)</span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga4ee1c047266c86556f5b585f2dab59a3"> 7783</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0)</span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga901a5bb2f9aac2abe4d8858d8750ba95"> 7784</a></span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0)</span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga3ba2b6aafde4a72d7f6914202b7a6b11"> 7785</a></span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0)</span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga32d2c2911cc3729083c1a0f5cffa3ccf"> 7786</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0)</span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga0676035b072b207c193ab9d43bcd56e8"> 7787</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0)</span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaa0f816bb81b0f16cdb76337de53cac7e"> 7788</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0,0)</span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga11f06a1cc6511a792f1afdfec314b125"> 7789</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0,1)</span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gab5fdecb68ea62e6025b886d75c5c9417"> 7790</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0,2)</span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga19408dcc4044b88668fe487335f0952e"> 7791</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0,3)</span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gab31887c02ebb349e6a754df6e73535d2"> 7792</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0,4)</span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga3c7eb7521bcac5d6d52b31ee3470128c"> 7793</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0,5)</span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga6beaf04e18d3ed9c5b9a3175bd7cc485"> 7794</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0,6)</span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gacd485ec12071351b0ab1d05423809f32"> 7795</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0,7)</span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gae5d029d769f9ca0fe968d53d2d185fd3"> 7796</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0,8)</span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga882ac97b0f34d5c4bb1c8846029cc654"> 7797</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0,9)</span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga01a091975fe88adeca39ed1ae526a239"> 7798</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0,10)</span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gad400a35f64dff46cb6dbe51b9e46c240"> 7799</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0,11)</span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga665c26ea479d38788339390bf8d14670"> 7800</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0,12)</span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gab30820634cd8d6ca1ccd61c2aea10f65"> 7801</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0,13)</span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga89c483f9ad0552a98df00877cfb8ff3c"> 7802</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0,14)</span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga1441b218ac6dadd6484db29426f85f97"> 7803</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0,15)</span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gacfea8f658537d98fc0bdd1814e957090"> 7804</a></span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0)</span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gae7fc760132c134248d833d94ec89635e"> 7805</a></span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0)</span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gaf00c1bd9c15954db30472d3273cf7ec2"> 7806</a></span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0)</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga05ec0dc133dcc7675dda9e96c6ed222b"> 7807</a></span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0)</span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#ga7b5628cccd04a47b3f3bc51d01b7fc2d"> 7808</a></span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0)</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;</div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group__USB__Register__Accessor__Macros.html#gab12df1a4de08fae1e4662a2cb4060b5e"> 7811</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0,index)</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;</div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;</div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;</div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;</div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;</div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;</div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;</div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8e9317db9c352716b95281ed740c533e"> 7853</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabcd06f16caa331a970dac85d4d707107"> 7854</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga084dca5e32360d1b1c4568f5e0d75c0f"> 7855</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC(x)                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa28ab53f19cb06ff7ab8a03dfc646355"> 7856</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7130ea81cb843080f9c2ec4e537cd81c"> 7857</a></span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga734643acca0a28e7a07dc8c705fbc1f8"> 7858</a></span>&#160;<span class="preprocessor">#define DMA_REQC0                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gadfccb3dbbd2bc4fc89afd35a2743d074"> 7859</a></span>&#160;<span class="preprocessor">#define DMA_REQC1                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga49eb3e3e2e8e2323ffcc73e88075672f"> 7860</a></span>&#160;<span class="preprocessor">#define DMA_REQC2                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9fe628acf4e42637941f92c2886494b8"> 7861</a></span>&#160;<span class="preprocessor">#define DMA_REQC3                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga247a34b938aaa44d22f5cd4f56d95987"> 7862</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_MASK                          MCG_S_LOLS0_MASK</span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae1d3f34b04899a885dcbd465e5154191"> 7863</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         MCG_S_LOLS0_SHIFT</span></div><div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga1a81d18d9f76e9b66fe0959cf2a1f917"> 7864</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_MASK                   SIM_FCFG2_MAXADDR0_MASK</span></div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae8fbe7e05f4c39ee13322ab15d75d089"> 7865</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_SHIFT                  SIM_FCFG2_MAXADDR0_SHIFT</span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gadcad6c136698a35d9732d3d849808a19"> 7866</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR                        SIM_FCFG2_MAXADDR0</span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gadcaa58bac25c102454d3f54da041122f"> 7867</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6b417fe91e6264b06ed45234e4bdb987"> 7868</a></span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4fbe0c821c729ee10ec2a5398d68e13f"> 7869</a></span>&#160;<span class="preprocessor">#define UART_C4_LBKDDMAS_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa3e4b00c90d731ac214ec241c5739824"> 7870</a></span>&#160;<span class="preprocessor">#define UART_C4_LBKDDMAS_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga12f2c283d457dabb4c399413da95290d"> 7871</a></span>&#160;<span class="preprocessor">#define UART_C4_ILDMAS_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga696b99c80acb65a95530c792e61158a5"> 7872</a></span>&#160;<span class="preprocessor">#define UART_C4_ILDMAS_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9a5b6a456c330e9d6b15e612c6e5725a"> 7873</a></span>&#160;<span class="preprocessor">#define UART_C4_TCDMAS_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad7b56c2826bb55b9112c190448d01176"> 7874</a></span>&#160;<span class="preprocessor">#define UART_C4_TCDMAS_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf056e53f7eac190ff08c765592880aab"> 7875</a></span>&#160;<span class="preprocessor">#define UARTLP_Type                              UART0_Type</span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga30ce68ea180cb316cc6ba162f5070dd0"> 7876</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_REG                           UART0_BDH_REG</span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga1f4696712b429f26d31e307d3173fcea"> 7877</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_REG                           UART0_BDL_REG</span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac26946834f2a54f1860825b1edc996bb"> 7878</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_REG                            UART0_C1_REG</span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa736a6d32a0a89fa86aa0517b0c6f5d6"> 7879</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_REG                            UART0_C2_REG</span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4b672ad4da9e7bacc386fcb5e93e7b77"> 7880</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_REG                            UART0_S1_REG</span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga3dad8bbcd2c68c9f43962eb233e845a5"> 7881</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_REG                            UART0_S2_REG</span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7b454d7b3d155a39f86199b5a9eb164a"> 7882</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_REG                            UART0_C3_REG</span></div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9c70e0809fd9ecca67c7cb8385a81a2c"> 7883</a></span>&#160;<span class="preprocessor">#define UARTLP_D_REG                             UART0_D_REG</span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0a75f00126e8c79685573b4b676a7638"> 7884</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_REG                           UART0_MA1_REG</span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga88eb460f480938f175efb58b54db515c"> 7885</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_REG                           UART0_MA2_REG</span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf72e56d7ea7d8a9c232d8ec3660b7451"> 7886</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_REG                            UART0_C4_REG</span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabc0ed230faba55a9874ca37a592326b3"> 7887</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_REG                            UART0_C5_REG</span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0654a0aae3440ab5346eb9ecc4bd86d6"> 7888</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_MASK                      UART0_BDH_SBR_MASK</span></div><div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga564ff56e5370588f01e2bc1a4e14d191"> 7889</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_SHIFT                     UART0_BDH_SBR_SHIFT</span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga75784a3b6f6d3df174b6356880ae8e8f"> 7890</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR(x)                        UART0_BDH_SBR(x)</span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6fee92bf869c5fe7376bd4aca728d4bc"> 7891</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_MASK                     UART0_BDH_SBNS_MASK</span></div><div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaaff5e47bbe5fd72ca58ec73c448a1962"> 7892</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_SHIFT                    UART0_BDH_SBNS_SHIFT</span></div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad02c1fb9539a43c1fea5e16d23505cbd"> 7893</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_MASK                  UART0_BDH_RXEDGIE_MASK</span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9128322e4fc496b2e73502b8fe09062e"> 7894</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_SHIFT                 UART0_BDH_RXEDGIE_SHIFT</span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8e7625a181ceadbf341a36dfcb59db33"> 7895</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_MASK                   UART0_BDH_LBKDIE_MASK</span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaeda76f3a18048d7d090663cff717da2c"> 7896</a></span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_SHIFT                  UART0_BDH_LBKDIE_SHIFT</span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga3a8fa23722acd6ab86121c94976e93f7"> 7897</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_MASK                      UART0_BDL_SBR_MASK</span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8d8755af50afa7907f2c6124816ce6c0"> 7898</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_SHIFT                     UART0_BDL_SBR_SHIFT</span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab2475ad9e99cdd6c2ac14fa469535b73"> 7899</a></span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR(x)                        UART0_BDL_SBR(x)</span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6f06cd43d0baed63132675d89a9b89ff"> 7900</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_MASK                        UART0_C1_PT_MASK</span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga97ce472c10fd61704932180dc3e26d51"> 7901</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_SHIFT                       UART0_C1_PT_SHIFT</span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga23f4f361b83573abfc5cfd6f15ef3a89"> 7902</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_MASK                        UART0_C1_PE_MASK</span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gacce781ed7eeeb5e51a145dfec1848406"> 7903</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_SHIFT                       UART0_C1_PE_SHIFT</span></div><div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0efd0cf26f2b583d1b21cc8cc3f487fe"> 7904</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_MASK                       UART0_C1_ILT_MASK</span></div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga337530c2b176d78ca6c28da4ab325783"> 7905</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_SHIFT                      UART0_C1_ILT_SHIFT</span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga2e69313a76db1ef757860afafa047a76"> 7906</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_MASK                      UART0_C1_WAKE_MASK</span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4ca5a7f2cdef379d91da768a34275930"> 7907</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_SHIFT                     UART0_C1_WAKE_SHIFT</span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf7b253cfe0dae018953b5a5f7e696beb"> 7908</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_M_MASK                         UART0_C1_M_MASK</span></div><div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7f948b34e2c66421e265c5d499e87db6"> 7909</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_M_SHIFT                        UART0_C1_M_SHIFT</span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa53951441e58bf423d327892a23aa074"> 7910</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_MASK                      UART0_C1_RSRC_MASK</span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4edf9821b67824b0fdd4931c27ce452d"> 7911</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_SHIFT                     UART0_C1_RSRC_SHIFT</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa700bb55bfafb472644d0616a9488c97"> 7912</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_MASK                    UART0_C1_DOZEEN_MASK</span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga643a9b2d4426aa5f6cd371cf81b95404"> 7913</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_SHIFT                   UART0_C1_DOZEEN_SHIFT</span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabf6750c9bbd5add41b650fcb0e2f3cc9"> 7914</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_MASK                     UART0_C1_LOOPS_MASK</span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga15b68685a3a0931d93b4848953390d10"> 7915</a></span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_SHIFT                    UART0_C1_LOOPS_SHIFT</span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6eae1bd3ccd0ddc022e4b25e685cdcd5"> 7916</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_MASK                       UART0_C2_SBK_MASK</span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7753cf443cbaa9e904cbd69211913709"> 7917</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_SHIFT                      UART0_C2_SBK_SHIFT</span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga23425daa820ed95ebe0509a11b31712a"> 7918</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_MASK                       UART0_C2_RWU_MASK</span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7e3babc97f1d54f154097c1c3c7f9c13"> 7919</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_SHIFT                      UART0_C2_RWU_SHIFT</span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga2e5e77f4d10c7c781b36e3d7083daa97"> 7920</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_MASK                        UART0_C2_RE_MASK</span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7d8e4d4ef51751e7d193373f71e86458"> 7921</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_SHIFT                       UART0_C2_RE_SHIFT</span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga418096fb8e70f64bd1f159cc2e05ce37"> 7922</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_MASK                        UART0_C2_TE_MASK</span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab5644d9346e8b389fe0c4b750f16e01e"> 7923</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_SHIFT                       UART0_C2_TE_SHIFT</span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4be20f5bad98489c568fb934dcd22d87"> 7924</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_MASK                      UART0_C2_ILIE_MASK</span></div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab90e873c1b169d382f638afbf736e569"> 7925</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_SHIFT                     UART0_C2_ILIE_SHIFT</span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac3c789d6eafa116990b4ead8ff24877c"> 7926</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_MASK                       UART0_C2_RIE_MASK</span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaad81a706759dd0db2ca7d73b26c54329"> 7927</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_SHIFT                      UART0_C2_RIE_SHIFT</span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga96867f1c59f537c310fa32eb0722e075"> 7928</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_MASK                      UART0_C2_TCIE_MASK</span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga49ccd6611c47944d69e14ec4ad710c0f"> 7929</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_SHIFT                     UART0_C2_TCIE_SHIFT</span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8b17a7eada73c13310ee58bd2f2791d5"> 7930</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_MASK                       UART0_C2_TIE_MASK</span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga151bc121eebeab1b1e5e3b989d513f18"> 7931</a></span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_SHIFT                      UART0_C2_TIE_SHIFT</span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5e7d9c4c91cbaa076c560376f15f6da1"> 7932</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_MASK                        UART0_S1_PF_MASK</span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga3364f49f1cc96aeb4df770a1e2386bbe"> 7933</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_SHIFT                       UART0_S1_PF_SHIFT</span></div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gada862f5e1e23eb050abaa6542986b29b"> 7934</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_MASK                        UART0_S1_FE_MASK</span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7da4840dcbf8ee4f76867052d4b2be53"> 7935</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_SHIFT                       UART0_S1_FE_SHIFT</span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gadb12f094eea34062c806a23793565545"> 7936</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_MASK                        UART0_S1_NF_MASK</span></div><div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga92f53755733ec53ddfe0179c6d1174f4"> 7937</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_SHIFT                       UART0_S1_NF_SHIFT</span></div><div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga51bf26e7fb5a1b387284db20561def28"> 7938</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_MASK                        UART0_S1_OR_MASK</span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab29dfd93536cc8364a09450d30d8e6fc"> 7939</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_SHIFT                       UART0_S1_OR_SHIFT</span></div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga96b6b702c4342c4af5004fb48b83efa7"> 7940</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_MASK                      UART0_S1_IDLE_MASK</span></div><div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae842244614239cddb394428e2e1f8bc0"> 7941</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_SHIFT                     UART0_S1_IDLE_SHIFT</span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac731a20d480bddb1610a7a740e71ebc9"> 7942</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_MASK                      UART0_S1_RDRF_MASK</span></div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga431c49f191f29ccbeade2bd87502531c"> 7943</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_SHIFT                     UART0_S1_RDRF_SHIFT</span></div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga1110069e543f57629a601fabe094b80f"> 7944</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_MASK                        UART0_S1_TC_MASK</span></div><div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga61cc5706017331c9f55a89a10c291602"> 7945</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_SHIFT                       UART0_S1_TC_SHIFT</span></div><div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8f434cacc5911ca08ef1e5d0275da950"> 7946</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_MASK                      UART0_S1_TDRE_MASK</span></div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad1469491e7fcddf3521ef7d5ac86dc04"> 7947</a></span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_SHIFT                     UART0_S1_TDRE_SHIFT</span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab739ff1ae228bcdf87973e919ad42c12"> 7948</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_MASK                       UART0_S2_RAF_MASK</span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga135975b0721bd170915cd4337759dfd7"> 7949</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_SHIFT                      UART0_S2_RAF_SHIFT</span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa783dcdafc362c97d89deca6d87ad1e0"> 7950</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_MASK                     UART0_S2_LBKDE_MASK</span></div><div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gace59d2986627e12405c737f49513fa0c"> 7951</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_SHIFT                    UART0_S2_LBKDE_SHIFT</span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4ae8233f1781ea7dc494fc5eff1262df"> 7952</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_MASK                     UART0_S2_BRK13_MASK</span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga43368a6f820ea82d1ee803cf7e94c5b1"> 7953</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_SHIFT                    UART0_S2_BRK13_SHIFT</span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga467467c8bbe352103ff116334710d766"> 7954</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_MASK                     UART0_S2_RWUID_MASK</span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga21655fc24718467c5c7a3a17491ab20c"> 7955</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_SHIFT                    UART0_S2_RWUID_SHIFT</span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5851ca00d46976a2bb09420d5ea14ce0"> 7956</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_MASK                     UART0_S2_RXINV_MASK</span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gafad67c9021f86de6c0d08f8c72457a26"> 7957</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_SHIFT                    UART0_S2_RXINV_SHIFT</span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga41b1656314af8d525f36c119201f43a6"> 7958</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_MASK                      UART0_S2_MSBF_MASK</span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga2bfcba2957fb07036e3f1aaacebcfa1a"> 7959</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_SHIFT                     UART0_S2_MSBF_SHIFT</span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga3ff5db6c0a297c27ffc6435304503f4d"> 7960</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_MASK                   UART0_S2_RXEDGIF_MASK</span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad414e0468b66c66ff2e90d1f8476c5fe"> 7961</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_SHIFT                  UART0_S2_RXEDGIF_SHIFT</span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa43c6661dd27a409a7e7e17506c6bfde"> 7962</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_MASK                    UART0_S2_LBKDIF_MASK</span></div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga82b6d0e62d2a3a3eeed35d124fb2b31c"> 7963</a></span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_SHIFT                   UART0_S2_LBKDIF_SHIFT</span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4cc8bfb380818563bdfa2f98fbde7710"> 7964</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_MASK                      UART0_C3_PEIE_MASK</span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gacaf37722e62340c548104406df0bcc64"> 7965</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_SHIFT                     UART0_C3_PEIE_SHIFT</span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga06e90c952858ab6b2a6e8fec451fed4a"> 7966</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_MASK                      UART0_C3_FEIE_MASK</span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga47332e2095915eede18d8b2e44bc08d3"> 7967</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_SHIFT                     UART0_C3_FEIE_SHIFT</span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5b1c0f5de0179b86f7efd474133a5838"> 7968</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_MASK                      UART0_C3_NEIE_MASK</span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa8aa79a21c751f77d27f76e62753bf9f"> 7969</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_SHIFT                     UART0_C3_NEIE_SHIFT</span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa9293d3cac47a88e5be264b21e110bfd"> 7970</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_MASK                      UART0_C3_ORIE_MASK</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad69f41c3e7e8bd2086748eb86a967220"> 7971</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_SHIFT                     UART0_C3_ORIE_SHIFT</span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad07163dc482ca87cdab056c680c081c2"> 7972</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_MASK                     UART0_C3_TXINV_MASK</span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac43e73179815a02e03de14d95c1d29f0"> 7973</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_SHIFT                    UART0_C3_TXINV_SHIFT</span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga95dff3853a66ebeee996b014536f86bf"> 7974</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_MASK                     UART0_C3_TXDIR_MASK</span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gacb749efddf2ff0881a30fa3b0b0fd6ec"> 7975</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_SHIFT                    UART0_C3_TXDIR_SHIFT</span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaad5e79813f247fac083e627e4125a1b0"> 7976</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_MASK                      UART0_C3_R9T8_MASK</span></div><div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaaffea46f675353dc12aa3b19a9da33b0"> 7977</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_SHIFT                     UART0_C3_R9T8_SHIFT</span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabe3e5842a9d28fcc4699ab569b79d2d6"> 7978</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_MASK                      UART0_C3_R8T9_MASK</span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gadd1520225db488c74cb9f850c1bf1e99"> 7979</a></span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_SHIFT                     UART0_C3_R8T9_SHIFT</span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6c0de61b1bd7ca4438ffc57fe10550ef"> 7980</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_MASK                       UART0_D_R0T0_MASK</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab2cd42b68d606b5ba4d1b496d41a9a1a"> 7981</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_SHIFT                      UART0_D_R0T0_SHIFT</span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5ee9734a722b015b5cf6a8f0f242445b"> 7982</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_MASK                       UART0_D_R1T1_MASK</span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9ae77e2a0f335113ae450295a927aafe"> 7983</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_SHIFT                      UART0_D_R1T1_SHIFT</span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5e511688ca9d65b6f298ecf4c9983f92"> 7984</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_MASK                       UART0_D_R2T2_MASK</span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9c26b19d89d75331664cd34366569eaa"> 7985</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_SHIFT                      UART0_D_R2T2_SHIFT</span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga147acf9d25c9aed961994759b4a09adf"> 7986</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_MASK                       UART0_D_R3T3_MASK</span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga71795a0a7638b19ce28c042efd756c10"> 7987</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_SHIFT                      UART0_D_R3T3_SHIFT</span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4c58c78e1a9349104a0d2e4fb70fd84c"> 7988</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_MASK                       UART0_D_R4T4_MASK</span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab6c3b555bd24f99faf903fca53e04b11"> 7989</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_SHIFT                      UART0_D_R4T4_SHIFT</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac7792e726a24f4d48b8c401c854dbfbe"> 7990</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_MASK                       UART0_D_R5T5_MASK</span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7dc8ab69f890eae57d8f33dd89bcae94"> 7991</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_SHIFT                      UART0_D_R5T5_SHIFT</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf6bdbb0511877a1daf3a0f24949f04d7"> 7992</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_MASK                       UART0_D_R6T6_MASK</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf522e3a2789a7bf0912c309036f2f3b7"> 7993</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_SHIFT                      UART0_D_R6T6_SHIFT</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac4d9354f0bdb6c5e9eac60835c37bb0a"> 7994</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_MASK                       UART0_D_R7T7_MASK</span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab2a3957242355f16f9523cdba45c32b6"> 7995</a></span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_SHIFT                      UART0_D_R7T7_SHIFT</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga187ea00ba1985df3b626c8d88897d693"> 7996</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_MASK                       UART0_MA1_MA_MASK</span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga62055de0c9859d4d9308b092e5fee5e9"> 7997</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_SHIFT                      UART0_MA1_MA_SHIFT</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae1c043e76d3e412ec723a033513ceac6"> 7998</a></span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA(x)                         UART0_MA1_MA(x)</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf7ea6dd269e7c9e321d53599db756e75"> 7999</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_MASK                       UART0_MA2_MA_MASK</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga85f77220a0349e3a2862f9d08f670133"> 8000</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_SHIFT                      UART0_MA2_MA_SHIFT</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga49450a92c02a7d5af71ec00dc7e8ab3f"> 8001</a></span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA(x)                         UART0_MA2_MA(x)</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac6bfd7069bc2ce77d0aff3aecdd3d330"> 8002</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_MASK                       UART0_C4_OSR_MASK</span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gafb1dd8f9e942cb49f32e0be294bee876"> 8003</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_SHIFT                      UART0_C4_OSR_SHIFT</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa2d2ca8670df8b5afd119267a50ee9d7"> 8004</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR(x)                         UART0_C4_OSR(x)</span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae6f095de7ec64e7c5f070cace84825f2"> 8005</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_MASK                       UART0_C4_M10_MASK</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5bf55e06cfac817fc0cc879b5bd8df17"> 8006</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_SHIFT                      UART0_C4_M10_SHIFT</span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga90e33c5bb1be6d39e1d0f937253daf0b"> 8007</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_MASK                     UART0_C4_MAEN2_MASK</span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9b129e14e5aac5ef9707937d91fd0046"> 8008</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_SHIFT                    UART0_C4_MAEN2_SHIFT</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf8e8a31f6af1dbfe4e930d0c7bffe375"> 8009</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_MASK                     UART0_C4_MAEN1_MASK</span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0c83ed1dac8e50a43d52747f42b80a3d"> 8010</a></span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_SHIFT                    UART0_C4_MAEN1_SHIFT</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6c8f73a689a6c4d5d7425325b8c3bde2"> 8011</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_MASK                 UART0_C5_RESYNCDIS_MASK</span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaff26147c2d7f8a45ddaa3d4ecb42343d"> 8012</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_SHIFT                UART0_C5_RESYNCDIS_SHIFT</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6b248448b3fc7bf345c7a75bec3b8aa3"> 8013</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_MASK                  UART0_C5_BOTHEDGE_MASK</span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac6b4dfae8e6dc532807323db5e2e489c"> 8014</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_SHIFT                 UART0_C5_BOTHEDGE_SHIFT</span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8b81dfd26f766f55a3c80110e5439652"> 8015</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_MASK                     UART0_C5_RDMAE_MASK</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabf5bb3ff2b944bfdbfd8b05f29c7b678"> 8016</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_SHIFT                    UART0_C5_RDMAE_SHIFT</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7846766b042194a47ed511aa4114210e"> 8017</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_MASK                     UART0_C5_TDMAE_MASK</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac2909b753be3968e0878180017501e56"> 8018</a></span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_SHIFT                    UART0_C5_TDMAE_SHIFT</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8baa6a63a7e8753ff353c34e890c23f4"> 8019</a></span>&#160;<span class="preprocessor">#define UARTLP_BASES                             UARTLP_BASES</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 8020</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 8021</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae0bfd3c32654e1c2ef2188474f7d7d07"> 8022</a></span>&#160;<span class="preprocessor">#define ADC_BASES                                ADC_BASE_PTRS</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabf206bc1e82fe1a9dea1ccedaf253afb"> 8023</a></span>&#160;<span class="preprocessor">#define CMP_BASES                                CMP_BASE_PTRS</span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaad3bd138b185ee4a6897c8e0e39373be"> 8024</a></span>&#160;<span class="preprocessor">#define DAC_BASES                                DAC_BASE_PTRS</span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gafbca71aaa985f4b626c194c6323deafd"> 8025</a></span>&#160;<span class="preprocessor">#define DMA_BASES                                DMA_BASE_PTRS</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab9b186d6c6fff122d6e6403194dcc914"> 8026</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASES                             DMAMUX_BASE_PTRS</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4b0d89f517528ab7c1d2fdefe4c863d8"> 8027</a></span>&#160;<span class="preprocessor">#define FPTA_BASE_PTR                            FGPIOA_BASE_PTR</span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0d3a308bab6801f3fdef9192b57f5073"> 8028</a></span>&#160;<span class="preprocessor">#define FPTA_BASE                                FGPIOA_BASE</span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga9c9845eecb47533d43682c76b647a418"> 8029</a></span>&#160;<span class="preprocessor">#define FPTA                                     FGPIOA</span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga725ec21a43213bffe0aa484f7406bcf5"> 8030</a></span>&#160;<span class="preprocessor">#define FPTB_BASE_PTR                            FGPIOB_BASE_PTR</span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga3c0b29d6098de5c320e08fa1cc178c74"> 8031</a></span>&#160;<span class="preprocessor">#define FPTB_BASE                                FGPIOB_BASE</span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga4ce99ecbb3628d6acd2dbf0be768fee6"> 8032</a></span>&#160;<span class="preprocessor">#define FPTB                                     FGPIOB</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaed3b8398ebed63795f9ce57eb9a59097"> 8033</a></span>&#160;<span class="preprocessor">#define FPTC_BASE_PTR                            FGPIOC_BASE_PTR</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga66ece72cf9789384e7e4135fcf987e87"> 8034</a></span>&#160;<span class="preprocessor">#define FPTC_BASE                                FGPIOC_BASE</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaf6fba694d82dbc936746eb6bf6ae8a2b"> 8035</a></span>&#160;<span class="preprocessor">#define FPTC                                     FGPIOC</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gabaff6b055edb9ba703415d0473b92ca8"> 8036</a></span>&#160;<span class="preprocessor">#define FPTD_BASE_PTR                            FGPIOD_BASE_PTR</span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga51f70becd3123ee39b30c6c8abd28c8a"> 8037</a></span>&#160;<span class="preprocessor">#define FPTD_BASE                                FGPIOD_BASE</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga324d413a64bf1fc77a63a5df818d0517"> 8038</a></span>&#160;<span class="preprocessor">#define FPTD                                     FGPIOD</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga191ce600c147c06111ecea5b3b0aa6fb"> 8039</a></span>&#160;<span class="preprocessor">#define FPTE_BASE_PTR                            FGPIOE_BASE_PTR</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7d979b981b5cd0b8d5d0249418393291"> 8040</a></span>&#160;<span class="preprocessor">#define FPTE_BASE                                FGPIOE_BASE</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga25f3a2d3ce42f955528e5cbbf5db412c"> 8041</a></span>&#160;<span class="preprocessor">#define FPTE                                     FGPIOE</span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga78cacc38400726346777c7d28fc637ab"> 8042</a></span>&#160;<span class="preprocessor">#define FGPIO_BASES                              FGPIO_BASE_PTRS</span></div><div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga46969e3bf286d79fa9fb05d9cfebe439"> 8043</a></span>&#160;<span class="preprocessor">#define FTFA_BASES                               FTFA_BASE_PTRS</span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gadf98f6ee2bbfd42102e378a66b29b9ef"> 8044</a></span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             GPIOA_BASE_PTR</span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6e3037b53880ddd4072d88ed493e6581"> 8045</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 GPIOA_BASE</span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 8046</a></span>&#160;<span class="preprocessor">#define PTA                                      GPIOA</span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga59ab0f28e891ea28f152505ce2021747"> 8047</a></span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             GPIOB_BASE_PTR</span></div><div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 8048</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 GPIOB_BASE</span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab245b794143f5d4aea6d1a5336b8b33e"> 8049</a></span>&#160;<span class="preprocessor">#define PTB                                      GPIOB</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaaa3dc05c2a51a960067e1de6863fd3dd"> 8050</a></span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             GPIOC_BASE_PTR</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gafee763d072e472e36b335f8944b5de96"> 8051</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 GPIOC_BASE</span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 8052</a></span>&#160;<span class="preprocessor">#define PTC                                      GPIOC</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa61d2c33375f3becbae1353eee4c1317"> 8053</a></span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             GPIOD_BASE_PTR</span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 8054</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 GPIOD_BASE</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gacee2910b398755be94f612b243052efe"> 8055</a></span>&#160;<span class="preprocessor">#define PTD                                      GPIOD</span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa230685f72ad1540850ab8d12366775c"> 8056</a></span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             GPIOE_BASE_PTR</span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaac65442c7407ccb219eea68a45c2bdc6"> 8057</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 GPIOE_BASE</span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga074482d761e5bcd022a14aa7b8c294d7"> 8058</a></span>&#160;<span class="preprocessor">#define PTE                                      GPIOE</span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6dcb35020dceb1c58b30c07906840780"> 8059</a></span>&#160;<span class="preprocessor">#define GPIO_BASES                               GPIO_BASE_PTRS</span></div><div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gacc84a3926704813743d5f61d19ba0779"> 8060</a></span>&#160;<span class="preprocessor">#define I2C_BASES                                I2C_BASE_PTRS</span></div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga466e35ad6d2ba38c48fbfc6b7f3888be"> 8061</a></span>&#160;<span class="preprocessor">#define LLWU_BASES                               LLWU_BASE_PTRS</span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6268765a66cbad770c74b5db8f2171c0"> 8062</a></span>&#160;<span class="preprocessor">#define LPTMR_BASES                              LPTMR_BASE_PTRS</span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga462bc560fe3a4fcc406c2a65cdb0da19"> 8063</a></span>&#160;<span class="preprocessor">#define MCG_BASES                                MCG_BASE_PTRS</span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae039f166cb08b579c33af9badf297578"> 8064</a></span>&#160;<span class="preprocessor">#define MCM_BASES                                MCM_BASE_PTRS</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0724568d844bb0d51997938f5e951e4b"> 8065</a></span>&#160;<span class="preprocessor">#define MTB_BASES                                MTB_BASE_PTRS</span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac369c79ac18c4ad1a6f6c20bb163e9a1"> 8066</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASES                             MTBDWT_BASE_PTRS</span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga23e4e2db513617e5cf3f40bb5191058c"> 8067</a></span>&#160;<span class="preprocessor">#define NV_BASES                                 NV_BASES</span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gac0832d577b8c96bb29c48e05c5f136a3"> 8068</a></span>&#160;<span class="preprocessor">#define OSC_BASES                                OSC_BASE_PTRS</span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga0de78c2bccafb17d6b1d1fdad387f4c7"> 8069</a></span>&#160;<span class="preprocessor">#define PIT_BASES                                PIT_BASE_PTRS</span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab60c4d50378b9e17b781670c6c0def9b"> 8070</a></span>&#160;<span class="preprocessor">#define PMC_BASES                                PMC_BASE_PTRS</span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad4b98e503f54129f95278e86852e7782"> 8071</a></span>&#160;<span class="preprocessor">#define PORT_BASES                               PORT_BASE_PTRS</span></div><div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga24bd9f9577aab68de7b0228b74bd5520"> 8072</a></span>&#160;<span class="preprocessor">#define RCM_BASES                                RCM_BASE_PTRS</span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad92229cd1552dd4cb65cf0aea570b3a6"> 8073</a></span>&#160;<span class="preprocessor">#define ROM_BASES                                ROM_BASE_PTRS</span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga738e3debaa10128244df5d47fb7634d4"> 8074</a></span>&#160;<span class="preprocessor">#define RTC_BASES                                RTC_BASE_PTRS</span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gada0163d04c53251fcb36d06c0cc5fab9"> 8075</a></span>&#160;<span class="preprocessor">#define SIM_BASES                                SIM_BASE_PTRS</span></div><div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga3c3dac14aea70e071c763a0fd836963b"> 8076</a></span>&#160;<span class="preprocessor">#define SMC_BASES                                SMC_BASE_PTRS</span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga10a4758c2218025a1cafc4ab139d074a"> 8077</a></span>&#160;<span class="preprocessor">#define SPI_BASES                                SPI_BASE_PTRS</span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaeb746a3b5c47063cb64409cc6f0ba715"> 8078</a></span>&#160;<span class="preprocessor">#define TPM_BASES                                TPM_BASE_PTRS</span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gab3df93f976cb67ed5e3c7c67507a7dd7"> 8079</a></span>&#160;<span class="preprocessor">#define TSI_BASES                                TSI_BASE_PTRS</span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga96431c7046bbe06c387d7c8452f7f86d"> 8080</a></span>&#160;<span class="preprocessor">#define UART_BASES                               UART_BASE_PTRS</span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga37649c0d0f19b1fb29da9efb5d82984f"> 8081</a></span>&#160;<span class="preprocessor">#define UART0_BASES                              UART0_BASE_PTRS</span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#ga6deffe292fb1e6e508badb0ab4cd4e5f"> 8082</a></span>&#160;<span class="preprocessor">#define USB_BASES                                USB_BASE_PTRS</span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gae70db9fba78d2f2520aba766b56a8fa4"> 8083</a></span>&#160;<span class="preprocessor">#define LPTimer_IRQn                             LPTMR0_IRQn</span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaa4b25b811fbffef4560169501de8c4dc"> 8084</a></span>&#160;<span class="preprocessor">#define LPTimer_IRQHandler                       LPTMR0_IRQHandler</span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gaed0de9c6743ef575032bcb7b77565595"> 8085</a></span>&#160;<span class="preprocessor">#define LLW_IRQn                                 LLWU_IRQn</span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group__Backward__Compatibility__Symbols.html#gad900a40981e6d21c91f4db59c6c87144"> 8086</a></span>&#160;<span class="preprocessor">#define LLW_IRQHandler                           LLWU_IRQHandler</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;</div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;</div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MKL25Z4_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0200u)</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0200u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MKL25Z4_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;</div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="comment">/* MKL25Z4.h, eof. */</span></div><div class="ttc" id="structTPM__Type_html_a5568adb87a9f1410b3d003f8dc94f36c"><div class="ttname"><a href="structTPM__Type.html#a5568adb87a9f1410b3d003f8dc94f36c">TPM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6032</div></div>
<div class="ttc" id="structPMC__Type_html_a2aa5e7cebe52d9d7fbe071a4751b2a6c"><div class="ttname"><a href="structPMC__Type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4163</div></div>
<div class="ttc" id="structROM__Type_html"><div class="ttname"><a href="structROM__Type.html">ROM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4808</div></div>
<div class="ttc" id="structI2C__Type_html_ad1329971804f2071ee4684b0513b7cfc"><div class="ttname"><a href="structI2C__Type.html#ad1329971804f2071ee4684b0513b7cfc">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1953</div></div>
<div class="ttc" id="structTSI__Type_html_a0c186c2b608af571b13010c5cb4cb91d"><div class="ttname"><a href="structTSI__Type.html#a0c186c2b608af571b13010c5cb4cb91d">TSI_Type::TSHD</a></div><div class="ttdeci">__IO uint32_t TSHD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6313</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:165</div></div>
<div class="ttc" id="structRTC__Type_html_ac5ff2c2ef6d58e8826deb51d8604c01e"><div class="ttname"><a href="structRTC__Type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5000</div></div>
<div class="ttc" id="structROM__Type_html_a851ad5e20cdeaac40c36ba02bef85a7b"><div class="ttname"><a href="structROM__Type.html#a851ad5e20cdeaac40c36ba02bef85a7b">ROM_Type::SYSACCESS</a></div><div class="ttdeci">__I uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4812</div></div>
<div class="ttc" id="structSPI__Type_html_ab6c4f843fc2730530f66b1c6ce835fbc"><div class="ttname"><a href="structSPI__Type.html#ab6c4f843fc2730530f66b1c6ce835fbc">SPI_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5822</div></div>
<div class="ttc" id="structUSB__Type_html_a8705f1ca0cd919f17cdd610a401de206"><div class="ttname"><a href="structUSB__Type.html#a8705f1ca0cd919f17cdd610a401de206">USB_Type::ADDR</a></div><div class="ttdeci">__IO uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7239</div></div>
<div class="ttc" id="structMCM__Type_html_ab348a25b07589bffba2e65b94448a0fd"><div class="ttname"><a href="structMCM__Type.html#ab348a25b07589bffba2e65b94448a0fd">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3051</div></div>
<div class="ttc" id="structNV__Type_html_ade5b560a7ad515e084070fde57ea32d7"><div class="ttname"><a href="structNV__Type.html#ade5b560a7ad515e084070fde57ea32d7">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3676</div></div>
<div class="ttc" id="structMTB__Type_html_ac67af627ea8267fe3b9cc6d3f052f06e"><div class="ttname"><a href="structMTB__Type.html#ac67af627ea8267fe3b9cc6d3f052f06e">MTB_Type::FLOW</a></div><div class="ttdeci">__IO uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3197</div></div>
<div class="ttc" id="structROM__Type_html_a1636c5dcfb4d992339f7b89a4669106a"><div class="ttname"><a href="structROM__Type.html#a1636c5dcfb4d992339f7b89a4669106a">ROM_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4815</div></div>
<div class="ttc" id="structSIM__Type_html_ae14fa2f76246338c738acd9a19e5e2f0"><div class="ttname"><a href="structSIM__Type.html#ae14fa2f76246338c738acd9a19e5e2f0">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5241</div></div>
<div class="ttc" id="structSMC__Type_html_af4f12c170087f5adb138c07010fc7027"><div class="ttname"><a href="structSMC__Type.html#af4f12c170087f5adb138c07010fc7027">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5689</div></div>
<div class="ttc" id="structPIT__Type_html_a6880c80d3b65e0e5831b72371f607224"><div class="ttname"><a href="structPIT__Type.html#a6880c80d3b65e0e5831b72371f607224">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4004</div></div>
<div class="ttc" id="structDMAMUX__Type_html"><div class="ttname"><a href="structDMAMUX__Type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1215</div></div>
<div class="ttc" id="structLLWU__Type_html_a7a06923d73cbfb32196f92cec9832679"><div class="ttname"><a href="structLLWU__Type.html#a7a06923d73cbfb32196f92cec9832679">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2265</div></div>
<div class="ttc" id="structLLWU__Type_html"><div class="ttname"><a href="structLLWU__Type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2259</div></div>
<div class="ttc" id="structADC__Type_html_a8c1d865925f38226c6c93f502abfc32d"><div class="ttname"><a href="structADC__Type.html#a8c1d865925f38226c6c93f502abfc32d">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:264</div></div>
<div class="ttc" id="structLPTMR__Type_html_a9d7b37aa4696adb170d1834de319ff68"><div class="ttname"><a href="structLPTMR__Type.html#a9d7b37aa4696adb170d1834de319ff68">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2598</div></div>
<div class="ttc" id="structRTC__Type_html_ac72766ca7476a2a74bd14042bc88aa05"><div class="ttname"><a href="structRTC__Type.html#ac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5002</div></div>
<div class="ttc" id="structTPM__Type_html"><div class="ttname"><a href="structTPM__Type.html">TPM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6029</div></div>
<div class="ttc" id="group__ADC__Peripheral__Access__Layer_html_gad14f87345d10ff9d531b7b1235f191e3"><div class="ttname"><a href="group__ADC__Peripheral__Access__Layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_Type * ADC_MemMapPtr</div></div>
<div class="ttc" id="structUART__Type_html_a82d811085ff9f014e2412f0306ca99cc"><div class="ttname"><a href="structUART__Type.html#a82d811085ff9f014e2412f0306ca99cc">UART_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6487</div></div>
<div class="ttc" id="structADC__Type_html_aaf8e34a694e7cefc2f3f750ec6947658"><div class="ttname"><a href="structADC__Type.html#aaf8e34a694e7cefc2f3f750ec6947658">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:262</div></div>
<div class="ttc" id="structUART0__Type_html_acba0923f8b819e440f2855d6054e42a2"><div class="ttname"><a href="structUART0__Type.html#acba0923f8b819e440f2855d6054e42a2">UART0_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6832</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:150</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:135</div></div>
<div class="ttc" id="structTPM__Type_html_a3fbf98cd4ed535962519dd5014a37a5b"><div class="ttname"><a href="structTPM__Type.html#a3fbf98cd4ed535962519dd5014a37a5b">TPM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6034</div></div>
<div class="ttc" id="structMTB__Type_html_a42fdb6887fa68d8210e845e35dd2a3f1"><div class="ttname"><a href="structMTB__Type.html#a42fdb6887fa68d8210e845e35dd2a3f1">MTB_Type::AUTHSTAT</a></div><div class="ttdeci">__I uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3207</div></div>
<div class="ttc" id="group__UART0__Peripheral__Access__Layer_html_ga5bc44fbe2b0f3a65875910a551b986e4"><div class="ttname"><a href="group__UART0__Peripheral__Access__Layer.html#ga5bc44fbe2b0f3a65875910a551b986e4">UART0_MemMapPtr</a></div><div class="ttdeci">struct UART0_Type * UART0_MemMapPtr</div></div>
<div class="ttc" id="structSPI__Type_html_af2a907ad002724647e95d1665f492ee9"><div class="ttname"><a href="structSPI__Type.html#af2a907ad002724647e95d1665f492ee9">SPI_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5826</div></div>
<div class="ttc" id="structPIT__Type_html_ac2befe5f01ae11bccda33a84cff453b0"><div class="ttname"><a href="structPIT__Type.html#ac2befe5f01ae11bccda33a84cff453b0">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3998</div></div>
<div class="ttc" id="structSIM__Type_html_a29d8c8ea1f1cd3f4f1b34b4a48066b63"><div class="ttname"><a href="structSIM__Type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5233</div></div>
<div class="ttc" id="structRTC__Type_html"><div class="ttname"><a href="structRTC__Type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4995</div></div>
<div class="ttc" id="structUART0__Type_html_a67c3b478ecf8133701bb898c68d7ebd5"><div class="ttname"><a href="structUART0__Type.html#a67c3b478ecf8133701bb898c68d7ebd5">UART0_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6841</div></div>
<div class="ttc" id="structUSB__Type_html_adb73c0ed8ec05b05499d164fee6a6d9c"><div class="ttname"><a href="structUSB__Type.html#adb73c0ed8ec05b05499d164fee6a6d9c">USB_Type::OTGSTAT</a></div><div class="ttdeci">__IO uint8_t OTGSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7223</div></div>
<div class="ttc" id="structFTFA__Type_html_a068a3cf336bf35add39a93447b9ba980"><div class="ttname"><a href="structFTFA__Type.html#a068a3cf336bf35add39a93447b9ba980">FTFA_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1500</div></div>
<div class="ttc" id="structDMA__Type_html"><div class="ttname"><a href="structDMA__Type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:982</div></div>
<div class="ttc" id="structNV__Type_html_a39aa00a01f54dd8348854da97790e930"><div class="ttname"><a href="structNV__Type.html#a39aa00a01f54dd8348854da97790e930">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3677</div></div>
<div class="ttc" id="structTSI__Type_html"><div class="ttname"><a href="structTSI__Type.html">TSI_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6310</div></div>
<div class="ttc" id="structMTB__Type_html_ac85f7345e54aeacd03e3c5ad6c1530d1"><div class="ttname"><a href="structMTB__Type.html#ac85f7345e54aeacd03e3c5ad6c1530d1">MTB_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3210</div></div>
<div class="ttc" id="structMTB__Type_html_a4ebd8e379186d10e7c7afc3fbc5a2586"><div class="ttname"><a href="structMTB__Type.html#a4ebd8e379186d10e7c7afc3fbc5a2586">MTB_Type::LOCKSTAT</a></div><div class="ttdeci">__I uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3206</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:172</div></div>
<div class="ttc" id="structMCM__Type_html_a2c3bc7398673a5943ed0b834dae36881"><div class="ttname"><a href="structMCM__Type.html#a2c3bc7398673a5943ed0b834dae36881">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3049</div></div>
<div class="ttc" id="structRTC__Type_html_a576676dbe6140e6ac08dfbf9a54aea17"><div class="ttname"><a href="structRTC__Type.html#a576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4999</div></div>
<div class="ttc" id="structSPI__Type_html_aae6fc780cc6e75458018f7439f29bcb9"><div class="ttname"><a href="structSPI__Type.html#aae6fc780cc6e75458018f7439f29bcb9">SPI_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5824</div></div>
<div class="ttc" id="structADC__Type_html_a8700ba0357efc8ee2066ff4906a196b2"><div class="ttname"><a href="structADC__Type.html#a8700ba0357efc8ee2066ff4906a196b2">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:267</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">Reserved45_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:170</div></div>
<div class="ttc" id="structLPTMR__Type_html_a762750e61f8a71eae4ee81d9cc02fc51"><div class="ttname"><a href="structLPTMR__Type.html#a762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2596</div></div>
<div class="ttc" id="structUSB__Type_html"><div class="ttname"><a href="structUSB__Type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7210</div></div>
<div class="ttc" id="structFTFA__Type_html_a6c06d0f41da108444a527e8ce5783559"><div class="ttname"><a href="structFTFA__Type.html#a6c06d0f41da108444a527e8ce5783559">FTFA_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1507</div></div>
<div class="ttc" id="structUART0__Type_html_ab4f3c8fc7eb6fb38c3c00dd08257938e"><div class="ttname"><a href="structUART0__Type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e">UART0_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6833</div></div>
<div class="ttc" id="structUART0__Type_html_a154424bb0536f6a33640663f13e2b621"><div class="ttname"><a href="structUART0__Type.html#a154424bb0536f6a33640663f13e2b621">UART0_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6840</div></div>
<div class="ttc" id="structMTB__Type_html_a38c78b00a36beca209818b64977139dd"><div class="ttname"><a href="structMTB__Type.html#a38c78b00a36beca209818b64977139dd">MTB_Type::BASE</a></div><div class="ttdeci">__I uint32_t BASE</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3198</div></div>
<div class="ttc" id="structRTC__Type_html_ae12dc1e198cb7aa7602e59e36bbf43b6"><div class="ttname"><a href="structRTC__Type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5001</div></div>
<div class="ttc" id="structUART0__Type_html_a87e104e8342e5d79465af06775310486"><div class="ttname"><a href="structUART0__Type.html#a87e104e8342e5d79465af06775310486">UART0_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6835</div></div>
<div class="ttc" id="structADC__Type_html"><div class="ttname"><a href="structADC__Type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:241</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:152</div></div>
<div class="ttc" id="structSIM__Type_html_a44b7f87f2a822cb3f8f1275f478e485d"><div class="ttname"><a href="structSIM__Type.html#a44b7f87f2a822cb3f8f1275f478e485d">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5232</div></div>
<div class="ttc" id="structI2C__Type_html_a545035e76e1c914229d2a60cce227fa0"><div class="ttname"><a href="structI2C__Type.html#a545035e76e1c914229d2a60cce227fa0">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1951</div></div>
<div class="ttc" id="structUSB__Type_html_a58b9187d7f4a00613210eae025612065"><div class="ttname"><a href="structUSB__Type.html#a58b9187d7f4a00613210eae025612065">USB_Type::TOKEN</a></div><div class="ttdeci">__IO uint8_t TOKEN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7247</div></div>
<div class="ttc" id="group__MCG__Peripheral__Access__Layer_html_ga986eade1fbde340a81eb11bda1a7bba4"><div class="ttname"><a href="group__MCG__Peripheral__Access__Layer.html#ga986eade1fbde340a81eb11bda1a7bba4">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_Type * MCG_MemMapPtr</div></div>
<div class="ttc" id="structADC__Type_html_a7bac5a0a1385b76292e97a48d04448bb"><div class="ttname"><a href="structADC__Type.html#a7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:254</div></div>
<div class="ttc" id="structNV__Type_html_a681eb6e0560291b4c2e83e4e85923347"><div class="ttname"><a href="structNV__Type.html#a681eb6e0560291b4c2e83e4e85923347">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3680</div></div>
<div class="ttc" id="structADC__Type_html_a87b7c165ef9dc4d4b5db9a15ff39b3f1"><div class="ttname"><a href="structADC__Type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:266</div></div>
<div class="ttc" id="structNV__Type_html_a99c28a1d24b507ca392b62abd7326c22"><div class="ttname"><a href="structNV__Type.html#a99c28a1d24b507ca392b62abd7326c22">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3672</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:143</div></div>
<div class="ttc" id="structI2C__Type_html_a7e601051f907649a091973dd0ab2ea27"><div class="ttname"><a href="structI2C__Type.html#a7e601051f907649a091973dd0ab2ea27">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1958</div></div>
<div class="ttc" id="structRCM__Type_html_a449e78f6ff13d0f186b722a140027d6b"><div class="ttname"><a href="structRCM__Type.html#a449e78f6ff13d0f186b722a140027d6b">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4661</div></div>
<div class="ttc" id="structPORT__Type_html"><div class="ttname"><a href="structPORT__Type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4305</div></div>
<div class="ttc" id="structMCG__Type_html_aa181a88ea541ca57f4c8402862d0860c"><div class="ttname"><a href="structMCG__Type.html#aa181a88ea541ca57f4c8402862d0860c">MCG_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2744</div></div>
<div class="ttc" id="structUART0__Type_html_a31f4fbe840f89695dac13d9541002d5a"><div class="ttname"><a href="structUART0__Type.html#a31f4fbe840f89695dac13d9541002d5a">UART0_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6837</div></div>
<div class="ttc" id="structSIM__Type_html_a3427fbd07b693e2c8d95a79d481b694d"><div class="ttname"><a href="structSIM__Type.html#a3427fbd07b693e2c8d95a79d481b694d">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5243</div></div>
<div class="ttc" id="structDAC__Type_html_afb00f6857479eca5081afacc76b9b621"><div class="ttname"><a href="structDAC__Type.html#afb00f6857479eca5081afacc76b9b621">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:812</div></div>
<div class="ttc" id="group__GPIO__Peripheral__Access__Layer_html_ga9275f70cfdeadb6b6c69be29a471cb0b"><div class="ttname"><a href="group__GPIO__Peripheral__Access__Layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_Type * GPIO_MemMapPtr</div></div>
<div class="ttc" id="group__TPM__Peripheral__Access__Layer_html_gae1b01e3cde43b6a9872e12af0bb478b3"><div class="ttname"><a href="group__TPM__Peripheral__Access__Layer.html#gae1b01e3cde43b6a9872e12af0bb478b3">TPM_MemMapPtr</a></div><div class="ttdeci">struct TPM_Type * TPM_MemMapPtr</div></div>
<div class="ttc" id="structRCM__Type_html_ad0261f1d5010d46de000a3a9714b4c6d"><div class="ttname"><a href="structRCM__Type.html#ad0261f1d5010d46de000a3a9714b4c6d">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4660</div></div>
<div class="ttc" id="group__OSC__Peripheral__Access__Layer_html_ga7c20b064e45e380ca2a66cb8322f4e94"><div class="ttname"><a href="group__OSC__Peripheral__Access__Layer.html#ga7c20b064e45e380ca2a66cb8322f4e94">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_Type * OSC_MemMapPtr</div></div>
<div class="ttc" id="structPIT__Type_html"><div class="ttname"><a href="structPIT__Type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3997</div></div>
<div class="ttc" id="structLPTMR__Type_html_aa5b60a4852b1f75b35ac4535ec8fde47"><div class="ttname"><a href="structLPTMR__Type.html#aa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2597</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:156</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:148</div></div>
<div class="ttc" id="structMCG__Type_html_a741d9e828690788987ec4ea87e5d77a6"><div class="ttname"><a href="structMCG__Type.html#a741d9e828690788987ec4ea87e5d77a6">MCG_Type::C9</a></div><div class="ttdeci">__I uint8_t C9</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2752</div></div>
<div class="ttc" id="structMCM__Type_html"><div class="ttname"><a href="structMCM__Type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3045</div></div>
<div class="ttc" id="structADC__Type_html_af69704301d23c620abacbbdfa7caa05e"><div class="ttname"><a href="structADC__Type.html#af69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:249</div></div>
<div class="ttc" id="structUSB__Type_html_af0454bfe2e97064f2b6bd616350ec802"><div class="ttname"><a href="structUSB__Type.html#af0454bfe2e97064f2b6bd616350ec802">USB_Type::FRMNUML</a></div><div class="ttdeci">__IO uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7243</div></div>
<div class="ttc" id="structUART__Type_html_a23270f53f190afb3fe05203af6bc0059"><div class="ttname"><a href="structUART__Type.html#a23270f53f190afb3fe05203af6bc0059">UART_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6492</div></div>
<div class="ttc" id="structPIT__Type_html_a1efb9476e302dfe00faf684173c5b6ea"><div class="ttname"><a href="structPIT__Type.html#a1efb9476e302dfe00faf684173c5b6ea">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4006</div></div>
<div class="ttc" id="structFTFA__Type_html_a8ffb86dab507f41246546f88dd3b0951"><div class="ttname"><a href="structFTFA__Type.html#a8ffb86dab507f41246546f88dd3b0951">FTFA_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1508</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:163</div></div>
<div class="ttc" id="structCMP__Type_html_a6d02ec6f721c03aadaab1c0555cd9fdd"><div class="ttname"><a href="structCMP__Type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:615</div></div>
<div class="ttc" id="structUSB__Type_html_aa8cbc53b1ddc255d7be917ba3fc6b1f1"><div class="ttname"><a href="structUSB__Type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">USB_Type::OBSERVE</a></div><div class="ttdeci">__I uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7261</div></div>
<div class="ttc" id="structNV__Type_html_a0a1513e86bf3647e0179fc0f547a9b1e"><div class="ttname"><a href="structNV__Type.html#a0a1513e86bf3647e0179fc0f547a9b1e">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3683</div></div>
<div class="ttc" id="structMTBDWT__Type_html_ac25ffbac07979e47c70c23e9ef41a0a7"><div class="ttname"><a href="structMTBDWT__Type.html#ac25ffbac07979e47c70c23e9ef41a0a7">MTBDWT_Type::TBCTRL</a></div><div class="ttdeci">__IO uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3471</div></div>
<div class="ttc" id="structOSC__Type_html"><div class="ttname"><a href="structOSC__Type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3890</div></div>
<div class="ttc" id="structFTFA__Type_html_a458ad3a0f0a3672e6083fd68ded6c357"><div class="ttname"><a href="structFTFA__Type.html#a458ad3a0f0a3672e6083fd68ded6c357">FTFA_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1510</div></div>
<div class="ttc" id="structUSB__Type_html_ae38659ba2c226f6bbe8618f9a2437ba3"><div class="ttname"><a href="structUSB__Type.html#ae38659ba2c226f6bbe8618f9a2437ba3">USB_Type::BDTPAGE1</a></div><div class="ttdeci">__IO uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7241</div></div>
<div class="ttc" id="structDAC__Type_html_acee3e246d2964c0a7165755319ad8d72"><div class="ttname"><a href="structDAC__Type.html#acee3e246d2964c0a7165755319ad8d72">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:810</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:134</div></div>
<div class="ttc" id="structROM__Type_html_a43f035bc086a6c9959dde3e943d9c71c"><div class="ttname"><a href="structROM__Type.html#a43f035bc086a6c9959dde3e943d9c71c">ROM_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4819</div></div>
<div class="ttc" id="structPIT__Type_html_a2dee532f44b3946ac4239fe524fdb17a"><div class="ttname"><a href="structPIT__Type.html#a2dee532f44b3946ac4239fe524fdb17a">PIT_Type::LTMR64L</a></div><div class="ttdeci">__I uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4001</div></div>
<div class="ttc" id="group__LLWU__Peripheral__Access__Layer_html_gaf93c3f7cb6f9aab387dbeafff610076d"><div class="ttname"><a href="group__LLWU__Peripheral__Access__Layer.html#gaf93c3f7cb6f9aab387dbeafff610076d">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_Type * LLWU_MemMapPtr</div></div>
<div class="ttc" id="structNV__Type_html_a4e85ed3eff018d579013a9e26e987f35"><div class="ttname"><a href="structNV__Type.html#a4e85ed3eff018d579013a9e26e987f35">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3682</div></div>
<div class="ttc" id="structSIM__Type_html_ab35fe0b2593c29a2fd320cf4a667094c"><div class="ttname"><a href="structSIM__Type.html#ab35fe0b2593c29a2fd320cf4a667094c">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5239</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:147</div></div>
<div class="ttc" id="structUSB__Type_html_a29fdcad4635573158769b379244874c6"><div class="ttname"><a href="structUSB__Type.html#a29fdcad4635573158769b379244874c6">USB_Type::OTGCTL</a></div><div class="ttdeci">__IO uint8_t OTGCTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7225</div></div>
<div class="ttc" id="structFTFA__Type_html_a64796b7af780e1c18ad1e1d3142b46cf"><div class="ttname"><a href="structFTFA__Type.html#a64796b7af780e1c18ad1e1d3142b46cf">FTFA_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1512</div></div>
<div class="ttc" id="structCMP__Type_html_a47763017202bec732ed0b9fe089f0820"><div class="ttname"><a href="structCMP__Type.html#a47763017202bec732ed0b9fe089f0820">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:611</div></div>
<div class="ttc" id="structROM__Type_html_aee418d504db9fdd71aa4d1bb05677eeb"><div class="ttname"><a href="structROM__Type.html#aee418d504db9fdd71aa4d1bb05677eeb">ROM_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4817</div></div>
<div class="ttc" id="structFTFA__Type_html_a7855fccacbda9c6b44aab9545c080458"><div class="ttname"><a href="structFTFA__Type.html#a7855fccacbda9c6b44aab9545c080458">FTFA_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1502</div></div>
<div class="ttc" id="structFTFA__Type_html_a8874f5653f83f5f1b0fdbf0b7caf28d2"><div class="ttname"><a href="structFTFA__Type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">FTFA_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1511</div></div>
<div class="ttc" id="structUSB__Type_html_a093d9b4052a399ff21b6694034333f08"><div class="ttname"><a href="structUSB__Type.html#a093d9b4052a399ff21b6694034333f08">USB_Type::CONTROL</a></div><div class="ttdeci">__IO uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7263</div></div>
<div class="ttc" id="core__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:198</div></div>
<div class="ttc" id="structSIM__Type_html"><div class="ttname"><a href="structSIM__Type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5226</div></div>
<div class="ttc" id="structFTFA__Type_html_aba427ecdff61ac2f17df50b49bbdaaf7"><div class="ttname"><a href="structFTFA__Type.html#aba427ecdff61ac2f17df50b49bbdaaf7">FTFA_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1505</div></div>
<div class="ttc" id="structDMA__Type_html_af772e8c5ccda72b23f6460494c12857a"><div class="ttname"><a href="structDMA__Type.html#af772e8c5ccda72b23f6460494c12857a">DMA_Type::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:985</div></div>
<div class="ttc" id="structROM__Type_html_a9b3bf99f08b8f7b357493c0743cc0ce2"><div class="ttname"><a href="structROM__Type.html#a9b3bf99f08b8f7b357493c0743cc0ce2">ROM_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4820</div></div>
<div class="ttc" id="structLLWU__Type_html_a5736205996ff7fc8e4eba49f8f0e44ea"><div class="ttname"><a href="structLLWU__Type.html#a5736205996ff7fc8e4eba49f8f0e44ea">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2269</div></div>
<div class="ttc" id="structROM__Type_html_a1f090571c050a9c39871c4ecd72fa867"><div class="ttname"><a href="structROM__Type.html#a1f090571c050a9c39871c4ecd72fa867">ROM_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4816</div></div>
<div class="ttc" id="structPIT__Type_html_af98efdc8f0866cbaa72e83cfa391cac9"><div class="ttname"><a href="structPIT__Type.html#af98efdc8f0866cbaa72e83cfa391cac9">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4005</div></div>
<div class="ttc" id="structADC__Type_html_a4d46f571d82c5c84402ed9df3ebf0f2d"><div class="ttname"><a href="structADC__Type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:258</div></div>
<div class="ttc" id="group__RTC__Peripheral__Access__Layer_html_ga3bb3df20a2a1844e7dade1dc50ac3a27"><div class="ttname"><a href="group__RTC__Peripheral__Access__Layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_Type * RTC_MemMapPtr</div></div>
<div class="ttc" id="structDAC__Type_html_a4128157a759ed11a7ac5b3daf56cd7d2"><div class="ttname"><a href="structDAC__Type.html#a4128157a759ed11a7ac5b3daf56cd7d2">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:813</div></div>
<div class="ttc" id="structUSB__Type_html_ad66155614624c6dbd95f696e1a9f0f35"><div class="ttname"><a href="structUSB__Type.html#ad66155614624c6dbd95f696e1a9f0f35">USB_Type::CTL</a></div><div class="ttdeci">__IO uint8_t CTL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7237</div></div>
<div class="ttc" id="structMTBDWT__Type_html_aa9e474c83dfadd1926f68f4fbdb8def3"><div class="ttname"><a href="structMTBDWT__Type.html#aa9e474c83dfadd1926f68f4fbdb8def3">MTBDWT_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3474</div></div>
<div class="ttc" id="structUART0__Type_html_a7a188471da28d30cc94dacf6ad1bf9bc"><div class="ttname"><a href="structUART0__Type.html#a7a188471da28d30cc94dacf6ad1bf9bc">UART0_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6842</div></div>
<div class="ttc" id="structSPI__Type_html_a04efcea84d844fdf789652bd42165da8"><div class="ttname"><a href="structSPI__Type.html#a04efcea84d844fdf789652bd42165da8">SPI_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5821</div></div>
<div class="ttc" id="structUART0__Type_html_ab05b7fdb5e480aad81590f74e965fa3b"><div class="ttname"><a href="structUART0__Type.html#ab05b7fdb5e480aad81590f74e965fa3b">UART0_Type::S1</a></div><div class="ttdeci">__IO uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6836</div></div>
<div class="ttc" id="structFTFA__Type_html_a13dfc5d9fbdc00a935502a4bbc74d702"><div class="ttname"><a href="structFTFA__Type.html#a13dfc5d9fbdc00a935502a4bbc74d702">FTFA_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1506</div></div>
<div class="ttc" id="structI2C__Type_html_a162318256d0b1b10410f02ffee1faeb3"><div class="ttname"><a href="structI2C__Type.html#a162318256d0b1b10410f02ffee1faeb3">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1950</div></div>
<div class="ttc" id="structFGPIO__Type_html_a51987694e33ef0a0d79e45f27621767c"><div class="ttname"><a href="structFGPIO__Type.html#a51987694e33ef0a0d79e45f27621767c">FGPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1319</div></div>
<div class="ttc" id="structADC__Type_html_a089c1cc67b67d8cc7ac213a28d317bf8"><div class="ttname"><a href="structADC__Type.html#a089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:244</div></div>
<div class="ttc" id="structTPM__Type_html_a6670b1d4c867e10492d42f2dff4c80b9"><div class="ttname"><a href="structTPM__Type.html#a6670b1d4c867e10492d42f2dff4c80b9">TPM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6040</div></div>
<div class="ttc" id="structSIM__Type_html_a53e80dc738a9dceaaa230afd667e3fd2"><div class="ttname"><a href="structSIM__Type.html#a53e80dc738a9dceaaa230afd667e3fd2">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5242</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:158</div></div>
<div class="ttc" id="structMTB__Type_html_a3aff94600213596777c73f98a5937695"><div class="ttname"><a href="structMTB__Type.html#a3aff94600213596777c73f98a5937695">MTB_Type::TAGSET</a></div><div class="ttdeci">__I uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3202</div></div>
<div class="ttc" id="structTPM__Type_html_ab8cfe6651f0ed5a39fa66ae9748046f9"><div class="ttname"><a href="structTPM__Type.html#ab8cfe6651f0ed5a39fa66ae9748046f9">TPM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6035</div></div>
<div class="ttc" id="structFTFA__Type_html_a19703688796e1c98616467f1f90fb1a4"><div class="ttname"><a href="structFTFA__Type.html#a19703688796e1c98616467f1f90fb1a4">FTFA_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1493</div></div>
<div class="ttc" id="structLLWU__Type_html_a2e0cf4aaae8993a69589806facbdb943"><div class="ttname"><a href="structLLWU__Type.html#a2e0cf4aaae8993a69589806facbdb943">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2266</div></div>
<div class="ttc" id="structMCG__Type_html"><div class="ttname"><a href="structMCG__Type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2737</div></div>
<div class="ttc" id="structADC__Type_html_a440cce9a58e10f21220241a51442b71c"><div class="ttname"><a href="structADC__Type.html#a440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:243</div></div>
<div class="ttc" id="structMTBDWT__Type_html"><div class="ttname"><a href="structMTBDWT__Type.html">MTBDWT_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3461</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:168</div></div>
<div class="ttc" id="structSIM__Type_html_a6a16a2d49b11f46bd5874de212f1899e"><div class="ttname"><a href="structSIM__Type.html#a6a16a2d49b11f46bd5874de212f1899e">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5246</div></div>
<div class="ttc" id="structI2C__Type_html_a8dc1b42eab0063baa1ddb76888a51bd3"><div class="ttname"><a href="structI2C__Type.html#a8dc1b42eab0063baa1ddb76888a51bd3">I2C_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1949</div></div>
<div class="ttc" id="structUSB__Type_html_a37e2eedfdddb0094778c619167cac252"><div class="ttname"><a href="structUSB__Type.html#a37e2eedfdddb0094778c619167cac252">USB_Type::BDTPAGE3</a></div><div class="ttdeci">__IO uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7253</div></div>
<div class="ttc" id="structSPI__Type_html_aa2adfd805d46b25e2cc5291efbfd03cb"><div class="ttname"><a href="structSPI__Type.html#aa2adfd805d46b25e2cc5291efbfd03cb">SPI_Type::BR</a></div><div class="ttdeci">__IO uint8_t BR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5823</div></div>
<div class="ttc" id="structUSB__Type_html_a0381c5afae0f997f54326c00e494d71c"><div class="ttname"><a href="structUSB__Type.html#a0381c5afae0f997f54326c00e494d71c">USB_Type::USBTRC0</a></div><div class="ttdeci">__IO uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7265</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:154</div></div>
<div class="ttc" id="structADC__Type_html_a1452eb8d202a03a390a021a8ed791698"><div class="ttname"><a href="structADC__Type.html#a1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:256</div></div>
<div class="ttc" id="structDMA__Type_html_a7e5029eae45531c7e4f42c65fb3eb823"><div class="ttname"><a href="structDMA__Type.html#a7e5029eae45531c7e4f42c65fb3eb823">DMA_Type::DSR</a></div><div class="ttdeci">__IO uint8_t DSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:991</div></div>
<div class="ttc" id="structUSB__Type_html_af3e1c49392d797dfdc81155e0b37a80b"><div class="ttname"><a href="structUSB__Type.html#af3e1c49392d797dfdc81155e0b37a80b">USB_Type::ERRSTAT</a></div><div class="ttdeci">__IO uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7231</div></div>
<div class="ttc" id="structI2C__Type_html"><div class="ttname"><a href="structI2C__Type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1946</div></div>
<div class="ttc" id="structSIM__Type_html_aa0b1c0ff4681995d0d16f98b1008da72"><div class="ttname"><a href="structSIM__Type.html#aa0b1c0ff4681995d0d16f98b1008da72">SIM_Type::SRVCOP</a></div><div class="ttdeci">__O uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5253</div></div>
<div class="ttc" id="structMTBDWT__Type_html_a2f83ce3789ccc050807d9591035ca622"><div class="ttname"><a href="structMTBDWT__Type.html#a2f83ce3789ccc050807d9591035ca622">MTBDWT_Type::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3466</div></div>
<div class="ttc" id="structDAC__Type_html_a0f61f3cd5d904066d9050e97aab24734"><div class="ttname"><a href="structDAC__Type.html#a0f61f3cd5d904066d9050e97aab24734">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:806</div></div>
<div class="ttc" id="structDAC__Type_html_a49f8406d0fa0efc705eb2c0c43ecf30c"><div class="ttname"><a href="structDAC__Type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:811</div></div>
<div class="ttc" id="structADC__Type_html_a7354e8844f8eabbe072fd015e5f321a6"><div class="ttname"><a href="structADC__Type.html#a7354e8844f8eabbe072fd015e5f321a6">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:261</div></div>
<div class="ttc" id="structSIM__Type_html_a42567e1697afc977709f14fe6d9f96a8"><div class="ttname"><a href="structSIM__Type.html#a42567e1697afc977709f14fe6d9f96a8">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5230</div></div>
<div class="ttc" id="structFTFA__Type_html_ad1270c76643ff1fe21d13af680be7cb3"><div class="ttname"><a href="structFTFA__Type.html#ad1270c76643ff1fe21d13af680be7cb3">FTFA_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1497</div></div>
<div class="ttc" id="group__UART__Peripheral__Access__Layer_html_ga24cbd8104c4451499cb16563e8b12b87"><div class="ttname"><a href="group__UART__Peripheral__Access__Layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_Type * UART_MemMapPtr</div></div>
<div class="ttc" id="structUSB__Type_html_a29f6538d60be550166683242c93649a7"><div class="ttname"><a href="structUSB__Type.html#a29f6538d60be550166683242c93649a7">USB_Type::ERREN</a></div><div class="ttdeci">__IO uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7233</div></div>
<div class="ttc" id="structADC__Type_html_ac8a4d66d82362aab14f46b3a2947a7b7"><div class="ttname"><a href="structADC__Type.html#ac8a4d66d82362aab14f46b3a2947a7b7">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:246</div></div>
<div class="ttc" id="structMTBDWT__Type_html_a944b36ca890ba583beaef371a6de59d0"><div class="ttname"><a href="structMTBDWT__Type.html#a944b36ca890ba583beaef371a6de59d0">MTBDWT_Type::CTRL</a></div><div class="ttdeci">__I uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3462</div></div>
<div class="ttc" id="structNV__Type_html_ad90570e3331407893b892cd722c8566c"><div class="ttname"><a href="structNV__Type.html#ad90570e3331407893b892cd722c8566c">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3674</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:169</div></div>
<div class="ttc" id="structSIM__Type_html_a71da199104a0c6df7a9b6ef58c5e4edb"><div class="ttname"><a href="structSIM__Type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5227</div></div>
<div class="ttc" id="group__PMC__Peripheral__Access__Layer_html_gae98c417d506aa6b64d7d08b225a7a27c"><div class="ttname"><a href="group__PMC__Peripheral__Access__Layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_Type * PMC_MemMapPtr</div></div>
<div class="ttc" id="structMTB__Type_html_a7724cb1bd3cd8f4c9c7923592eef2621"><div class="ttname"><a href="structMTB__Type.html#a7724cb1bd3cd8f4c9c7923592eef2621">MTB_Type::POSITION</a></div><div class="ttdeci">__IO uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3195</div></div>
<div class="ttc" id="structNV__Type_html_ae2121000a273d32aeeaf2f4100ea3471"><div class="ttname"><a href="structNV__Type.html#ae2121000a273d32aeeaf2f4100ea3471">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3678</div></div>
<div class="ttc" id="structMCG__Type_html_a3739313253d53250920a429e3d9f8c9b"><div class="ttname"><a href="structMCG__Type.html#a3739313253d53250920a429e3d9f8c9b">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2743</div></div>
<div class="ttc" id="structMTB__Type_html_a0e2e66f23af5bab0a706c769ae32a296"><div class="ttname"><a href="structMTB__Type.html#a0e2e66f23af5bab0a706c769ae32a296">MTB_Type::MASTER</a></div><div class="ttdeci">__IO uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3196</div></div>
<div class="ttc" id="structMCG__Type_html_a011911d042745a9660fde078b5fa954f"><div class="ttname"><a href="structMCG__Type.html#a011911d042745a9660fde078b5fa954f">MCG_Type::C10</a></div><div class="ttdeci">__I uint8_t C10</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2753</div></div>
<div class="ttc" id="structFTFA__Type_html_af158ac4151cbcc7b9b0747775d44ad6d"><div class="ttname"><a href="structFTFA__Type.html#af158ac4151cbcc7b9b0747775d44ad6d">FTFA_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1501</div></div>
<div class="ttc" id="group__CMP__Peripheral__Access__Layer_html_gad7bff9ded6421471c40ec46ca6c69e64"><div class="ttname"><a href="group__CMP__Peripheral__Access__Layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_Type * CMP_MemMapPtr</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:146</div></div>
<div class="ttc" id="structLLWU__Type_html_aded2b9c734957e9882cefccb5029c51f"><div class="ttname"><a href="structLLWU__Type.html#aded2b9c734957e9882cefccb5029c51f">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2264</div></div>
<div class="ttc" id="structUSB__Type_html_a32e51e60eb32b6754162c3e4a9a054e1"><div class="ttname"><a href="structUSB__Type.html#a32e51e60eb32b6754162c3e4a9a054e1">USB_Type::USBFRMADJUST</a></div><div class="ttdeci">__IO uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7267</div></div>
<div class="ttc" id="group__DMA__Peripheral__Access__Layer_html_gaf500b02a8cf36350d74bcb8c7a924b5d"><div class="ttname"><a href="group__DMA__Peripheral__Access__Layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_Type * DMA_MemMapPtr</div></div>
<div class="ttc" id="structRCM__Type_html_a44780e402b18ebbbaec13d5a3694e523"><div class="ttname"><a href="structRCM__Type.html#a44780e402b18ebbbaec13d5a3694e523">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4658</div></div>
<div class="ttc" id="structDMA__Type_html_adbc7cbe9425704ce98e9d8485ff2a555"><div class="ttname"><a href="structDMA__Type.html#adbc7cbe9425704ce98e9d8485ff2a555">DMA_Type::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:986</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:136</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="group__RCM__Peripheral__Access__Layer_html_gac95728e1838541dba02817daa27f147a"><div class="ttname"><a href="group__RCM__Peripheral__Access__Layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_Type * RCM_MemMapPtr</div></div>
<div class="ttc" id="structUSB__Type_html_aaea8dad14f2d470b66a880384aef09d8"><div class="ttname"><a href="structUSB__Type.html#aaea8dad14f2d470b66a880384aef09d8">USB_Type::ISTAT</a></div><div class="ttdeci">__IO uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7227</div></div>
<div class="ttc" id="structMCG__Type_html_a2a7672cdea44c417e9eaddd438fb3609"><div class="ttname"><a href="structMCG__Type.html#a2a7672cdea44c417e9eaddd438fb3609">MCG_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2739</div></div>
<div class="ttc" id="structRTC__Type_html_ac67e5fa23e338883e5efd5b036164f26"><div class="ttname"><a href="structRTC__Type.html#ac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4998</div></div>
<div class="ttc" id="structUSB__Type_html_a5567027779ec927376c0d8a60d53fb24"><div class="ttname"><a href="structUSB__Type.html#a5567027779ec927376c0d8a60d53fb24">USB_Type::SOFTHLD</a></div><div class="ttdeci">__IO uint8_t SOFTHLD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7249</div></div>
<div class="ttc" id="structPIT__Type_html_af54765dd193a93cd7bddf1eb6b0c30fa"><div class="ttname"><a href="structPIT__Type.html#af54765dd193a93cd7bddf1eb6b0c30fa">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4007</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:157</div></div>
<div class="ttc" id="structCMP__Type_html_ad84d485b61d0a301e766a2b58e0c2b39"><div class="ttname"><a href="structCMP__Type.html#ad84d485b61d0a301e766a2b58e0c2b39">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:610</div></div>
<div class="ttc" id="structFGPIO__Type_html_a7687ed151bb22b61df62c1161a7ea041"><div class="ttname"><a href="structFGPIO__Type.html#a7687ed151bb22b61df62c1161a7ea041">FGPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1318</div></div>
<div class="ttc" id="core__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:196</div></div>
<div class="ttc" id="group__PIT__Peripheral__Access__Layer_html_ga943956eb132093c3796f47dd95bebd1d"><div class="ttname"><a href="group__PIT__Peripheral__Access__Layer.html#ga943956eb132093c3796f47dd95bebd1d">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_Type * PIT_MemMapPtr</div></div>
<div class="ttc" id="group__MCM__Peripheral__Access__Layer_html_gad6061cc2e68f7c03970d2f22222ce817"><div class="ttname"><a href="group__MCM__Peripheral__Access__Layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_Type * MCM_MemMapPtr</div></div>
<div class="ttc" id="structMCG__Type_html_a57e6ec0cad8ae0e723d21531a184b6e7"><div class="ttname"><a href="structMCG__Type.html#a57e6ec0cad8ae0e723d21531a184b6e7">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2748</div></div>
<div class="ttc" id="structUART__Type_html_a4050bfe335adcde0e5b87823ea26bc28"><div class="ttname"><a href="structUART__Type.html#a4050bfe335adcde0e5b87823ea26bc28">UART_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6489</div></div>
<div class="ttc" id="structSPI__Type_html"><div class="ttname"><a href="structSPI__Type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5820</div></div>
<div class="ttc" id="structUART__Type_html_a7d2060193a370f0e9a31ccbcc18324af"><div class="ttname"><a href="structUART__Type.html#a7d2060193a370f0e9a31ccbcc18324af">UART_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6488</div></div>
<div class="ttc" id="structGPIO__Type_html_aec9404442ba35916e2a747d2d0bf73de"><div class="ttname"><a href="structGPIO__Type.html#aec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1775</div></div>
<div class="ttc" id="structCMP__Type_html_a5ba1232e4d84912b6f6110d2b3194cb8"><div class="ttname"><a href="structCMP__Type.html#a5ba1232e4d84912b6f6110d2b3194cb8">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:613</div></div>
<div class="ttc" id="structMTBDWT__Type_html_a606a1dfbfff74854ed6d652a221a3fbb"><div class="ttname"><a href="structMTBDWT__Type.html#a606a1dfbfff74854ed6d652a221a3fbb">MTBDWT_Type::COMP</a></div><div class="ttdeci">__IO uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3465</div></div>
<div class="ttc" id="group__FGPIO__Peripheral__Access__Layer_html_ga91697dd2b92bb54c1121e72335179c3d"><div class="ttname"><a href="group__FGPIO__Peripheral__Access__Layer.html#ga91697dd2b92bb54c1121e72335179c3d">FGPIO_MemMapPtr</a></div><div class="ttdeci">struct FGPIO_Type * FGPIO_MemMapPtr</div></div>
<div class="ttc" id="structLLWU__Type_html_aea83255d229cf9f16973c2e2c289d084"><div class="ttname"><a href="structLLWU__Type.html#aea83255d229cf9f16973c2e2c289d084">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2262</div></div>
<div class="ttc" id="structPORT__Type_html_ab4eae4ee06e554db6797dbbcf67f9655"><div class="ttname"><a href="structPORT__Type.html#ab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4307</div></div>
<div class="ttc" id="structTPM__Type_html_a896df1de7ef2d6f21b14125801930b18"><div class="ttname"><a href="structTPM__Type.html#a896df1de7ef2d6f21b14125801930b18">TPM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6031</div></div>
<div class="ttc" id="structSIM__Type_html_a139bbc6054a970f8ed4bfddaf5a97dd2"><div class="ttname"><a href="structSIM__Type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5240</div></div>
<div class="ttc" id="structUART__Type_html_af5e2df4671867807c472469a394c0619"><div class="ttname"><a href="structUART__Type.html#af5e2df4671867807c472469a394c0619">UART_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6493</div></div>
<div class="ttc" id="structSIM__Type_html_a7e55725c1aeddef811d669f56c978529"><div class="ttname"><a href="structSIM__Type.html#a7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5250</div></div>
<div class="ttc" id="group__DAC__Peripheral__Access__Layer_html_ga152d467d7102d2350a94cd165abdcbcf"><div class="ttname"><a href="group__DAC__Peripheral__Access__Layer.html#ga152d467d7102d2350a94cd165abdcbcf">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_Type * DAC_MemMapPtr</div></div>
<div class="ttc" id="structUSB__Type_html_afbe12dd614f13edb2741464672b0d411"><div class="ttname"><a href="structUSB__Type.html#afbe12dd614f13edb2741464672b0d411">USB_Type::INTEN</a></div><div class="ttdeci">__IO uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7229</div></div>
<div class="ttc" id="structFGPIO__Type_html_ad3b41ef02e6bfbe52a8459b45c3e3559"><div class="ttname"><a href="structFGPIO__Type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">FGPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1323</div></div>
<div class="ttc" id="structSIM__Type_html_a1995ae7c6cbcede0825d67e2fc3505ca"><div class="ttname"><a href="structSIM__Type.html#a1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5249</div></div>
<div class="ttc" id="structCMP__Type_html_a13eed556a0b4ba771dbe4cf5ff71d156"><div class="ttname"><a href="structCMP__Type.html#a13eed556a0b4ba771dbe4cf5ff71d156">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:614</div></div>
<div class="ttc" id="group__DMAMUX__Peripheral__Access__Layer_html_ga4af0bb6fbf66335c4e98bec5cc0b8055"><div class="ttname"><a href="group__DMAMUX__Peripheral__Access__Layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_Type * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="group__TSI__Peripheral__Access__Layer_html_gabdfe4ebb6411bb947c8df89d69d4c225"><div class="ttname"><a href="group__TSI__Peripheral__Access__Layer.html#gabdfe4ebb6411bb947c8df89d69d4c225">TSI_MemMapPtr</a></div><div class="ttdeci">struct TSI_Type * TSI_MemMapPtr</div></div>
<div class="ttc" id="structCMP__Type_html_a47d6d877c8d3ddc7febc7314cf1a0376"><div class="ttname"><a href="structCMP__Type.html#a47d6d877c8d3ddc7febc7314cf1a0376">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:612</div></div>
<div class="ttc" id="structMTB__Type_html_a6b4d2cfa69e811091662ca2130eaada8"><div class="ttname"><a href="structMTB__Type.html#a6b4d2cfa69e811091662ca2130eaada8">MTB_Type::DEVICEARCH</a></div><div class="ttdeci">__I uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3208</div></div>
<div class="ttc" id="structMTBDWT__Type_html_a9ded7fd61aa303451e9e9ebbb9b714f8"><div class="ttname"><a href="structMTBDWT__Type.html#a9ded7fd61aa303451e9e9ebbb9b714f8">MTBDWT_Type::FCT</a></div><div class="ttdeci">__IO uint32_t FCT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3467</div></div>
<div class="ttc" id="structFTFA__Type_html_ac379c70ba07274b40a71e94e3ac1e55e"><div class="ttname"><a href="structFTFA__Type.html#ac379c70ba07274b40a71e94e3ac1e55e">FTFA_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1496</div></div>
<div class="ttc" id="structNV__Type_html_a4d8b08ba5cfdb89cf82724db412bc041"><div class="ttname"><a href="structNV__Type.html#a4d8b08ba5cfdb89cf82724db412bc041">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3681</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:161</div></div>
<div class="ttc" id="structSIM__Type_html_a3673a8cdd4cf80d15491e56214ee3124"><div class="ttname"><a href="structSIM__Type.html#a3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5248</div></div>
<div class="ttc" id="structMCG__Type_html_ae8c2ac6766d7888e745befae1e0b39db"><div class="ttname"><a href="structMCG__Type.html#ae8c2ac6766d7888e745befae1e0b39db">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2741</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:138</div></div>
<div class="ttc" id="system__MKL25Z4_8h_html"><div class="ttname"><a href="system__MKL25Z4_8h.html">system_MKL25Z4.h</a></div></div>
<div class="ttc" id="group__MTBDWT__Peripheral__Access__Layer_html_gaca092bdffb21beac3c250ff88396b32c"><div class="ttname"><a href="group__MTBDWT__Peripheral__Access__Layer.html#gaca092bdffb21beac3c250ff88396b32c">MTBDWT_MemMapPtr</a></div><div class="ttdeci">struct MTBDWT_Type * MTBDWT_MemMapPtr</div></div>
<div class="ttc" id="structPMC__Type_html_a23fa3c271bf9f25b06221b037553f936"><div class="ttname"><a href="structPMC__Type.html#a23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4165</div></div>
<div class="ttc" id="structUSB__Type_html_af2c91cae21a7dc71675b828c242ff14a"><div class="ttname"><a href="structUSB__Type.html#af2c91cae21a7dc71675b828c242ff14a">USB_Type::BDTPAGE2</a></div><div class="ttdeci">__IO uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7251</div></div>
<div class="ttc" id="structSIM__Type_html_ada1141c7fe188d49a47eeeabc068dfce"><div class="ttname"><a href="structSIM__Type.html#ada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5237</div></div>
<div class="ttc" id="structUART__Type_html_ab085fb9bbfccce5ace6b752d9784ee26"><div class="ttname"><a href="structUART__Type.html#ab085fb9bbfccce5ace6b752d9784ee26">UART_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6490</div></div>
<div class="ttc" id="structDMA__Type_html_afa67688eee65935f79df815d47c7e400"><div class="ttname"><a href="structDMA__Type.html#afa67688eee65935f79df815d47c7e400">DMA_Type::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:994</div></div>
<div class="ttc" id="structTPM__Type_html_af139e79fdb6db938e7dee9d61b763755"><div class="ttname"><a href="structTPM__Type.html#af139e79fdb6db938e7dee9d61b763755">TPM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6038</div></div>
<div class="ttc" id="structRTC__Type_html_a80ed5731d6b625b56c6bbeedd8f9bcb8"><div class="ttname"><a href="structRTC__Type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5003</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:171</div></div>
<div class="ttc" id="structNV__Type_html_ab01f94708b68f34fd5b40a18b21c6d76"><div class="ttname"><a href="structNV__Type.html#ab01f94708b68f34fd5b40a18b21c6d76">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3673</div></div>
<div class="ttc" id="core__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:199</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:151</div></div>
<div class="ttc" id="structADC__Type_html_a1081f8facbb93133c09e83ef18b90b10"><div class="ttname"><a href="structADC__Type.html#a1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:250</div></div>
<div class="ttc" id="group__FTFA__Peripheral__Access__Layer_html_ga89c180cdfa2979d6f227bf0f6a66d89b"><div class="ttname"><a href="group__FTFA__Peripheral__Access__Layer.html#ga89c180cdfa2979d6f227bf0f6a66d89b">FTFA_MemMapPtr</a></div><div class="ttdeci">struct FTFA_Type * FTFA_MemMapPtr</div></div>
<div class="ttc" id="structLLWU__Type_html_aa94a3a9f881724ef6ed7658e387aa159"><div class="ttname"><a href="structLLWU__Type.html#aa94a3a9f881724ef6ed7658e387aa159">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2268</div></div>
<div class="ttc" id="structMTB__Type_html"><div class="ttname"><a href="structMTB__Type.html">MTB_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3194</div></div>
<div class="ttc" id="structUSB__Type_html_a2e5e3896393e567c46fbcfe1ea92bade"><div class="ttname"><a href="structUSB__Type.html#a2e5e3896393e567c46fbcfe1ea92bade">USB_Type::PERID</a></div><div class="ttdeci">__I uint8_t PERID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7211</div></div>
<div class="ttc" id="structPIT__Type_html_ae9ce421fcde49cce87a5aa9982a8515b"><div class="ttname"><a href="structPIT__Type.html#ae9ce421fcde49cce87a5aa9982a8515b">PIT_Type::LTMR64H</a></div><div class="ttdeci">__I uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4000</div></div>
<div class="ttc" id="structROM__Type_html_a9aeb5c5840a95f1a33696f2f72786c19"><div class="ttname"><a href="structROM__Type.html#a9aeb5c5840a95f1a33696f2f72786c19">ROM_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4814</div></div>
<div class="ttc" id="structLLWU__Type_html_a3e7dd04bfade7dc646336a69827f8d8f"><div class="ttname"><a href="structLLWU__Type.html#a3e7dd04bfade7dc646336a69827f8d8f">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2263</div></div>
<div class="ttc" id="structUSB__Type_html_a7d0fdec2bab11d450d49677fc0bf729c"><div class="ttname"><a href="structUSB__Type.html#a7d0fdec2bab11d450d49677fc0bf729c">USB_Type::USBCTRL</a></div><div class="ttdeci">__IO uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7259</div></div>
<div class="ttc" id="structMCG__Type_html_a817afb6d00c67e342392f52248389360"><div class="ttname"><a href="structMCG__Type.html#a817afb6d00c67e342392f52248389360">MCG_Type::C7</a></div><div class="ttdeci">__I uint8_t C7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2750</div></div>
<div class="ttc" id="structNV__Type_html_aaabff2875971400e0975d365fd8bdd30"><div class="ttname"><a href="structNV__Type.html#aaabff2875971400e0975d365fd8bdd30">NV_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3685</div></div>
<div class="ttc" id="structMTB__Type_html_ac865168ba21f8b07bc1b89711e31162c"><div class="ttname"><a href="structMTB__Type.html#ac865168ba21f8b07bc1b89711e31162c">MTB_Type::TAGCLEAR</a></div><div class="ttdeci">__I uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3203</div></div>
<div class="ttc" id="structNV__Type_html_a0bc51ff64f2fe752028b0cf769f95f66"><div class="ttname"><a href="structNV__Type.html#a0bc51ff64f2fe752028b0cf769f95f66">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3679</div></div>
<div class="ttc" id="structMCG__Type_html_ae8fea9d52f23143b72c9916e66b252d3"><div class="ttname"><a href="structMCG__Type.html#ae8fea9d52f23143b72c9916e66b252d3">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2749</div></div>
<div class="ttc" id="structUSB__Type_html_a54025377f3daec606230cd235bd81916"><div class="ttname"><a href="structUSB__Type.html#a54025377f3daec606230cd235bd81916">USB_Type::STAT</a></div><div class="ttdeci">__I uint8_t STAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7235</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">Reserved39_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:164</div></div>
<div class="ttc" id="structUSB__Type_html_ae31e5076afa4cee3a94c6b57b374426a"><div class="ttname"><a href="structUSB__Type.html#ae31e5076afa4cee3a94c6b57b374426a">USB_Type::ENDPT</a></div><div class="ttdeci">__IO uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7256</div></div>
<div class="ttc" id="structGPIO__Type_html_a45c27e8ed0373953904b073c03bd1de5"><div class="ttname"><a href="structGPIO__Type.html#a45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1777</div></div>
<div class="ttc" id="structDAC__Type_html_ad8322a8c7a81901521c43219cb6fbca6"><div class="ttname"><a href="structDAC__Type.html#ad8322a8c7a81901521c43219cb6fbca6">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:807</div></div>
<div class="ttc" id="structNV__Type_html_a84e62b140feac9fcae8b251607c814e7"><div class="ttname"><a href="structNV__Type.html#a84e62b140feac9fcae8b251607c814e7">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3675</div></div>
<div class="ttc" id="structUART0__Type_html_aee846649aa640625ebda22e421a8b276"><div class="ttname"><a href="structUART0__Type.html#aee846649aa640625ebda22e421a8b276">UART0_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6834</div></div>
<div class="ttc" id="group__SPI__Peripheral__Access__Layer_html_ga100ce9a2b42972ea38f07d8d158361d6"><div class="ttname"><a href="group__SPI__Peripheral__Access__Layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_Type * SPI_MemMapPtr</div></div>
<div class="ttc" id="structSIM__Type_html_a5dcd927f581c0770092bd59289fe7145"><div class="ttname"><a href="structSIM__Type.html#a5dcd927f581c0770092bd59289fe7145">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__IO uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5228</div></div>
<div class="ttc" id="structMCG__Type_html_a7fd146380faf9dd7da4763f061b26564"><div class="ttname"><a href="structMCG__Type.html#a7fd146380faf9dd7da4763f061b26564">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2746</div></div>
<div class="ttc" id="structUSB__Type_html_a7271c06f949d448fa10196e2bb10bd93"><div class="ttname"><a href="structUSB__Type.html#a7271c06f949d448fa10196e2bb10bd93">USB_Type::ADDINFO</a></div><div class="ttdeci">__I uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7217</div></div>
<div class="ttc" id="structUSB__Type_html_a5d81326ef75b015cfa68f73b9c8434bf"><div class="ttname"><a href="structUSB__Type.html#a5d81326ef75b015cfa68f73b9c8434bf">USB_Type::FRMNUMH</a></div><div class="ttdeci">__IO uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7245</div></div>
<div class="ttc" id="structMCM__Type_html_a21b4db9fd3a7335e135c8bf0be800b92"><div class="ttname"><a href="structMCM__Type.html#a21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3048</div></div>
<div class="ttc" id="structMCG__Type_html_ade4cb987285cb3307821b43d904adcb6"><div class="ttname"><a href="structMCG__Type.html#ade4cb987285cb3307821b43d904adcb6">MCG_Type::C8</a></div><div class="ttdeci">__IO uint8_t C8</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2751</div></div>
<div class="ttc" id="structADC__Type_html_a3b8cdaa5f3bc728ac9ade1e50a536b18"><div class="ttname"><a href="structADC__Type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:255</div></div>
<div class="ttc" id="structOSC__Type_html_afb099b77ea7a74fe342d9bf1335b86a6"><div class="ttname"><a href="structOSC__Type.html#afb099b77ea7a74fe342d9bf1335b86a6">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3891</div></div>
<div class="ttc" id="structPORT__Type_html_adb92b388adf5799a5a59817ae6cbf7d1"><div class="ttname"><a href="structPORT__Type.html#adb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4308</div></div>
<div class="ttc" id="structLLWU__Type_html_af4e20147909cf3d6a8ec04750fc36833"><div class="ttname"><a href="structLLWU__Type.html#af4e20147909cf3d6a8ec04750fc36833">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2260</div></div>
<div class="ttc" id="structGPIO__Type_html_a6c70e08238cd1fda316a11095b493719"><div class="ttname"><a href="structGPIO__Type.html#a6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1774</div></div>
<div class="ttc" id="group__LPTMR__Peripheral__Access__Layer_html_ga52c31e0582a47d2a19155fb601b708ce"><div class="ttname"><a href="group__LPTMR__Peripheral__Access__Layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_Type * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="structCMP__Type_html"><div class="ttname"><a href="structCMP__Type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:609</div></div>
<div class="ttc" id="structUART0__Type_html_a734d6b60b4597e0e0fdbff02009cca85"><div class="ttname"><a href="structUART0__Type.html#a734d6b60b4597e0e0fdbff02009cca85">UART0_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6839</div></div>
<div class="ttc" id="structNV__Type_html_afb5e12b7f518197a87e81432749ba73d"><div class="ttname"><a href="structNV__Type.html#afb5e12b7f518197a87e81432749ba73d">NV_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3684</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:162</div></div>
<div class="ttc" id="structPORT__Type_html_a20069f4ac88fc12066ba90eea8fcbb58"><div class="ttname"><a href="structPORT__Type.html#a20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4310</div></div>
<div class="ttc" id="structSIM__Type_html_acf5d10bb5b9bcea4c60a1b30b7499f2e"><div class="ttname"><a href="structSIM__Type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5235</div></div>
<div class="ttc" id="group__SMC__Peripheral__Access__Layer_html_ga37188a60163a816cb6fa751b2400d9ee"><div class="ttname"><a href="group__SMC__Peripheral__Access__Layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_Type * SMC_MemMapPtr</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:166</div></div>
<div class="ttc" id="structI2C__Type_html_a1cc523ad84714ff9fe3f28a9b2edccf7"><div class="ttname"><a href="structI2C__Type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">I2C_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1952</div></div>
<div class="ttc" id="group__NV__Peripheral__Access__Layer_html_gab450680c088433556921ae8fe3c35d3d"><div class="ttname"><a href="group__NV__Peripheral__Access__Layer.html#gab450680c088433556921ae8fe3c35d3d">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_Type * NV_MemMapPtr</div></div>
<div class="ttc" id="structMTB__Type_html_a3a234e91bd3ead336096d430edb11b97"><div class="ttname"><a href="structMTB__Type.html#a3a234e91bd3ead336096d430edb11b97">MTB_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3211</div></div>
<div class="ttc" id="structADC__Type_html_ae5a5b0377261f6593f1ad3f51a4681ad"><div class="ttname"><a href="structADC__Type.html#ae5a5b0377261f6593f1ad3f51a4681ad">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:263</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:167</div></div>
<div class="ttc" id="structMCG__Type_html_a72de946c106d741e2e5f21c35988a7a1"><div class="ttname"><a href="structMCG__Type.html#a72de946c106d741e2e5f21c35988a7a1">MCG_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2738</div></div>
<div class="ttc" id="structI2C__Type_html_a148222c48ca2815cfe85c68a6cff61a7"><div class="ttname"><a href="structI2C__Type.html#a148222c48ca2815cfe85c68a6cff61a7">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1955</div></div>
<div class="ttc" id="structMCG__Type_html_a0c45cd85b1baf3e6a0a3a802e26cbe38"><div class="ttname"><a href="structMCG__Type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2740</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:144</div></div>
<div class="ttc" id="structDAC__Type_html"><div class="ttname"><a href="structDAC__Type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:804</div></div>
<div class="ttc" id="structUSB__Type_html_afff047b66a448cfa17baf6acf33fd58a"><div class="ttname"><a href="structUSB__Type.html#afff047b66a448cfa17baf6acf33fd58a">USB_Type::IDCOMP</a></div><div class="ttdeci">__I uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7213</div></div>
<div class="ttc" id="group__MTB__Peripheral__Access__Layer_html_gaa229d0689075dd0b31724f1c3719342d"><div class="ttname"><a href="group__MTB__Peripheral__Access__Layer.html#gaa229d0689075dd0b31724f1c3719342d">MTB_MemMapPtr</a></div><div class="ttdeci">struct MTB_Type * MTB_MemMapPtr</div></div>
<div class="ttc" id="structFTFA__Type_html_acf3c819c9e0411d97ea828a9bf8388f0"><div class="ttname"><a href="structFTFA__Type.html#acf3c819c9e0411d97ea828a9bf8388f0">FTFA_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1494</div></div>
<div class="ttc" id="structADC__Type_html_aca49bcd5d7bc64184e106decf4e7f750"><div class="ttname"><a href="structADC__Type.html#aca49bcd5d7bc64184e106decf4e7f750">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:247</div></div>
<div class="ttc" id="group__I2C__Peripheral__Access__Layer_html_gad005bce09c857e19746cbfd20824de62"><div class="ttname"><a href="group__I2C__Peripheral__Access__Layer.html#gad005bce09c857e19746cbfd20824de62">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_Type * I2C_MemMapPtr</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:142</div></div>
<div class="ttc" id="structMTBDWT__Type_html_a8e1fa8c8e1f8e07b41ca20b51f164daa"><div class="ttname"><a href="structMTBDWT__Type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa">MTBDWT_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3473</div></div>
<div class="ttc" id="structMTB__Type_html_a23b4bdeea8d376228577c482c7876705"><div class="ttname"><a href="structMTB__Type.html#a23b4bdeea8d376228577c482c7876705">MTB_Type::LOCKACCESS</a></div><div class="ttdeci">__I uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3205</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:137</div></div>
<div class="ttc" id="structRCM__Type_html"><div class="ttname"><a href="structRCM__Type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4656</div></div>
<div class="ttc" id="structFGPIO__Type_html_ac4d469435865de374da0405520c9f524"><div class="ttname"><a href="structFGPIO__Type.html#ac4d469435865de374da0405520c9f524">FGPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1321</div></div>
<div class="ttc" id="group__SIM__Peripheral__Access__Layer_html_ga6b1611de1c2f6ea4b04ac7475d128850"><div class="ttname"><a href="group__SIM__Peripheral__Access__Layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_Type * SIM_MemMapPtr</div></div>
<div class="ttc" id="structFGPIO__Type_html_a3ee5e535bc4b3d1bd61cd9a853173d60"><div class="ttname"><a href="structFGPIO__Type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">FGPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1322</div></div>
<div class="ttc" id="structTSI__Type_html_a72534b6801402c0bd164b303a6c62915"><div class="ttname"><a href="structTSI__Type.html#a72534b6801402c0bd164b303a6c62915">TSI_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6312</div></div>
<div class="ttc" id="structLPTMR__Type_html"><div class="ttname"><a href="structLPTMR__Type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2594</div></div>
<div class="ttc" id="structRCM__Type_html_a9e4e331c458808ec57a393932bf91e65"><div class="ttname"><a href="structRCM__Type.html#a9e4e331c458808ec57a393932bf91e65">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4657</div></div>
<div class="ttc" id="structLLWU__Type_html_a3c0a1985283644dfd4d68600e899b55f"><div class="ttname"><a href="structLLWU__Type.html#a3c0a1985283644dfd4d68600e899b55f">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2267</div></div>
<div class="ttc" id="structFTFA__Type_html"><div class="ttname"><a href="structFTFA__Type.html">FTFA_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1492</div></div>
<div class="ttc" id="structADC__Type_html_a18689175e64a715367784c7c84c0200d"><div class="ttname"><a href="structADC__Type.html#a18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:259</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:149</div></div>
<div class="ttc" id="structADC__Type_html_a7397e1ccace879809b64c8b689a13418"><div class="ttname"><a href="structADC__Type.html#a7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:248</div></div>
<div class="ttc" id="structFTFA__Type_html_a43869c36c7138f235ddd9613abdbdba9"><div class="ttname"><a href="structFTFA__Type.html#a43869c36c7138f235ddd9613abdbdba9">FTFA_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1498</div></div>
<div class="ttc" id="structSMC__Type_html_aeb1160606f3387d12dadc263eec7b749"><div class="ttname"><a href="structSMC__Type.html#aeb1160606f3387d12dadc263eec7b749">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5686</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:145</div></div>
<div class="ttc" id="structGPIO__Type_html_a361aec1ddf4e89774ea1d4a0fddd6ef4"><div class="ttname"><a href="structGPIO__Type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1772</div></div>
<div class="ttc" id="structADC__Type_html_a2487601e623b6a7c31149b068d9aefca"><div class="ttname"><a href="structADC__Type.html#a2487601e623b6a7c31149b068d9aefca">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:252</div></div>
<div class="ttc" id="structGPIO__Type_html_a269fc0ec9450f3e86b2acddef2db7999"><div class="ttname"><a href="structGPIO__Type.html#a269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1776</div></div>
<div class="ttc" id="structSMC__Type_html_aae7ce3860f0e8c664e2e345e8936dbdc"><div class="ttname"><a href="structSMC__Type.html#aae7ce3860f0e8c664e2e345e8936dbdc">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5688</div></div>
<div class="ttc" id="group__PORT__Peripheral__Access__Layer_html_gaa0db94574a8e9a7d7de23f9fbecb0347"><div class="ttname"><a href="group__PORT__Peripheral__Access__Layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_Type * PORT_MemMapPtr</div></div>
<div class="ttc" id="structTPM__Type_html_a6b39b132b13eaba36b30afc619637992"><div class="ttname"><a href="structTPM__Type.html#a6b39b132b13eaba36b30afc619637992">TPM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6030</div></div>
<div class="ttc" id="structMCG__Type_html_ab94b0f073b5f69bc2cdfa61f7fd0a992"><div class="ttname"><a href="structMCG__Type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">MCG_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2742</div></div>
<div class="ttc" id="structUART__Type_html"><div class="ttname"><a href="structUART__Type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6485</div></div>
<div class="ttc" id="structFGPIO__Type_html_a34fb9ec4faa6844853bcf05c48cceb4a"><div class="ttname"><a href="structFGPIO__Type.html#a34fb9ec4faa6844853bcf05c48cceb4a">FGPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1320</div></div>
<div class="ttc" id="group__ROM__Peripheral__Access__Layer_html_ga7dd7d96cd8b4b4e057ca0c4a487bb82a"><div class="ttname"><a href="group__ROM__Peripheral__Access__Layer.html#ga7dd7d96cd8b4b4e057ca0c4a487bb82a">ROM_MemMapPtr</a></div><div class="ttdeci">struct ROM_Type * ROM_MemMapPtr</div></div>
<div class="ttc" id="structSPI__Type_html_ad7892aac9a5a6b2723d34c8cdfc714d2"><div class="ttname"><a href="structSPI__Type.html#ad7892aac9a5a6b2723d34c8cdfc714d2">SPI_Type::M</a></div><div class="ttdeci">__IO uint8_t M</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5828</div></div>
<div class="ttc" id="structFTFA__Type_html_ab8de577023c8314308dd2cf65e1a7e9c"><div class="ttname"><a href="structFTFA__Type.html#ab8de577023c8314308dd2cf65e1a7e9c">FTFA_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1495</div></div>
<div class="ttc" id="structI2C__Type_html_a6e1b24826eb462af336d49e3a1b9f8db"><div class="ttname"><a href="structI2C__Type.html#a6e1b24826eb462af336d49e3a1b9f8db">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1954</div></div>
<div class="ttc" id="structUART__Type_html_aaefdf66d5b1fa972353e74c01dbbfa95"><div class="ttname"><a href="structUART__Type.html#aaefdf66d5b1fa972353e74c01dbbfa95">UART_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6494</div></div>
<div class="ttc" id="structDMA__Type_html_af4baee4fdddfd3bea47a776541500832"><div class="ttname"><a href="structDMA__Type.html#af4baee4fdddfd3bea47a776541500832">DMA_Type::DSR_BCR</a></div><div class="ttdeci">__IO uint32_t DSR_BCR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:988</div></div>
<div class="ttc" id="structUART0__Type_html_a7134612756edcce94990b51fcb4d99db"><div class="ttname"><a href="structUART0__Type.html#a7134612756edcce94990b51fcb4d99db">UART0_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6843</div></div>
<div class="ttc" id="structRTC__Type_html_ab718ffaf4897a4eec35a15790bae8806"><div class="ttname"><a href="structRTC__Type.html#ab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4997</div></div>
<div class="ttc" id="structMTB__Type_html_a8154e4b234b2abfc630cc6c141a9b83e"><div class="ttname"><a href="structMTB__Type.html#a8154e4b234b2abfc630cc6c141a9b83e">MTB_Type::MODECTRL</a></div><div class="ttdeci">__I uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3200</div></div>
<div class="ttc" id="structGPIO__Type_html"><div class="ttname"><a href="structGPIO__Type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1771</div></div>
<div class="ttc" id="structFTFA__Type_html_a5f70bda0833af6097b825af5867a35b8"><div class="ttname"><a href="structFTFA__Type.html#a5f70bda0833af6097b825af5867a35b8">FTFA_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1503</div></div>
<div class="ttc" id="structLPTMR__Type_html_a429aba6c7571f26fdc0c6315c0f920a7"><div class="ttname"><a href="structLPTMR__Type.html#a429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2595</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:153</div></div>
<div class="ttc" id="structROM__Type_html_a4f154ffd079958033b8aba9bff12d5c9"><div class="ttname"><a href="structROM__Type.html#a4f154ffd079958033b8aba9bff12d5c9">ROM_Type::TABLEMARK</a></div><div class="ttdeci">__I uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4810</div></div>
<div class="ttc" id="structMCM__Type_html_a7e83a4220c2fc40542aa700b6a98df41"><div class="ttname"><a href="structMCM__Type.html#a7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3047</div></div>
<div class="ttc" id="structROM__Type_html_aaec55198466664fa61b28364e5c48ffc"><div class="ttname"><a href="structROM__Type.html#aaec55198466664fa61b28364e5c48ffc">ROM_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4813</div></div>
<div class="ttc" id="structADC__Type_html_a2c52931453e9fab0bd1fa24a5e771a8c"><div class="ttname"><a href="structADC__Type.html#a2c52931453e9fab0bd1fa24a5e771a8c">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:265</div></div>
<div class="ttc" id="structUSB__Type_html_ac63531ec3a52f634997a5f27a938232e"><div class="ttname"><a href="structUSB__Type.html#ac63531ec3a52f634997a5f27a938232e">USB_Type::OTGICR</a></div><div class="ttdeci">__IO uint8_t OTGICR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7221</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:155</div></div>
<div class="ttc" id="structUART__Type_html_a64b68e0c2e2c00962c1f6ff05768a247"><div class="ttname"><a href="structUART__Type.html#a64b68e0c2e2c00962c1f6ff05768a247">UART_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6486</div></div>
<div class="ttc" id="structFGPIO__Type_html"><div class="ttname"><a href="structFGPIO__Type.html">FGPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1317</div></div>
<div class="ttc" id="structPMC__Type_html"><div class="ttname"><a href="structPMC__Type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4162</div></div>
<div class="ttc" id="structFTFA__Type_html_a55cdb59f7fc85152196f0dcb1bd67835"><div class="ttname"><a href="structFTFA__Type.html#a55cdb59f7fc85152196f0dcb1bd67835">FTFA_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1504</div></div>
<div class="ttc" id="structSMC__Type_html"><div class="ttname"><a href="structSMC__Type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5685</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:159</div></div>
<div class="ttc" id="structSMC__Type_html_ab8623b594bbc8c61e5d223101fc90d97"><div class="ttname"><a href="structSMC__Type.html#ab8623b594bbc8c61e5d223101fc90d97">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5687</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:141</div></div>
<div class="ttc" id="structROM__Type_html_a235e8c943594532e8e0a5bbb97b4e7e5"><div class="ttname"><a href="structROM__Type.html#a235e8c943594532e8e0a5bbb97b4e7e5">ROM_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4818</div></div>
<div class="ttc" id="structADC__Type_html_a3c2b3bd7317c8347410247700bff991f"><div class="ttname"><a href="structADC__Type.html#a3c2b3bd7317c8347410247700bff991f">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:251</div></div>
<div class="ttc" id="structRTC__Type_html_a5c8182569d4fb9aa8403e3f5933058a6"><div class="ttname"><a href="structRTC__Type.html#a5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4996</div></div>
<div class="ttc" id="structI2C__Type_html_a4b1063d3e6b714b02cbcbf2e51a51f20"><div class="ttname"><a href="structI2C__Type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1948</div></div>
<div class="ttc" id="structADC__Type_html_af713fff7638ff0895a2f3096c292380b"><div class="ttname"><a href="structADC__Type.html#af713fff7638ff0895a2f3096c292380b">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:253</div></div>
<div class="ttc" id="group__USB__Peripheral__Access__Layer_html_ga4ab4b0ab333d718cb18197e03772f425"><div class="ttname"><a href="group__USB__Peripheral__Access__Layer.html#ga4ab4b0ab333d718cb18197e03772f425">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_Type * USB_MemMapPtr</div></div>
<div class="ttc" id="structSIM__Type_html_afe7bedcfac80b29f0b39bbdb79b4d1ef"><div class="ttname"><a href="structSIM__Type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef">SIM_Type::COPC</a></div><div class="ttdeci">__IO uint32_t COPC</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5252</div></div>
<div class="ttc" id="structUART__Type_html_ad9178df20b457eace88576a7cb26d75d"><div class="ttname"><a href="structUART__Type.html#ad9178df20b457eace88576a7cb26d75d">UART_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6491</div></div>
<div class="ttc" id="structGPIO__Type_html_a669ea2d1371abbcd552de208ea9230bc"><div class="ttname"><a href="structGPIO__Type.html#a669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1773</div></div>
<div class="ttc" id="structUART0__Type_html_aae963e17256f95d94a6c785401e2a717"><div class="ttname"><a href="structUART0__Type.html#aae963e17256f95d94a6c785401e2a717">UART0_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6838</div></div>
<div class="ttc" id="structI2C__Type_html_a25bd966a745df11edd849836e17a2457"><div class="ttname"><a href="structI2C__Type.html#a25bd966a745df11edd849836e17a2457">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1956</div></div>
<div class="ttc" id="structI2C__Type_html_a4296f35ffa40f96e2695a8ab22177be6"><div class="ttname"><a href="structI2C__Type.html#a4296f35ffa40f96e2695a8ab22177be6">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1957</div></div>
<div class="ttc" id="structSIM__Type_html_ad08521bc1b834684ec167d3df1ca795d"><div class="ttname"><a href="structSIM__Type.html#ad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5245</div></div>
<div class="ttc" id="structNV__Type_html"><div class="ttname"><a href="structNV__Type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:3671</div></div>
<div class="ttc" id="structADC__Type_html_a57aa0df779b5b476d8b4cd498e11a07d"><div class="ttname"><a href="structADC__Type.html#a57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:257</div></div>
<div class="ttc" id="structPMC__Type_html_abc2abe9e83245fcd84da5a78bbea23ea"><div class="ttname"><a href="structPMC__Type.html#abc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:4164</div></div>
<div class="ttc" id="structUSB__Type_html_a33ddb4989093727ebbeaabdcbb30a9be"><div class="ttname"><a href="structUSB__Type.html#a33ddb4989093727ebbeaabdcbb30a9be">USB_Type::OTGISTAT</a></div><div class="ttdeci">__IO uint8_t OTGISTAT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7219</div></div>
<div class="ttc" id="group__Interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf"><div class="ttname"><a href="group__Interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:160</div></div>
<div class="ttc" id="structTSI__Type_html_a80787b87ff094252f51f10fb1bba3ee5"><div class="ttname"><a href="structTSI__Type.html#a80787b87ff094252f51f10fb1bba3ee5">TSI_Type::GENCS</a></div><div class="ttdeci">__IO uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6311</div></div>
<div class="ttc" id="structFTFA__Type_html_a4614ee4350368662de4415d1ec90f2ee"><div class="ttname"><a href="structFTFA__Type.html#a4614ee4350368662de4415d1ec90f2ee">FTFA_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1499</div></div>
<div class="ttc" id="structFTFA__Type_html_ad7fc425f1a2a58455a2ad575749d44a5"><div class="ttname"><a href="structFTFA__Type.html#ad7fc425f1a2a58455a2ad575749d44a5">FTFA_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1509</div></div>
<div class="ttc" id="structUART0__Type_html"><div class="ttname"><a href="structUART0__Type.html">UART0_Type</a></div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:6831</div></div>
<div class="ttc" id="structI2C__Type_html_a5f4adcc09ad475b811d37f1462e82c74"><div class="ttname"><a href="structI2C__Type.html#a5f4adcc09ad475b811d37f1462e82c74">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:1947</div></div>
<div class="ttc" id="structUSB__Type_html_aebfcc05a57aa51e7cdeb38d058ccd5f1"><div class="ttname"><a href="structUSB__Type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">USB_Type::REV</a></div><div class="ttdeci">__I uint8_t REV</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:7215</div></div>
<div class="ttc" id="structLLWU__Type_html_a95ff50f29c9dd8bb33ab20a0cbb24a67"><div class="ttname"><a href="structLLWU__Type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:2261</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
