#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 16 15:17:55 2018
# Process ID: 29488
# Current directory: D:/vivado/Projects/lab_2/exam_1_review
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27216 D:\vivado\Projects\lab_2\exam_1_review\exam_1_review.xpr
# Log file: D:/vivado/Projects/lab_2/exam_1_review/vivado.log
# Journal file: D:/vivado/Projects/lab_2/exam_1_review\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 807.324 ; gain = 113.027
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sources_1/new/easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] display is not declared [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] display is not declared [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] display is not declared [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sources_1/new/easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] display is not declared [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] display is not declared [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sources_1/new/easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net y is not permitted [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comlogic_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Comlogic_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sources_1/new/easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comlogic_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Comlogic_Testbench_behav xil_defaultlib.Comlogic_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port d on this module [D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comlogic_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Comlogic_Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sources_1/new/easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comlogic_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Comlogic_Testbench_behav xil_defaultlib.Comlogic_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.easy
Compiling module xil_defaultlib.Comlogic_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Comlogic_Testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/xsim.dir/Comlogic_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/xsim.dir/Comlogic_Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 15:48:26 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:48:26 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 840.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comlogic_Testbench_behav -key {Behavioral:sim_1:Functional:Comlogic_Testbench} -tclbatch {Comlogic_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comlogic_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=       1.0ns, a=0, b=0, c=0,  y=0
Time=      16.0ns, a=0, b=0, c=1,  y=0
Time=      51.0ns, a=0, b=1, c=0,  y=0
Time=     106.0ns, a=0, b=1, c=1,  y=0
Time=     181.0ns, a=1, b=0, c=0,  y=0
Time=     276.0ns, a=1, b=0, c=1,  y=0
Time=     391.0ns, a=1, b=1, c=0,  y=1
Time=     526.0ns, a=1, b=1, c=1,  y=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comlogic_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 850.488 ; gain = 9.906
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sources_1/new/easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.srcs/sim_1/new/easy_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easy_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.easy
Compiling module xil_defaultlib.easy_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot easy_testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/xsim.dir/easy_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim/xsim.dir/easy_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 15:51:23 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:51:23 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "easy_testbench_behav -key {Behavioral:sim_1:Functional:easy_testbench} -tclbatch {easy_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source easy_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=       1.0ns, a=0, b=0, c=0,  y=0
Time=       6.0ns, a=0, b=0, c=1,  y=0
Time=      16.0ns, a=0, b=1, c=0,  y=0
Time=      31.0ns, a=0, b=1, c=1,  y=0
Time=      51.0ns, a=1, b=0, c=0,  y=0
Time=      76.0ns, a=1, b=0, c=1,  y=0
Time=     106.0ns, a=1, b=1, c=0,  y=1
Time=     141.0ns, a=1, b=1, c=1,  y=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'easy_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 857.238 ; gain = 5.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'easy_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj easy_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90c97c69e83b4c33bbe0390164138bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot easy_testbench_behav xil_defaultlib.easy_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Projects/lab_2/exam_1_review/exam_1_review.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "easy_testbench_behav -key {Behavioral:sim_1:Functional:easy_testbench} -tclbatch {easy_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source easy_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=       1.0ns, a=0, b=0, c=0,  y=0
Time=       6.0ns, a=0, b=0, c=1,  y=0
Time=      16.0ns, a=0, b=1, c=0,  y=0
Time=      31.0ns, a=0, b=1, c=1,  y=0
Time=      51.0ns, a=1, b=0, c=0,  y=0
Time=      76.0ns, a=1, b=0, c=1,  y=0
Time=     106.0ns, a=1, b=1, c=0,  y=1
Time=     141.0ns, a=1, b=1, c=1,  y=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'easy_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 863.742 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:23:37 2018...
