module clock_devider(
    input wire clk_in,
    output reg clk_out
);

reg [29:0] counter;

always @(posedge clk_in) begin
    if (counter == 12500000) begin // Divide 5*10^6 by 12500000 to get 4 Hz
        counter <= 0;
        clk_out <= ~clk_out;
    end else begin
        counter <= counter + 1;
    end
end

endmodule