============================================================
  Generated by:           Encounter(R) RTL Compiler v07.20-p004_1
  Generated on:           Dec 06 2010  10:50:05 AM
  Module:                 emc_top
  Technology libraries:   D_CELLS_MOSLP_slow_1_62V_125C V 2.1.0
                          ROM4096X8_slow_1_62V_125C V 1.1.0 
                          SPRAM128X8_slow_1_62V_125C V 1.2.0 
  Operating conditions:   slow_1_62V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin               Type    Fanout  Load  Slew Delay Arrival   
                                           (fF)  (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)               launch                                  0 R 
                          latency                     +5000    5000 R 
CORE_INSTANCE
  fsm
    fsm_opcode_reg[7]/C                          1000          5000 R 
    fsm_opcode_reg[7]/Q   SDFRQX2      20   53.9  385  +995    5995 F 
    Fp0637D65450/A                                       +8    6003   
    Fp0637D65450/Q        INX2          8   29.5  227  +223    6226 R 
    Fp0637D65449/A                                       +2    6228   
    Fp0637D65449/Q        INX1          3    7.9  119  +128    6356 F 
    Fp0637D65447/A                                       +0    6356   
    Fp0637D65447/Q        BUX0          6   15.0  377  +439    6795 F 
    Fp0637D65443/A                                       +1    6796   
    Fp0637D65443/Q        INX1         25   47.5  549  +428    7224 R 
    Fp0637D65435/A                                       +8    7232   
    Fp0637D65435/Q        INX0         20   36.9  816  +599    7831 F 
    p9520A/B                                             +5    7837   
    p9520A/Q              NA2X0         4    8.9  756  +696    8533 R 
    p9370A/A                                             +0    8533   
    p9370A/Q              ON221X0       1    1.8  388  +411    8944 F 
    p9547A/E                                             +0    8944   
    p9547A/Q              AO221X0       1    1.8  271  +788    9732 F 
    p10166A/E                                            +0    9732   
    p10166A/Q             AN311X0       1    1.9  675  +471   10203 R 
    p10498A/D                                            +0   10203   
    p10498A/Q             ON211X0       1    1.7  388  +341   10544 F 
    p10622A/D                                            +0   10544   
    p10622A/Q             AO211X0       6   13.1  558 +1154   11698 F 
  fsm/fsm_ram_rd_o_b 
  mem_ctrl/mem_ctrl_ram_rd_b_i 
    p11789A/B                                            +1   11699   
    p11789A/Q             NA2X0         1    1.6  330  +366   12064 R 
    p11899A/A                                            +0   12064   
    p11899A/Q             AND2X0        9   18.8 1195  +887   12952 R 
    p11972A/A                                            +2   12954   
    p11972A/Q             NO2X0         5    8.1  429  +313   13267 F 
    p0904D/A                                             +0   13267   
    p0904D/Q              NA2X0         5   12.5  959  +667   13934 R 
  mem_ctrl/mem_ctrl_bus_ctrl_ext_rom_rd_b_o 
CORE_INSTANCE/core_bus_ctrl_ext_rom_rd_b_o 
BUS_CONTROL_INSTANCE/bus_control_core_ext_rom_rd_b_i 
  p1241A/B                                               +1   13935   
  p1241A/Q                NO2X0        17   26.9  706  +592   14526 F 
  Fp1284A886/A                                           +2   14528   
  Fp1284A886/Q            INX0          9   15.9  532  +510   15039 R 
  p1261A/A                                               +1   15039   
  p1261A/Q                NA2X0         3    6.2  426  +281   15321 F 
  p1233D/A                                               +0   15321   
  p1233D/Q                NO2X0        20   42.8 3656 +2173   17494 R 
  Fp1606A857/A                                           +4   17498   
  Fp1606A857/Q            INX0          8   11.4  874  +507   18004 F 
  p1785D838/C                                            +0   18005   
  p1785D838/Q             AO22X0        1   10.0  374  +876   18881 F 
  drc918/A                                               +0   18881   
  drc918/Q                BUX4          2 1502.2 3099 +1997   20878 F 
BUS_CONTROL_INSTANCE/bus_control_core_p4_o[0] 
top_p4_a_o[0]             out port                      +30   20908 F 
----------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : CORE_INSTANCE/fsm/fsm_opcode_reg[7]/C
End-point    : top_p4_a_o[0]
