Classic Timing Analyzer report for key_led
Thu Jul 04 19:07:54 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50M'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.022 ns                         ; key[1]         ; key_temp[1]    ; --         ; clk_50M  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.486 ns                         ; wei_ma[2]~reg0 ; wei_ma[2]      ; clk_50M    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.281 ns                        ; key[0]         ; key_temp[0]    ; --         ; clk_50M  ; 0            ;
; Clock Setup: 'clk_50M'       ; N/A   ; None          ; 183.52 MHz ( period = 5.449 ns ) ; key_temp[2]    ; wei_ma[0]~reg0 ; clk_50M    ; clk_50M  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50M         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50M'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.52 MHz ( period = 5.449 ns )               ; key_temp[2] ; wei_ma[0]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.740 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; key_temp[1] ; wei_ma[0]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.573 ns                ;
; N/A   ; 210.17 MHz ( period = 4.758 ns )               ; key_temp[0] ; wei_ma[0]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.049 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns )               ; key_temp[0] ; duan_ma[2]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 225.99 MHz ( period = 4.425 ns )               ; key_temp[2] ; duan_ma[0]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 225.99 MHz ( period = 4.425 ns )               ; key_temp[2] ; duan_ma[2]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 225.99 MHz ( period = 4.425 ns )               ; key_temp[2] ; wei_ma[3]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 225.99 MHz ( period = 4.425 ns )               ; key_temp[2] ; duan_ma[6]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 225.99 MHz ( period = 4.425 ns )               ; key_temp[2] ; wei_ma[2]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 225.99 MHz ( period = 4.425 ns )               ; key_temp[2] ; wei_ma[1]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 234.85 MHz ( period = 4.258 ns )               ; key_temp[1] ; duan_ma[0]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 234.85 MHz ( period = 4.258 ns )               ; key_temp[1] ; duan_ma[2]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 234.85 MHz ( period = 4.258 ns )               ; key_temp[1] ; wei_ma[3]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 234.85 MHz ( period = 4.258 ns )               ; key_temp[1] ; duan_ma[6]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 234.85 MHz ( period = 4.258 ns )               ; key_temp[1] ; wei_ma[2]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 234.85 MHz ( period = 4.258 ns )               ; key_temp[1] ; wei_ma[1]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 235.63 MHz ( period = 4.244 ns )               ; key_temp[3] ; wei_ma[0]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.535 ns                ;
; N/A   ; 267.81 MHz ( period = 3.734 ns )               ; key_temp[0] ; duan_ma[0]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; 267.81 MHz ( period = 3.734 ns )               ; key_temp[0] ; wei_ma[3]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; 267.81 MHz ( period = 3.734 ns )               ; key_temp[0] ; duan_ma[6]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; 267.81 MHz ( period = 3.734 ns )               ; key_temp[0] ; wei_ma[2]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; 267.81 MHz ( period = 3.734 ns )               ; key_temp[0] ; wei_ma[1]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_temp[3] ; duan_ma[0]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_temp[3] ; duan_ma[2]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_temp[3] ; wei_ma[3]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_temp[3] ; duan_ma[6]~reg0 ; clk_50M    ; clk_50M  ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_temp[3] ; wei_ma[2]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_temp[3] ; wei_ma[1]~reg0  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 2.511 ns                ;
+-------+------------------------------------------------+-------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 2.022 ns   ; key[1] ; key_temp[1] ; clk_50M  ;
; N/A   ; None         ; 1.912 ns   ; key[2] ; key_temp[2] ; clk_50M  ;
; N/A   ; None         ; 1.887 ns   ; key[3] ; key_temp[3] ; clk_50M  ;
; N/A   ; None         ; 1.835 ns   ; key[0] ; key_temp[0] ; clk_50M  ;
+-------+--------------+------------+--------+-------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 8.486 ns   ; wei_ma[2]~reg0  ; wei_ma[2]  ; clk_50M    ;
; N/A   ; None         ; 8.473 ns   ; wei_ma[3]~reg0  ; wei_ma[3]  ; clk_50M    ;
; N/A   ; None         ; 8.033 ns   ; duan_ma[6]~reg0 ; duan_ma[6] ; clk_50M    ;
; N/A   ; None         ; 8.033 ns   ; duan_ma[0]~reg0 ; duan_ma[0] ; clk_50M    ;
; N/A   ; None         ; 8.018 ns   ; wei_ma[3]~reg0  ; duan_ma[5] ; clk_50M    ;
; N/A   ; None         ; 7.985 ns   ; wei_ma[0]~reg0  ; wei_ma[0]  ; clk_50M    ;
; N/A   ; None         ; 7.939 ns   ; wei_ma[1]~reg0  ; wei_ma[1]  ; clk_50M    ;
; N/A   ; None         ; 7.939 ns   ; wei_ma[1]~reg0  ; duan_ma[4] ; clk_50M    ;
; N/A   ; None         ; 6.820 ns   ; duan_ma[2]~reg0 ; duan_ma[2] ; clk_50M    ;
; N/A   ; None         ; 6.814 ns   ; duan_ma[0]~reg0 ; duan_ma[3] ; clk_50M    ;
+-------+--------------+------------+-----------------+------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; -1.281 ns ; key[0] ; key_temp[0] ; clk_50M  ;
; N/A           ; None        ; -1.333 ns ; key[3] ; key_temp[3] ; clk_50M  ;
; N/A           ; None        ; -1.358 ns ; key[2] ; key_temp[2] ; clk_50M  ;
; N/A           ; None        ; -1.468 ns ; key[1] ; key_temp[1] ; clk_50M  ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jul 04 19:07:53 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_led -c key_led
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50M" is an undefined clock
Info: Clock "clk_50M" has Internal fmax of 183.52 MHz between source register "key_temp[2]" and destination register "wei_ma[0]~reg0" (period= 5.449 ns)
    Info: + Longest register to register delay is 4.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N8; Fanout = 4; REG Node = 'key_temp[2]'
        Info: 2: + IC(0.886 ns) + CELL(0.914 ns) = 1.800 ns; Loc. = LC_X6_Y4_N5; Fanout = 7; COMB Node = 'duan_ma[0]~0'
        Info: 3: + IC(1.697 ns) + CELL(1.243 ns) = 4.740 ns; Loc. = LC_X6_Y3_N1; Fanout = 1; REG Node = 'wei_ma[0]~reg0'
        Info: Total cell delay = 2.157 ns ( 45.51 % )
        Info: Total interconnect delay = 2.583 ns ( 54.49 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_50M" to destination register is 3.348 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk_50M'
            Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y3_N1; Fanout = 1; REG Node = 'wei_ma[0]~reg0'
            Info: Total cell delay = 2.081 ns ( 62.16 % )
            Info: Total interconnect delay = 1.267 ns ( 37.84 % )
        Info: - Longest clock path from clock "clk_50M" to source register is 3.348 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk_50M'
            Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N8; Fanout = 4; REG Node = 'key_temp[2]'
            Info: Total cell delay = 2.081 ns ( 62.16 % )
            Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "key_temp[1]" (data pin = "key[1]", clock pin = "clk_50M") is 2.022 ns
    Info: + Longest pin to register delay is 5.037 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'key[1]'
        Info: 2: + IC(2.722 ns) + CELL(1.183 ns) = 5.037 ns; Loc. = LC_X6_Y4_N9; Fanout = 6; REG Node = 'key_temp[1]'
        Info: Total cell delay = 2.315 ns ( 45.96 % )
        Info: Total interconnect delay = 2.722 ns ( 54.04 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_50M" to destination register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk_50M'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N9; Fanout = 6; REG Node = 'key_temp[1]'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
Info: tco from clock "clk_50M" to destination pin "wei_ma[2]" through register "wei_ma[2]~reg0" is 8.486 ns
    Info: + Longest clock path from clock "clk_50M" to source register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk_50M'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N6; Fanout = 1; REG Node = 'wei_ma[2]~reg0'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N6; Fanout = 1; REG Node = 'wei_ma[2]~reg0'
        Info: 2: + IC(2.440 ns) + CELL(2.322 ns) = 4.762 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'wei_ma[2]'
        Info: Total cell delay = 2.322 ns ( 48.76 % )
        Info: Total interconnect delay = 2.440 ns ( 51.24 % )
Info: th for register "key_temp[0]" (data pin = "key[0]", clock pin = "clk_50M") is -1.281 ns
    Info: + Longest clock path from clock "clk_50M" to destination register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 11; CLK Node = 'clk_50M'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N3; Fanout = 8; REG Node = 'key_temp[0]'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'key[0]'
        Info: 2: + IC(3.127 ns) + CELL(0.591 ns) = 4.850 ns; Loc. = LC_X6_Y4_N3; Fanout = 8; REG Node = 'key_temp[0]'
        Info: Total cell delay = 1.723 ns ( 35.53 % )
        Info: Total interconnect delay = 3.127 ns ( 64.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 133 megabytes
    Info: Processing ended: Thu Jul 04 19:07:54 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


