Source Block: verilog-ethernet/rtl/eth_mac_10g_rx.v@65:75@HdlIdDef

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;
reg [3:0] swap_rxc = 0;


Diff Content:
- 70 reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
+ 70 reg [7:0] last_cycle_tkeep_reg = 8'd0, last_cycle_tkeep_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/eth_mac_10g_rx.v@63:73

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;

Clone Blocks 2:
verilog-ethernet/rtl/eth_mac_10g_rx.v@62:72
    STATE_LAST = 3'd2;

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;

Clone Blocks 3:
verilog-ethernet/rtl/eth_mac_10g_rx.v@65:75

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;
reg [3:0] swap_rxc = 0;


