<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<title>Xiang Pan @ Ohio State</title>
</head>

<body>
<center><h1><font face="arial" color="brown">Xiang Pan</font></h1></center>
<center><img src="face.jpg"></center>

<h3><font face="verdana" color="green">About Me:</font></h3>
I received my Ph.D. from <a href="http://www.cse.ohio-state.edu">Department of Computer Science and Engineering</a> of <a href="http://www.osu.edu">The Ohio State University</a> in May 2017. My research focuses on Software/Hardware Co-Design for Processor Power-Efficiency and Security. I was a member of <a href="http://arch.cse.ohio-state.edu">Computer Architecture Research Lab</a> working with <a href="http://www.cse.ohio-state.edu/~teodores/">Prof. Radu Teodorescu</a>. More information about me can be found in my <a href="https://xiangpan-osu.github.io/resume_web.pdf">CV</a>.
<!--
<br><br>
<strong><font color="red">Currently I'm on the job market actively looking for opportunities in industry as Software Engineer or Computer Architect. Please feel free to email me for more details.</font></strong>
-->
<br><br>
<br>

<h3><font face="verdana" color="green">Education:</font></h3>
Ph.D. in Computer Science, <a href="http://www.osu.edu/">The Ohio State University</a>, May 2017
<br><br>
M.S. in Computer Science, <a href="http://www.osu.edu/">The Ohio State University</a>, May 2016
<br><br>
B.E. in Computer Science, <a href="http://english.bupt.edu.cn/">Beijing University of Posts and Telecommunications</a>, July 2010
<br><br>
<br>

<h3><font face="verdana" color="green">Industry Experience:</font></h3>
CPU Architecture Intern @ Samsung Austin R&D Center (Austin, TX), Mentor: <a href="https://www.linkedin.com/in/raj-desikan-7108041">Dr. Raj Desikan</a>, May 2015 ~ August 2015
<br><br>
System Research Intern @ Hewlett-Packard Laboratories (Palo Alto, CA), Mentor: <a href="https://www.linkedin.com/in/naveen-muralimanohar-a1b85868">Dr. Naveen Muralimanohar</a>, May 2014 ~ August 2014
<br><br>
Software Engineering Intern @ Hewlett-Packard Enterprise (Boise, ID), Mentor: <a href="https://www.linkedin.com/in/gwnavarro">Dr. Guillermo Navarro</a>, May 2013 ~ August 2013
<br><br>
System Research Intern @ Tsinghua University Microprocessor and SoC Technology R&D Center (Beijing, China), Mentor: <a href="https://www.linkedin.com/in/xi-zhang-a1128b51">Dr. Xi Zhang</a>, June 2009 ~ June 2010
<br><br>
<br>

<h3><font face="verdana" color="green">Dissertation:</font></h3>
<strong>Xiang Pan</strong>, <a href="http://www.cse.ohio-state.edu/~panxi/dissertation.pdf">Designing Future Low-Power and Secure Processors with Non-Volatile Memory</a>, Ph.D. Dissertation, April 2017 (<a href="http://www.cse.ohio-state.edu/~panxi/defense.pdf">slides</a>)
<br>
Advisor: <a href="http://www.cse.ohio-state.edu/~teodores/">Radu Teodorescu</a> Committee Members: <a href="http://www.cse.ohio-state.edu/~qin/">Feng Qin</a>, <a href="http://www.cse.ohio-state.edu/~cstewart/">Christopher Stewart</a>, <a href="http://www.cse.ohio-state.edu/~yinqian/">Yinqian Zhang</a>
<br><br>
<br>

<h3><font face="verdana" color="green">Publications:</font></h3>
<strong>Xiang Pan</strong>, Anys Bacha, Radu Teodorescu, <a href="http://www.cse.ohio-state.edu/~panxi/respin_ipdps17.pdf">Respin: Rethinking Near-Threshold Multiprocessor Design with Non-Volatile Memory</a>, The 31st IEEE International Parallel and Distributed Processing Symposium (<strong>IPDPS</strong>), May 2017 (<a href="http://www.cse.ohio-state.edu/~panxi/ipdps17_presentation.pdf">slides</a>)
<br><br>
<strong>Xiang Pan</strong> and Radu Teodorescu, <a href="http://www.cse.ohio-state.edu/~panxi/nvsleep_iccd14.pdf">NVSleep: Using Non-Volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores</a>, The 32nd IEEE International Conference on Computer Design (<strong>ICCD</strong>), October 2014 (<a href="http://www.cse.ohio-state.edu/~panxi/iccd14_presentation.pdf">slides</a>)
<br><br>
<strong>Xiang Pan</strong> and Radu Teodorescu, <a href="http://www.cse.ohio-state.edu/~panxi/pact14.pdf">Using STT-RAM to Enable Energy-Efficient Near-Threshold Chip Multiprocessors</a>, The 23rd International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>), August 2014 (short paper) (<a href="http://www.cse.ohio-state.edu/~panxi/pact14_presentation.pdf">slides</a> <a href="http://www.cse.ohio-state.edu/~panxi/pact14_poster.pdf">poster</a>)
<br><br>
Timothy Miller, Renji Thomas, <strong>Xiang Pan</strong>, Radu Teodorescu, <a href="http://www.cse.ohio-state.edu/~panxi/VRSync.pdf">VRSync: Characterizing and Eliminating Synchronization-Induced Voltage Emergencies in Many-core Processors</a>, The 39th International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2012
<br><br>
Timothy Miller, <strong>Xiang Pan</strong>, Renji Thomas, Naser Sedaghati, Radu Teodorescu, <a href="http://www.cse.ohio-state.edu/~panxi/booster.pdf">Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips</a>, The 18th International Symposium on High-Performance Computer Architecture (<strong>HPCA</strong>), February 2012
<br><br>
<br>

<h3><font face="verdana" color="green">Contact Information:</font></h3>
Email:
<br>
panxi AT cse DOT ohio-state DOT edu
<br><br>
<br>

<center>Last Updated: May 2017</center>
</body> 
<html>
