--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml elevator.twx elevator.ncd -o elevator.twr elevator.pcf
-ucf contraints.ucf

Design file:              elevator.ncd
Physical constraint file: elevator.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1307 paths analyzed, 233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.922ns.
--------------------------------------------------------------------------------

Paths for end point step5/semnal_divizat (SLICE_X0Y83.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_20 (FF)
  Destination:          step5/semnal_divizat (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.163 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_20 to step5/semnal_divizat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y96.AQ       Tcko                  0.456   step5/counter<23>
                                                       step5/counter_20
    SLICE_X1Y97.D1       net (fanout=2)        0.824   step5/counter<20>
    SLICE_X1Y97.D        Tilo                  0.124   step5/counter<26>
                                                       step5/GND_10_o_counter[31]_equal_1_o<31>1
    SLICE_X1Y95.A1       net (fanout=28)       1.052   step5/GND_10_o_counter[31]_equal_1_o<31>
    SLICE_X1Y95.A        Tilo                  0.124   step5/GND_10_o_counter[31]_equal_1_o<31>1
                                                       step5/_n0028_inv1
    SLICE_X0Y83.CE       net (fanout=1)        1.070   step5/_n0028_inv
    SLICE_X0Y83.CLK      Tceck                 0.205   step5/semnal_divizat
                                                       step5/semnal_divizat
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (0.909ns logic, 2.946ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_12 (FF)
  Destination:          step5/semnal_divizat (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.163 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_12 to step5/semnal_divizat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.AQ       Tcko                  0.456   step5/counter<15>
                                                       step5/counter_12
    SLICE_X3Y93.A1       net (fanout=2)        0.809   step5/counter<12>
    SLICE_X3Y93.A        Tilo                  0.124   step5/GND_10_o_counter[31]_equal_1_o<31>3
                                                       step5/GND_10_o_counter[31]_equal_1_o<31>4
    SLICE_X1Y95.A2       net (fanout=28)       1.064   step5/GND_10_o_counter[31]_equal_1_o<31>3
    SLICE_X1Y95.A        Tilo                  0.124   step5/GND_10_o_counter[31]_equal_1_o<31>1
                                                       step5/_n0028_inv1
    SLICE_X0Y83.CE       net (fanout=1)        1.070   step5/_n0028_inv
    SLICE_X0Y83.CLK      Tceck                 0.205   step5/semnal_divizat
                                                       step5/semnal_divizat
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (0.909ns logic, 2.943ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_6 (FF)
  Destination:          step5/semnal_divizat (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.163 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_6 to step5/semnal_divizat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.CQ       Tcko                  0.456   step5/counter<7>
                                                       step5/counter_6
    SLICE_X3Y93.A2       net (fanout=2)        0.802   step5/counter<6>
    SLICE_X3Y93.A        Tilo                  0.124   step5/GND_10_o_counter[31]_equal_1_o<31>3
                                                       step5/GND_10_o_counter[31]_equal_1_o<31>4
    SLICE_X1Y95.A2       net (fanout=28)       1.064   step5/GND_10_o_counter[31]_equal_1_o<31>3
    SLICE_X1Y95.A        Tilo                  0.124   step5/GND_10_o_counter[31]_equal_1_o<31>1
                                                       step5/_n0028_inv1
    SLICE_X0Y83.CE       net (fanout=1)        1.070   step5/_n0028_inv
    SLICE_X0Y83.CLK      Tceck                 0.205   step5/semnal_divizat
                                                       step5/semnal_divizat
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.909ns logic, 2.936ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point step5/counter_26 (SLICE_X1Y97.C2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_16 (FF)
  Destination:          step5/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_16 to step5/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.AQ       Tcko                  0.518   step5/counter<19>
                                                       step5/counter_16
    SLICE_X0Y95.A4       net (fanout=2)        0.903   step5/counter<16>
    SLICE_X0Y95.COUT     Topcya                0.656   step5/Mcount_counter_cy<19>
                                                       step5/counter<16>_rt
                                                       step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<19>
    SLICE_X0Y96.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<23>
                                                       step5/Mcount_counter_cy<23>
    SLICE_X0Y97.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<23>
    SLICE_X0Y97.CMUX     Tcinc                 0.417   Result<26>
                                                       step5/Mcount_counter_xor<26>
    SLICE_X1Y97.C2       net (fanout=1)        0.848   Result<26>
    SLICE_X1Y97.CLK      Tas                   0.093   step5/counter<26>
                                                       step5/Mcount_counter_eqn_261
                                                       step5/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.798ns logic, 1.751ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_10 (FF)
  Destination:          step5/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_10 to step5/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y93.CQ       Tcko                  0.518   step5/counter<11>
                                                       step5/counter_10
    SLICE_X0Y93.C2       net (fanout=2)        0.808   step5/counter<10>
    SLICE_X0Y93.COUT     Topcyc                0.522   step5/Mcount_counter_cy<11>
                                                       step5/counter<10>_rt
                                                       step5/Mcount_counter_cy<11>
    SLICE_X0Y94.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<11>
    SLICE_X0Y94.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<15>
                                                       step5/Mcount_counter_cy<15>
    SLICE_X0Y95.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<15>
    SLICE_X0Y95.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<19>
                                                       step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<19>
    SLICE_X0Y96.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<23>
                                                       step5/Mcount_counter_cy<23>
    SLICE_X0Y97.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<23>
    SLICE_X0Y97.CMUX     Tcinc                 0.417   Result<26>
                                                       step5/Mcount_counter_xor<26>
    SLICE_X1Y97.C2       net (fanout=1)        0.848   Result<26>
    SLICE_X1Y97.CLK      Tas                   0.093   step5/counter<26>
                                                       step5/Mcount_counter_eqn_261
                                                       step5/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.892ns logic, 1.656ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_5 (FF)
  Destination:          step5/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_5 to step5/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.BQ       Tcko                  0.456   step5/counter<7>
                                                       step5/counter_5
    SLICE_X0Y92.B4       net (fanout=2)        0.583   step5/counter<5>
    SLICE_X0Y92.COUT     Topcyb                0.674   step5/Mcount_counter_cy<7>
                                                       step5/counter<5>_rt
                                                       step5/Mcount_counter_cy<7>
    SLICE_X0Y93.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<7>
    SLICE_X0Y93.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<11>
                                                       step5/Mcount_counter_cy<11>
    SLICE_X0Y94.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<11>
    SLICE_X0Y94.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<15>
                                                       step5/Mcount_counter_cy<15>
    SLICE_X0Y95.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<15>
    SLICE_X0Y95.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<19>
                                                       step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<19>
    SLICE_X0Y96.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<23>
                                                       step5/Mcount_counter_cy<23>
    SLICE_X0Y97.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<23>
    SLICE_X0Y97.CMUX     Tcinc                 0.417   Result<26>
                                                       step5/Mcount_counter_xor<26>
    SLICE_X1Y97.C2       net (fanout=1)        0.848   Result<26>
    SLICE_X1Y97.CLK      Tas                   0.093   step5/counter<26>
                                                       step5/Mcount_counter_eqn_261
                                                       step5/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (2.096ns logic, 1.431ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point step5/counter_22 (SLICE_X1Y96.C2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_16 (FF)
  Destination:          step5/counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_16 to step5/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.AQ       Tcko                  0.518   step5/counter<19>
                                                       step5/counter_16
    SLICE_X0Y95.A4       net (fanout=2)        0.903   step5/counter<16>
    SLICE_X0Y95.COUT     Topcya                0.656   step5/Mcount_counter_cy<19>
                                                       step5/counter<16>_rt
                                                       step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CMUX     Tcinc                 0.417   step5/Mcount_counter_cy<23>
                                                       step5/Mcount_counter_cy<23>
    SLICE_X1Y96.C2       net (fanout=1)        0.848   Result<22>
    SLICE_X1Y96.CLK      Tas                   0.093   step5/counter<23>
                                                       step5/Mcount_counter_eqn_221
                                                       step5/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.684ns logic, 1.751ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_10 (FF)
  Destination:          step5/counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_10 to step5/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y93.CQ       Tcko                  0.518   step5/counter<11>
                                                       step5/counter_10
    SLICE_X0Y93.C2       net (fanout=2)        0.808   step5/counter<10>
    SLICE_X0Y93.COUT     Topcyc                0.522   step5/Mcount_counter_cy<11>
                                                       step5/counter<10>_rt
                                                       step5/Mcount_counter_cy<11>
    SLICE_X0Y94.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<11>
    SLICE_X0Y94.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<15>
                                                       step5/Mcount_counter_cy<15>
    SLICE_X0Y95.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<15>
    SLICE_X0Y95.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<19>
                                                       step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CMUX     Tcinc                 0.417   step5/Mcount_counter_cy<23>
                                                       step5/Mcount_counter_cy<23>
    SLICE_X1Y96.C2       net (fanout=1)        0.848   Result<22>
    SLICE_X1Y96.CLK      Tas                   0.093   step5/counter<23>
                                                       step5/Mcount_counter_eqn_221
                                                       step5/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.778ns logic, 1.656ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               step5/counter_5 (FF)
  Destination:          step5/counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: step5/counter_5 to step5/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.BQ       Tcko                  0.456   step5/counter<7>
                                                       step5/counter_5
    SLICE_X0Y92.B4       net (fanout=2)        0.583   step5/counter<5>
    SLICE_X0Y92.COUT     Topcyb                0.674   step5/Mcount_counter_cy<7>
                                                       step5/counter<5>_rt
                                                       step5/Mcount_counter_cy<7>
    SLICE_X0Y93.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<7>
    SLICE_X0Y93.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<11>
                                                       step5/Mcount_counter_cy<11>
    SLICE_X0Y94.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<11>
    SLICE_X0Y94.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<15>
                                                       step5/Mcount_counter_cy<15>
    SLICE_X0Y95.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<15>
    SLICE_X0Y95.COUT     Tbyp                  0.114   step5/Mcount_counter_cy<19>
                                                       step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CIN      net (fanout=1)        0.000   step5/Mcount_counter_cy<19>
    SLICE_X0Y96.CMUX     Tcinc                 0.417   step5/Mcount_counter_cy<23>
                                                       step5/Mcount_counter_cy<23>
    SLICE_X1Y96.C2       net (fanout=1)        0.848   Result<22>
    SLICE_X1Y96.CLK      Tas                   0.093   step5/counter<23>
                                                       step5/Mcount_counter_eqn_221
                                                       step5/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (1.982ns logic, 1.431ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point step2/q2 (SLICE_X4Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step2/q1 (FF)
  Destination:          step2/q2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.335 - 0.304)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: step2/q1 to step2/q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.AQ       Tcko                  0.141   step2/q1
                                                       step2/q1
    SLICE_X4Y78.AX       net (fanout=1)        0.200   step2/q1
    SLICE_X4Y78.CLK      Tckdi       (-Th)     0.070   step2/q3
                                                       step2/q2
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.071ns logic, 0.200ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point step3/etajj_3 (SLICE_X5Y78.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step3/etajj_2 (FF)
  Destination:          step3/etajj_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: step3/etajj_2 to step3/etajj_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y78.BMUX     Tshcko                0.181   step3/etajj<3>
                                                       step3/etajj_2
    SLICE_X5Y78.C5       net (fanout=5)        0.132   step3/etajj<2>
    SLICE_X5Y78.CLK      Tah         (-Th)     0.047   step3/etajj<3>
                                                       step3/Mcount_etajj_xor<3>11
                                                       step3/etajj_3
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.134ns logic, 0.132ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point step2/q3 (SLICE_X4Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step2/q2 (FF)
  Destination:          step2/q3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: step2/q2 to step2/q3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.141   step2/q3
                                                       step2/q2
    SLICE_X4Y78.BX       net (fanout=2)        0.191   step2/q2
    SLICE_X4Y78.CLK      Tckdi       (-Th)     0.066   step2/q3
                                                       step2/q3
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.075ns logic, 0.191ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: step1/date_out<0>/CLK
  Logical resource: step1/Mram_stocare4/CLK
  Location pin: SLICE_X2Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: step1/date_out<0>/CLK
  Logical resource: step1/Mram_stocare4/CLK
  Location pin: SLICE_X2Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: step1/date_out<0>/CLK
  Logical resource: step1/Mram_stocare3/CLK
  Location pin: SLICE_X2Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.922|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1307 paths, 0 nets, and 296 connections

Design statistics:
   Minimum period:   3.922ns{1}   (Maximum frequency: 254.972MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 15 22:44:28 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



