-- generated by newgenasym Tue May 05 10:52:52 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tlc5615id is
    port (    
	AGND:      IN     STD_LOGIC;    
	\cs#\:     IN     STD_LOGIC;    
	DIN:       IN     STD_LOGIC;    
	DOUT:      OUT    STD_LOGIC;    
	\out\:     OUT    STD_LOGIC;    
	REFIN:     IN     STD_LOGIC;    
	SCLK:      IN     STD_LOGIC;    
	VDD:       IN     STD_LOGIC);
end tlc5615id;
