
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021737                       # Number of seconds simulated
sim_ticks                                 21737197000                       # Number of ticks simulated
final_tick                                21772745500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217471                       # Simulator instruction rate (inst/s)
host_op_rate                                   240268                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54017848                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813600                       # Number of bytes of host memory used
host_seconds                                   402.41                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2222144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2222144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            191377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198396141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             198587518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       191377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           191377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102227716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102227716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102227716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           191377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198396141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            300815234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        65.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001986102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2038                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2038                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171116                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34721                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2220224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2222144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2194                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21737269000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.474271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   393.045200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.952255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          889      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2865     23.86%     31.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          976      8.13%     39.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          846      7.04%     46.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          786      6.54%     52.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1483     12.35%     65.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          970      8.08%     73.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          500      4.16%     77.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2695     22.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.451914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.305583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.217858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2036     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2038                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.022080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.992153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              994     48.77%     48.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.28%     50.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              998     48.97%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.93%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2038                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         4160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2220224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 191377.020689466095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198396140.955984354019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102139388.072896420956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           65                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34721                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1791250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2468133250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297991206500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27557.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36627.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8582448.85                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1205255750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2469924500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17869.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36619.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       198.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    198.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212755.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42832860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22758615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241996020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90801900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1231123920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            894038730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             50663520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5036306250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       958559040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1543232400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10113345765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.255284                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19643978000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     57076500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     520780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6105700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2496181000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1515357250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11042159000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42975660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22842105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240211020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90285120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1226206800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            904009170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             57348960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5005167150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       946503360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1561043640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10097249685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.514799                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19604079250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     74880500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     518700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6166943250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2464868250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1539295250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10972786500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21127873                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17048785                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313046                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13167552                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12978288                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.562649                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416530                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13631                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52946                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5468                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1990                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43474394                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9716110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100968890                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21127873                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13447764                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33433965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  630058                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           589                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9433235                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78871                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43465836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.557312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.103736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20590289     47.37%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2025900      4.66%     52.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6106460     14.05%     66.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   475921      1.09%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2603289      5.99%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   370163      0.85%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2704334      6.22%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1716712      3.95%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6872768     15.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43465836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.485984                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.322491                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7593949                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15102724                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18678637                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1777509                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 313017                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12822464                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2057                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109701812                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15803                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 313017                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8399054                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6718456                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         263037                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19500192                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8272080                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108561026                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2388974                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2480606                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3296959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117710796                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             485010935                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109834921                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12740797                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10621                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10625                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7833080                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37521330                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7168050                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6583529                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           687764                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106437002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16442                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102953164                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12800                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9779485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22388229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            931                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43465836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.368600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.128974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12577997     28.94%     28.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5222297     12.01%     40.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7245704     16.67%     57.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4825570     11.10%     68.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5200545     11.96%     80.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4111736      9.46%     90.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2995281      6.89%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              863445      1.99%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              423261      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43465836                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  771288     35.31%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1253631     57.39%     92.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                159343      7.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                98      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59121444     57.43%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5903      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37061260     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6764459      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102953164                       # Type of FU issued
system.cpu.iq.rate                           2.368133                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184262                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021216                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251569225                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116235241                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101422261                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105137328                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11121195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4195272                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121440                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2438                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       675414                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125875                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            53                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 313017                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5838338                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                115176                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106453444                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             62282                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37521330                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7168050                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8690                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5485                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 82641                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2438                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180584                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222713                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403297                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102429797                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36627781                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            523366                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43378563                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19305691                       # Number of branches executed
system.cpu.iew.exec_stores                    6750782                       # Number of stores executed
system.cpu.iew.exec_rate                     2.356095                       # Inst execution rate
system.cpu.iew.wb_sent                      101796689                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101422261                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69790585                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100265044                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.332919                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696061                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9779587                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311128                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     42040213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.299559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.799477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15131354     35.99%     35.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10876030     25.87%     61.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3296998      7.84%     69.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1027596      2.44%     72.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1614092      3.84%     75.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1175315      2.80%     78.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2945103      7.01%     85.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1672210      3.98%     89.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4301515     10.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     42040213                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4301515                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144192172                       # The number of ROB reads
system.cpu.rob.rob_writes                   214332837                       # The number of ROB writes
system.cpu.timesIdled                            1072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            8558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.496837                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.496837                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.012733                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.012733                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101386237                       # number of integer regfile reads
system.cpu.int_regfile_writes                59737562                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414967028                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50048410                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42636532                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.859742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25430844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80812                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            314.691432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.859742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63170153                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63170153                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25016692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25016692                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5790742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5790742                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8632                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8632                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30807434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30807434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30807434                       # number of overall hits
system.cpu.dcache.overall_hits::total        30807434                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       169827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        169827                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       550943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       550943                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           37                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       720770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         720770                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       720770                       # number of overall misses
system.cpu.dcache.overall_misses::total        720770                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12971948000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12971948000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47187805994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47187805994                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       458000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       458000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60159753994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60159753994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60159753994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60159753994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25186519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25186519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31528204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31528204                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31528204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31528204                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006743                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.086876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086876                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004268                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004268                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022861                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76383.307719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76383.307719                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85649.161518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85649.161518                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12378.378378                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12378.378378                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83465.951682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83465.951682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83465.951682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83465.951682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.208333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        76756                       # number of writebacks
system.cpu.dcache.writebacks::total             76756                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       129805                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       129805                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       510062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       510062                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           37                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       639867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       639867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       639867                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       639867                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40022                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40881                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        80903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80903                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80903                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2824085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2824085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3345154500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3345154500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6169239500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6169239500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6169239500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6169239500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70563.315177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70563.315177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81826.630953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81826.630953                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76254.768056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76254.768056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76254.768056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76254.768056                       # average overall mshr miss latency
system.cpu.dcache.replacements                  80812                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.999861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               60365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.377486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.999861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18871349                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18871349                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9428086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9428086                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9428086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9428086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9428086                       # number of overall hits
system.cpu.icache.overall_hits::total         9428086                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5149                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5149                       # number of overall misses
system.cpu.icache.overall_misses::total          5149                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71099000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71099000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71099000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71099000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71099000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71099000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9433235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9433235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9433235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9433235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9433235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9433235                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000546                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000546                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13808.312294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13808.312294                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13808.312294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13808.312294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13808.312294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13808.312294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4877                       # number of writebacks
system.cpu.icache.writebacks::total              4877                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4878                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4878                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63016000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63016000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000517                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000517                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000517                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000517                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12918.409184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12918.409184                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12918.409184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12918.409184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12918.409184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12918.409184                       # average overall mshr miss latency
system.cpu.icache.replacements                   4877                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25204.373875                       # Cycle average of tags in use
system.l2.tags.total_refs                       71612                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35426                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.021453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.305729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       282.647455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24920.420691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769176                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1935                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1429952                       # Number of tag accesses
system.l2.tags.data_accesses                  1429952                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        76756                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76756                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         4862                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4862                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              5523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5523                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst           4814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4814                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          7995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7995                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                 4814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13518                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18332                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4814                       # number of overall hits
system.l2.overall_hits::.cpu.data               13518                       # number of overall hits
system.l2.overall_hits::total                   18332                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               64                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32016                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 64                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67385                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                64                       # number of overall misses
system.l2.overall_misses::.cpu.data             67385                       # number of overall misses
system.l2.overall_misses::total                 67449                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3225859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3225859500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5114000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2678469500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2678469500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5904329000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5909443000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5114000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5904329000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5909443000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        76756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         4862                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4862                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         40892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         4878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             4878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85781                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85781                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.864937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864937                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.013120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013120                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.800180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.800180                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.013120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.832911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786293                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.013120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.832911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786293                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91205.844101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91205.844101                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79906.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79906.250000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83660.341704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83660.341704                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 79906.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87620.820657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87613.500571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79906.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87620.820657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87613.500571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34721                       # number of writebacks
system.l2.writebacks::total                     34721                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32015                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67448                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2872169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2872169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4464000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4464000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2358243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2358243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5230412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5234876500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5230412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5234876500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.864937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.013120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.800155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800155                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.013120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.832899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.013120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.832899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786281                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81205.844101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81205.844101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        69750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73660.565360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73660.565360                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        69750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77620.985694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77613.517080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        69750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77620.985694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77613.517080                       # average overall mshr miss latency
system.l2.replacements                          35426                       # number of replacements
system.membus.snoop_filter.tot_requests        102621                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34721                       # Transaction distribution
system.membus.trans_dist::CleanEvict              451                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6538880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6538880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67449                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254271500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355194500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       171470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        85683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            255                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21772745500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       111477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4877                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4878                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       242618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                257252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       624384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10090176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10714560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35426                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2222144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 119800     98.84%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1407      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          167368000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7318500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         121359490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021743                       # Number of seconds simulated
sim_ticks                                 21742731000                       # Number of ticks simulated
final_tick                                21778279500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217452                       # Simulator instruction rate (inst/s)
host_op_rate                                   240247                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54026416                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813864                       # Number of bytes of host memory used
host_seconds                                   402.45                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           8128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4322240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            373826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198416289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             198790115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       373826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           373826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102634393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102634393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102634393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           373826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198416289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301424508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001986102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67536                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34868                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4322304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2229696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4322304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2231552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2196                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21742786500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    542.968255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   391.244677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.122655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          913      7.57%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2876     23.84%     31.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          986      8.17%     39.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          850      7.05%     46.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          788      6.53%     53.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1485     12.31%     65.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          971      8.05%     73.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          500      4.14%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2696     22.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.350269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.265234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    658.765954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2045     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.019541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.989510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1002     48.95%     48.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.27%     50.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              998     48.75%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.93%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2047                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         8192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2229696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 376769.597158700984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198416289.103700906038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102549031.214156121016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4918000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2469917750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298228681500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38421.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36641.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8553076.79                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1208535750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2474835750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17894.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36644.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       198.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    198.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212323.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 43054200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22853490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242381580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91193400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1231123920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            895122870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             50663520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5037745500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       958559040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1543232400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10116962430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.303205                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19647118500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     57076500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     520780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6105700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2496181000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1517731000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11045319250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 43246980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22955955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240439500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90666180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1226206800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            905268300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             57351360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5006378970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       946545120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1561043640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10100759505                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.557994                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19606847250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     74886500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     518700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6166943250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2464977750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1542055250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10975445000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21128550                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17049189                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13167983                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12978459                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.560721                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416599                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13642                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58506                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52950                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5556                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2009                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43485462                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9717694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100971491                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21128550                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13448008                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33435475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  630268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           651                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9433643                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78930                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43469107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.557190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.103716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20593021     47.37%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2025936      4.66%     52.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6106513     14.05%     66.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   475949      1.09%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2603338      5.99%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   370231      0.85%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2704389      6.22%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1716745      3.95%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6872985     15.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43469107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.485876                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.321960                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7595315                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15104128                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18679025                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1777541                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 313098                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12822630                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2081                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109704197                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15873                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 313098                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8400458                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6719053                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         263700                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19500569                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8272229                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108563211                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2388976                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2480745                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3296959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117713229                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             485020466                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109837088                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12742461                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10642                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10645                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7833206                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37521781                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7168263                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6583532                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           687770                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106438905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16466                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102954650                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12800                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9780683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22390694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            940                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43469107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.368456                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.128984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12580667     28.94%     28.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5222546     12.01%     40.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7245812     16.67%     57.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4825663     11.10%     68.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5200621     11.96%     80.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4111773      9.46%     90.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2995299      6.89%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              863460      1.99%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              423266      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43469107                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  771289     35.31%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1253650     57.39%     92.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                159355      7.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               108      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59122350     57.43%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5903      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37061646     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6764643      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102954650                       # Type of FU issued
system.cpu.iq.rate                           2.367565                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184294                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021216                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251575503                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116238370                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101423572                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105138836                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11121198                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4195558                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121440                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2442                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       675511                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125881                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 313098                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5838495                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                115618                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106455371                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             62326                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37521781                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7168263                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8708                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5489                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 83079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2442                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180607                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222780                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403387                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102431208                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36628132                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            523444                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43379096                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19305980                       # Number of branches executed
system.cpu.iew.exec_stores                    6750964                       # Number of stores executed
system.cpu.iew.exec_rate                     2.355528                       # Inst execution rate
system.cpu.iew.wb_sent                      101798042                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101423572                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69791189                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100266080                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.332356                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696060                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9780785                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311204                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     42043257                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.299411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.799442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15134093     36.00%     36.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10876158     25.87%     61.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3297062      7.84%     69.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1027645      2.44%     72.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1614118      3.84%     75.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1175332      2.80%     78.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2945109      7.00%     85.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1672211      3.98%     89.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4301529     10.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     42043257                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4301529                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144197121                       # The number of ROB reads
system.cpu.rob.rob_writes                   214336934                       # The number of ROB writes
system.cpu.timesIdled                            1121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           16355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.496960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.496960                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.012235                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.012235                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101387572                       # number of integer regfile reads
system.cpu.int_regfile_writes                59738382                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414972047                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50048968                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42637048                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.859778                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30909590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            381.129346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.859778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63171041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63171041                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25016946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25016946                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5790849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5790849                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8639                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8639                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30807795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30807795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30807795                       # number of overall hits
system.cpu.dcache.overall_hits::total        30807795                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       169881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        169881                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       550943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       550943                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           37                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       720824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         720824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       720824                       # number of overall misses
system.cpu.dcache.overall_misses::total        720824                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12977214500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12977214500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47187805994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47187805994                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       458000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       458000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60165020494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60165020494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60165020494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60165020494                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25186827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25186827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31528619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31528619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31528619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31528619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006745                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.086875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086875                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004265                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004265                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022863                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76390.028903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76390.028903                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85649.161518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85649.161518                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12378.378378                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12378.378378                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83467.005114                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83467.005114                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83467.005114                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83467.005114                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.360000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        76786                       # number of writebacks
system.cpu.dcache.writebacks::total             76786                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       129827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       129827                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       510062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       510062                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           37                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       639889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       639889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       639889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       639889                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40054                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40881                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        80935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80935                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2827581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2827581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3345154500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3345154500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6172735500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6172735500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6172735500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6172735500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006446                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002567                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002567                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002567                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002567                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70594.222799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70594.222799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81826.630953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81826.630953                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76267.813678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76267.813678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76267.813678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76267.813678                       # average overall mshr miss latency
system.cpu.dcache.replacements                  80844                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.999861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9435035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1815.477198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.999861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18872230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18872230                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9428408                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9428408                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9428408                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9428408                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9428408                       # number of overall hits
system.cpu.icache.overall_hits::total         9428408                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5235                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5235                       # number of overall misses
system.cpu.icache.overall_misses::total          5235                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79032000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     79032000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79032000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79032000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79032000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9433643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9433643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9433643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9433643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9433643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9433643                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15096.848138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15096.848138                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15096.848138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15096.848138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15096.848138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15096.848138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4942                       # number of writebacks
system.cpu.icache.writebacks::total              4942                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          290                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          290                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          290                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4945                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4945                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69456500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69456500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69456500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69456500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000524                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14045.803842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14045.803842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14045.803842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14045.803842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14045.803842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14045.803842                       # average overall mshr miss latency
system.cpu.icache.replacements                   4942                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25206.298983                       # Cycle average of tags in use
system.l2.tags.total_refs                      171820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68341                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.514157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.314594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       282.585859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24922.398530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1926                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1431651                       # Number of tag accesses
system.l2.tags.data_accesses                  1431651                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        76786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76786                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         4926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4926                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              5523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5523                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst           4818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4818                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          8000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8000                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                 4818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13523                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18341                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4818                       # number of overall hits
system.l2.overall_hits::.cpu.data               13523                       # number of overall hits
system.l2.overall_hits::total                   18341                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              127                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32043                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                127                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67412                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67539                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               127                       # number of overall misses
system.l2.overall_misses::.cpu.data             67412                       # number of overall misses
system.l2.overall_misses::total                 67539                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3225859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3225859500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     11405500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11405500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2681857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2681857500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     11405500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5907717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5919122500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     11405500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5907717000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5919122500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        76786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         4926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4926                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         40892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         4945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             4945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85880                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85880                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.864937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864937                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.025683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025683                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.800215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.800215                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.025683                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.832915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.025683                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.832915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786435                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91205.844101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91205.844101                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89807.086614                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89807.086614                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83695.580938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83695.580938                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 89807.086614                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87635.984691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87640.067220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89807.086614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87635.984691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87640.067220                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34868                       # number of writebacks
system.l2.writebacks::total                     34868                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32039                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67535                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2872169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2872169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     10145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2361035500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2361035500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     10145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5233205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5243350500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     10145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5233205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5243350500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.864937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.025683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.800115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800115                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.025683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.832866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786388                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.025683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.832866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786388                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81205.844101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81205.844101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79885.826772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79885.826772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73692.546584                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73692.546584                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79885.826772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77634.776288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77639.009403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79885.826772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77634.776288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77639.009403                       # average overall mshr miss latency
system.l2.replacements                          35573                       # number of replacements
system.membus.snoop_filter.tot_requests        102855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34868                       # Transaction distribution
system.membus.trans_dist::CleanEvict              451                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32167                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6553728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6553728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67536                       # Request fanout histogram
system.membus.reqLayer0.occupancy           255101000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355646250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       171666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        85790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            255                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21778279500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       111654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40043                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       242714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                257545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       632704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10094144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10726848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35573                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2231552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121453                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 120034     98.83%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1419      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121453                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          167561000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7416000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         121408987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
