c_counter_binary_down_sim_netlist.v,verilog,xil_defaultlib,../../../../Egg_timer.srcs/sources_1/ip/c_counter_binary_down/c_counter_binary_down_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
