// Seed: 1612009058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output tri id_8;
  input wire id_7;
  inout tri1 id_6;
  input wire id_5;
  output wire id_4;
  output uwire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_7 == id_1 < id_5;
  assign id_6 = -1'b0;
  assign id_8 = -1;
endmodule
module module_1 (
    output wire id_0
);
  wire id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
