time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
11,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
11,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
11,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
13,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
13,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, '1']","[None, None]"
13,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '2', '1']",[],"[None, None]","[None, None]"
13,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '1']",[],"['3', None]","[None, None]"
13,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['3', '2']","[None, None]"
14,4 added to ready queue,enqueue,4,,"['1', '4']",[],"['3', '2']","[None, None]"
14,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['1', '4', '3']",[],"[None, '2']","[None, None]"
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '3']",[],"['1', '2']","[None, None]"
15,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '3', '2']",[],"['1', None]","[None, None]"
15,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '2']",[],"['1', '4']","[None, None]"
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '2', '1']",[],"[None, '4']","[None, None]"
16,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '1']",[],"['3', '4']","[None, None]"
17,5 added to ready queue,enqueue,5,,"['2', '1', '5']",[],"['3', '4']","[None, None]"
17,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '1', '5', '4']",[],"['3', None]","[None, None]"
17,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '5', '4']",[],"['3', '2']","[None, None]"
18,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '5', '4', '3']",[],"[None, '2']","[None, None]"
18,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '5', '4', '3', '2']",[],"[None, None]","[None, None]"
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '4', '3', '2']",[],"['1', None]","[None, None]"
18,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '3', '2']",[],"['1', '5']","[None, None]"
20,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '3', '2', '1']",[],"[None, '5']","[None, None]"
20,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '3', '2', '1']",['5'],"[None, None]","[None, None]"
20,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '2', '1']",['5'],"['4', None]","[None, None]"
20,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '1']",['5'],"['4', '3']","[None, None]"
20,5 dispatched to IO0,dispatch_io,5,IO0,"['2', '1']",[],"['4', '3']","['5', None]"
22,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '1', '4']",[],"[None, '3']","['5', None]"
22,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '1', '4', '3']",[],"[None, None]","['5', None]"
22,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '4', '3']",[],"['2', None]","['5', None]"
22,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '3']",[],"['2', '1']","['5', None]"
23,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['4', '3']",['1'],"['2', None]","['5', None]"
23,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '3', '5']",['1'],"['2', None]","[None, None]"
23,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '5']",['1'],"['2', '4']","[None, None]"
23,1 dispatched to IO0,dispatch_io,1,IO0,"['3', '5']",[],"['2', '4']","['1', None]"
24,6 added to ready queue,enqueue,6,,"['3', '5', '6']",[],"['2', '4']","['1', None]"
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '5', '6', '2']",[],"[None, '4']","['1', None]"
24,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['3', '5', '6', '2']",['4'],"[None, None]","['1', None]"
24,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6', '2']",['4'],"['3', None]","['1', None]"
24,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2']",['4'],"['3', '5']","['1', None]"
24,4 dispatched to IO1,dispatch_io,4,IO1,"['6', '2']",[],"['3', '5']","['1', '4']"
26,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '2', '3']",[],"[None, '5']","['1', '4']"
26,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '2', '3', '5']",[],"[None, None]","['1', '4']"
26,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '3', '5']",[],"['6', None]","['1', '4']"
26,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '5']",[],"['6', '2']","['1', '4']"
28,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '5', '6']",[],"[None, '2']","['1', '4']"
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '5', '6', '2']",[],"[None, None]","['1', '4']"
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6', '2']",[],"['3', None]","['1', '4']"
28,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2']",[],"['3', '5']","['1', '4']"
29,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['6', '2', '3']",[],"[None, '5']","['1', '4']"
29,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '3']",[],"['6', '5']","['1', '4']"
30,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '3', '5']",[],"['6', None]","['1', '4']"
30,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '5']",[],"['6', '2']","['1', '4']"
31,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '5', '6']",[],"[None, '2']","['1', '4']"
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6']",[],"['3', '2']","['1', '4']"
32,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['5', '6']",['2'],"['3', None]","['1', '4']"
32,4 finished I/O → ready queue,io_to_ready,4,IO1,"['5', '6', '4']",['2'],"['3', None]","['1', None]"
32,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '4']",['2'],"['3', '5']","['1', None]"
32,2 dispatched to IO1,dispatch_io,2,IO1,"['6', '4']",[],"['3', '5']","['1', '2']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '4', '3']",[],"[None, '5']","['1', '2']"
33,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '4', '3']",['5'],"[None, None]","['1', '2']"
33,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '3']",['5'],"['6', None]","['1', '2']"
33,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],['5'],"['6', '4']","['1', '2']"
34,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['3', '6']",['5'],"[None, '4']","['1', '2']"
34,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['3', '6', '4']",['5'],"[None, None]","['1', '2']"
34,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4']",['5'],"['3', None]","['1', '2']"
34,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],['5'],"['3', '6']","['1', '2']"
36,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']",['5'],"[None, '6']","['1', '2']"
36,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '3', '6']",['5'],"[None, None]","['1', '2']"
36,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '6']",['5'],"['4', None]","['1', '2']"
36,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],['5'],"['4', '3']","['1', '2']"
38,7 added to ready queue,enqueue,7,,"['6', '7']",['5'],"['4', '3']","['1', '2']"
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '7', '4']",['5'],"[None, '3']","['1', '2']"
38,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '7', '4', '3']",['5'],"[None, None]","['1', '2']"
38,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '4', '3']",['5'],"['6', None]","['1', '2']"
38,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '3']",['5'],"['6', '7']","['1', '2']"
39,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '3', '1']",['5'],"['6', '7']","[None, '2']"
39,5 dispatched to IO0,dispatch_io,5,IO0,"['4', '3', '1']",[],"['6', '7']","['5', '2']"
40,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '3', '1', '6']",[],"[None, '7']","['5', '2']"
40,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['4', '3', '1', '6', '7']",[],"[None, None]","['5', '2']"
40,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '1', '6', '7']",[],"['4', None]","['5', '2']"
40,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '6', '7']",[],"['4', '3']","['5', '2']"
41,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['1', '6', '7', '3']",[],"['4', None]","['5', '2']"
41,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '7', '3']",[],"['4', '1']","['5', '2']"
42,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '7', '3']",['4'],"[None, '1']","['5', '2']"
42,2 finished I/O → ready queue,io_to_ready,2,IO1,"['6', '7', '3', '2']",['4'],"[None, '1']","['5', None]"
42,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '3', '2']",['4'],"['6', '1']","['5', None]"
42,4 dispatched to IO1,dispatch_io,4,IO1,"['7', '3', '2']",[],"['6', '1']","['5', '4']"
43,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '3', '2', '1']",[],"['6', None]","['5', '4']"
43,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '3', '2', '1', '5']",[],"['6', None]","[None, '4']"
43,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '2', '1', '5']",[],"['6', '7']","[None, '4']"
44,8 added to ready queue,enqueue,8,,"['3', '2', '1', '5', '8']",[],"['6', '7']","[None, '4']"
44,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['3', '2', '1', '5', '8', '6']",[],"[None, '7']","[None, '4']"
44,4 finished I/O → ready queue,io_to_ready,4,IO1,"['3', '2', '1', '5', '8', '6', '4']",[],"[None, '7']","[None, None]"
44,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '1', '5', '8', '6', '4']",[],"['3', '7']","[None, None]"
45,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '1', '5', '8', '6', '4', '7']",[],"['3', None]","[None, None]"
45,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '5', '8', '6', '4', '7']",[],"['3', '2']","[None, None]"
46,9 added to ready queue,enqueue,9,,"['1', '5', '8', '6', '4', '7', '9']",[],"['3', '2']","[None, None]"
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '5', '8', '6', '4', '7', '9', '3']",[],"[None, '2']","[None, None]"
46,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '8', '6', '4', '7', '9', '3']",[],"['1', '2']","[None, None]"
47,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '8', '6', '4', '7', '9', '3', '2']",[],"['1', None]","[None, None]"
47,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '6', '4', '7', '9', '3', '2']",[],"['1', '5']","[None, None]"
48,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '6', '4', '7', '9', '3', '2', '1']",[],"[None, '5']","[None, None]"
48,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '4', '7', '9', '3', '2', '1']",[],"['8', '5']","[None, None]"
49,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '4', '7', '9', '3', '2', '1', '5']",[],"['8', None]","[None, None]"
49,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '7', '9', '3', '2', '1', '5']",[],"['8', '6']","[None, None]"
50,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '7', '9', '3', '2', '1', '5', '8']",[],"[None, '6']","[None, None]"
50,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '9', '3', '2', '1', '5', '8']",[],"['4', '6']","[None, None]"
51,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '9', '3', '2', '1', '5', '8', '6']",[],"['4', None]","[None, None]"
51,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '3', '2', '1', '5', '8', '6']",[],"['4', '7']","[None, None]"
52,4 finished all bursts,finished,4,CPU0,"['9', '3', '2', '1', '5', '8', '6']",[],"[None, '7']","[None, None]"
52,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['9', '3', '2', '1', '5', '8', '6']",['7'],"[None, None]","[None, None]"
52,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '2', '1', '5', '8', '6']",['7'],"['9', None]","[None, None]"
52,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '1', '5', '8', '6']",['7'],"['9', '3']","[None, None]"
52,7 dispatched to IO0,dispatch_io,7,IO0,"['2', '1', '5', '8', '6']",[],"['9', '3']","['7', None]"
54,10 added to ready queue,enqueue,10,,"['2', '1', '5', '8', '6', '10']",[],"['9', '3']","['7', None]"
54,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '1', '5', '8', '6', '10', '9']",[],"[None, '3']","['7', None]"
54,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '1', '5', '8', '6', '10', '9', '3']",[],"[None, None]","['7', None]"
54,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '5', '8', '6', '10', '9', '3']",[],"['2', None]","['7', None]"
54,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '8', '6', '10', '9', '3']",[],"['2', '1']","['7', None]"
56,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '8', '6', '10', '9', '3', '2']",[],"[None, '1']","['7', None]"
56,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '6', '10', '9', '3', '2', '1']",[],"[None, None]","['7', None]"
56,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '6', '10', '9', '3', '2', '1']",[],"['5', None]","['7', None]"
56,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '10', '9', '3', '2', '1']",[],"['5', '8']","['7', None]"
57,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '10', '9', '3', '2', '1', '7']",[],"['5', '8']","[None, None]"
58,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['6', '10', '9', '3', '2', '1', '7']",['5'],"[None, '8']","[None, None]"
58,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['6', '10', '9', '3', '2', '1', '7', '8']",['5'],"[None, None]","[None, None]"
58,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '9', '3', '2', '1', '7', '8']",['5'],"['6', None]","[None, None]"
58,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '3', '2', '1', '7', '8']",['5'],"['6', '10']","[None, None]"
58,5 dispatched to IO0,dispatch_io,5,IO0,"['9', '3', '2', '1', '7', '8']",[],"['6', '10']","['5', None]"
59,5 finished I/O → ready queue,io_to_ready,5,IO0,"['9', '3', '2', '1', '7', '8', '5']",[],"['6', '10']","[None, None]"
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '3', '2', '1', '7', '8', '5', '6']",[],"[None, '10']","[None, None]"
60,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['9', '3', '2', '1', '7', '8', '5', '6', '10']",[],"[None, None]","[None, None]"
60,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '2', '1', '7', '8', '5', '6', '10']",[],"['9', None]","[None, None]"
60,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '1', '7', '8', '5', '6', '10']",[],"['9', '3']","[None, None]"
61,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '1', '7', '8', '5', '6', '10', '3']",[],"['9', None]","[None, None]"
61,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '7', '8', '5', '6', '10', '3']",[],"['9', '2']","[None, None]"
62,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '7', '8', '5', '6', '10', '3', '9']",[],"[None, '2']","[None, None]"
62,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '8', '5', '6', '10', '3', '9']",[],"['1', '2']","[None, None]"
63,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '8', '5', '6', '10', '3', '9', '2']",[],"['1', None]","[None, None]"
63,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '5', '6', '10', '3', '9', '2']",[],"['1', '7']","[None, None]"
64,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '5', '6', '10', '3', '9', '2', '1']",[],"[None, '7']","[None, None]"
64,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '6', '10', '3', '9', '2', '1']",[],"['8', '7']","[None, None]"
65,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '6', '10', '3', '9', '2', '1', '7']",[],"['8', None]","[None, None]"
65,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '10', '3', '9', '2', '1', '7']",[],"['8', '5']","[None, None]"
66,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '10', '3', '9', '2', '1', '7', '8']",[],"[None, '5']","[None, None]"
66,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '3', '9', '2', '1', '7', '8']",[],"['6', '5']","[None, None]"
67,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['10', '3', '9', '2', '1', '7', '8', '6']",[],"[None, '5']","[None, None]"
67,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '3', '9', '2', '1', '7', '8', '6', '5']",[],"[None, None]","[None, None]"
67,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '9', '2', '1', '7', '8', '6', '5']",[],"['10', None]","[None, None]"
67,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '2', '1', '7', '8', '6', '5']",[],"['10', '3']","[None, None]"
69,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '2', '1', '7', '8', '6', '5', '10']",[],"[None, '3']","[None, None]"
69,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '2', '1', '7', '8', '6', '5', '10', '3']",[],"[None, None]","[None, None]"
69,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '1', '7', '8', '6', '5', '10', '3']",[],"['9', None]","[None, None]"
69,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '7', '8', '6', '5', '10', '3']",[],"['9', '2']","[None, None]"
70,11 added to ready queue,enqueue,11,,"['1', '7', '8', '6', '5', '10', '3', '11']",[],"['9', '2']","[None, None]"
70,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['1', '7', '8', '6', '5', '10', '3', '11', '9']",[],"[None, '2']","[None, None]"
70,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '8', '6', '5', '10', '3', '11', '9']",[],"['1', '2']","[None, None]"
71,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '8', '6', '5', '10', '3', '11', '9', '2']",[],"['1', None]","[None, None]"
71,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '6', '5', '10', '3', '11', '9', '2']",[],"['1', '7']","[None, None]"
72,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '6', '5', '10', '3', '11', '9', '2', '1']",[],"[None, '7']","[None, None]"
72,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '5', '10', '3', '11', '9', '2', '1']",[],"['8', '7']","[None, None]"
73,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '5', '10', '3', '11', '9', '2', '1', '7']",[],"['8', None]","[None, None]"
73,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '10', '3', '11', '9', '2', '1', '7']",[],"['8', '6']","[None, None]"
74,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '10', '3', '11', '9', '2', '1', '7', '8']",[],"[None, '6']","[None, None]"
74,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '3', '11', '9', '2', '1', '7', '8']",[],"['5', '6']","[None, None]"
75,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '3', '11', '9', '2', '1', '7', '8', '6']",[],"['5', None]","[None, None]"
75,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '11', '9', '2', '1', '7', '8', '6']",[],"['5', '10']","[None, None]"
76,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['3', '11', '9', '2', '1', '7', '8', '6']",['5'],"[None, '10']","[None, None]"
76,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '9', '2', '1', '7', '8', '6']",['5'],"['3', '10']","[None, None]"
76,5 dispatched to IO0,dispatch_io,5,IO0,"['11', '9', '2', '1', '7', '8', '6']",[],"['3', '10']","['5', None]"
77,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '9', '2', '1', '7', '8', '6', '10']",[],"['3', None]","['5', None]"
77,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '2', '1', '7', '8', '6', '10']",[],"['3', '11']","['5', None]"
78,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '2', '1', '7', '8', '6', '10', '3']",[],"[None, '11']","['5', None]"
78,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '1', '7', '8', '6', '10', '3']",[],"['9', '11']","['5', None]"
79,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['2', '1', '7', '8', '6', '10', '3', '11']",[],"['9', None]","['5', None]"
79,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '7', '8', '6', '10', '3', '11']",[],"['9', '2']","['5', None]"
80,12 added to ready queue,enqueue,12,,"['1', '7', '8', '6', '10', '3', '11', '12']",[],"['9', '2']","['5', None]"
80,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '7', '8', '6', '10', '3', '11', '12', '9']",[],"[None, '2']","['5', None]"
80,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '7', '8', '6', '10', '3', '11', '12', '9', '2']",[],"[None, None]","['5', None]"
80,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '8', '6', '10', '3', '11', '12', '9', '2']",[],"['1', None]","['5', None]"
80,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '6', '10', '3', '11', '12', '9', '2']",[],"['1', '7']","['5', None]"
81,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '6', '10', '3', '11', '12', '9', '2', '1']",[],"[None, '7']","['5', None]"
81,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '6', '10', '3', '11', '12', '9', '2', '1']",['7'],"[None, None]","['5', None]"
81,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '10', '3', '11', '12', '9', '2', '1']",['7'],"['8', None]","['5', None]"
81,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '3', '11', '12', '9', '2', '1']",['7'],"['8', '6']","['5', None]"
81,7 dispatched to IO1,dispatch_io,7,IO1,"['10', '3', '11', '12', '9', '2', '1']",[],"['8', '6']","['5', '7']"
82,5 finished I/O → ready queue,io_to_ready,5,IO0,"['10', '3', '11', '12', '9', '2', '1', '5']",[],"['8', '6']","[None, '7']"
83,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '3', '11', '12', '9', '2', '1', '5', '8']",[],"[None, '6']","[None, '7']"
83,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '3', '11', '12', '9', '2', '1', '5', '8', '6']",[],"[None, None]","[None, '7']"
83,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '11', '12', '9', '2', '1', '5', '8', '6']",[],"['10', None]","[None, '7']"
83,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '12', '9', '2', '1', '5', '8', '6']",[],"['10', '3']","[None, '7']"
85,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['11', '12', '9', '2', '1', '5', '8', '6']",['10'],"[None, '3']","[None, '7']"
85,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['11', '12', '9', '2', '1', '5', '8', '6', '3']",['10'],"[None, None]","[None, '7']"
85,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '9', '2', '1', '5', '8', '6', '3']",['10'],"['11', None]","[None, '7']"
85,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '2', '1', '5', '8', '6', '3']",['10'],"['11', '12']","[None, '7']"
85,10 dispatched to IO0,dispatch_io,10,IO0,"['9', '2', '1', '5', '8', '6', '3']",[],"['11', '12']","['10', '7']"
87,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['9', '2', '1', '5', '8', '6', '3', '11']",[],"[None, '12']","['10', '7']"
87,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['9', '2', '1', '5', '8', '6', '3', '11', '12']",[],"[None, None]","['10', '7']"
87,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '1', '5', '8', '6', '3', '11', '12']",[],"['9', None]","['10', '7']"
87,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '5', '8', '6', '3', '11', '12']",[],"['9', '2']","['10', '7']"
89,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['1', '5', '8', '6', '3', '11', '12']",['9'],"[None, '2']","['10', '7']"
89,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '5', '8', '6', '3', '11', '12', '2']",['9'],"[None, None]","['10', '7']"
89,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '8', '6', '3', '11', '12', '2']",['9'],"['1', None]","['10', '7']"
89,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '6', '3', '11', '12', '2']",['9'],"['1', '5']","['10', '7']"
91,13 added to ready queue,enqueue,13,,"['8', '6', '3', '11', '12', '2', '13']",['9'],"['1', '5']","['10', '7']"
91,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '6', '3', '11', '12', '2', '13', '1']",['9'],"[None, '5']","['10', '7']"
91,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '6', '3', '11', '12', '2', '13', '1', '5']",['9'],"[None, None]","['10', '7']"
91,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '3', '11', '12', '2', '13', '1', '5']",['9'],"['8', None]","['10', '7']"
91,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '11', '12', '2', '13', '1', '5']",['9'],"['8', '6']","['10', '7']"
92,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['3', '11', '12', '2', '13', '1', '5']","['9', '8']","[None, '6']","['10', '7']"
92,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '12', '2', '13', '1', '5']","['9', '8']","['3', '6']","['10', '7']"
93,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['11', '12', '2', '13', '1', '5']","['9', '8', '6']","['3', None]","['10', '7']"
93,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '2', '13', '1', '5']","['9', '8', '6']","['3', '11']","['10', '7']"
94,14 added to ready queue,enqueue,14,,"['12', '2', '13', '1', '5', '14']","['9', '8', '6']","['3', '11']","['10', '7']"
94,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['12', '2', '13', '1', '5', '14']","['9', '8', '6', '3']","[None, '11']","['10', '7']"
94,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['12', '2', '13', '1', '5', '14']","['9', '8', '6', '3', '11']","[None, None]","['10', '7']"
94,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '13', '1', '5', '14']","['9', '8', '6', '3', '11']","['12', None]","['10', '7']"
94,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '1', '5', '14']","['9', '8', '6', '3', '11']","['12', '2']","['10', '7']"
95,15 added to ready queue,enqueue,15,,"['13', '1', '5', '14', '15']","['9', '8', '6', '3', '11']","['12', '2']","['10', '7']"
96,16 added to ready queue,enqueue,16,,"['13', '1', '5', '14', '15', '16']","['9', '8', '6', '3', '11']","['12', '2']","['10', '7']"
96,17 added to ready queue,enqueue,17,,"['13', '1', '5', '14', '15', '16', '17']","['9', '8', '6', '3', '11']","['12', '2']","['10', '7']"
96,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '1', '5', '14', '15', '16', '17', '12']","['9', '8', '6', '3', '11']","[None, '2']","['10', '7']"
96,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '1', '5', '14', '15', '16', '17', '12', '2']","['9', '8', '6', '3', '11']","[None, None]","['10', '7']"
96,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '5', '14', '15', '16', '17', '12', '2']","['9', '8', '6', '3', '11']","['13', None]","['10', '7']"
96,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '14', '15', '16', '17', '12', '2']","['9', '8', '6', '3', '11']","['13', '1']","['10', '7']"
98,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['5', '14', '15', '16', '17', '12', '2', '13']","['9', '8', '6', '3', '11']","[None, '1']","['10', '7']"
98,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '14', '15', '16', '17', '12', '2', '13', '1']","['9', '8', '6', '3', '11']","[None, None]","['10', '7']"
98,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '15', '16', '17', '12', '2', '13', '1']","['9', '8', '6', '3', '11']","['5', None]","['10', '7']"
98,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '16', '17', '12', '2', '13', '1']","['9', '8', '6', '3', '11']","['5', '14']","['10', '7']"
99,18 added to ready queue,enqueue,18,,"['15', '16', '17', '12', '2', '13', '1', '18']","['9', '8', '6', '3', '11']","['5', '14']","['10', '7']"
99,7 finished I/O → ready queue,io_to_ready,7,IO1,"['15', '16', '17', '12', '2', '13', '1', '18', '7']","['9', '8', '6', '3', '11']","['5', '14']","['10', None]"
99,9 dispatched to IO1,dispatch_io,9,IO1,"['15', '16', '17', '12', '2', '13', '1', '18', '7']","['8', '6', '3', '11']","['5', '14']","['10', '9']"
100,19 added to ready queue,enqueue,19,,"['15', '16', '17', '12', '2', '13', '1', '18', '7', '19']","['8', '6', '3', '11']","['5', '14']","['10', '9']"
100,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '16', '17', '12', '2', '13', '1', '18', '7', '19', '5']","['8', '6', '3', '11']","[None, '14']","['10', '9']"
100,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '16', '17', '12', '2', '13', '1', '18', '7', '19', '5', '14']","['8', '6', '3', '11']","[None, None]","['10', '9']"
100,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '17', '12', '2', '13', '1', '18', '7', '19', '5', '14']","['8', '6', '3', '11']","['15', None]","['10', '9']"
100,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '12', '2', '13', '1', '18', '7', '19', '5', '14']","['8', '6', '3', '11']","['15', '16']","['10', '9']"
102,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '12', '2', '13', '1', '18', '7', '19', '5', '14', '15']","['8', '6', '3', '11']","[None, '16']","['10', '9']"
102,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '12', '2', '13', '1', '18', '7', '19', '5', '14', '15', '16']","['8', '6', '3', '11']","[None, None]","['10', '9']"
102,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '2', '13', '1', '18', '7', '19', '5', '14', '15', '16']","['8', '6', '3', '11']","['17', None]","['10', '9']"
102,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '13', '1', '18', '7', '19', '5', '14', '15', '16']","['8', '6', '3', '11']","['17', '12']","['10', '9']"
103,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['2', '13', '1', '18', '7', '19', '5', '14', '15', '16']","['8', '6', '3', '11', '12']","['17', None]","['10', '9']"
103,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '1', '18', '7', '19', '5', '14', '15', '16']","['8', '6', '3', '11', '12']","['17', '2']","['10', '9']"
104,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '1', '18', '7', '19', '5', '14', '15', '16', '17']","['8', '6', '3', '11', '12']","[None, '2']","['10', '9']"
104,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '18', '7', '19', '5', '14', '15', '16', '17']","['8', '6', '3', '11', '12']","['13', '2']","['10', '9']"
105,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['1', '18', '7', '19', '5', '14', '15', '16', '17']","['8', '6', '3', '11', '12', '2']","['13', None]","['10', '9']"
105,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '7', '19', '5', '14', '15', '16', '17']","['8', '6', '3', '11', '12', '2']","['13', '1']","['10', '9']"
106,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '7', '19', '5', '14', '15', '16', '17', '13']","['8', '6', '3', '11', '12', '2']","[None, '1']","['10', '9']"
106,10 finished I/O → ready queue,io_to_ready,10,IO0,"['18', '7', '19', '5', '14', '15', '16', '17', '13', '10']","['8', '6', '3', '11', '12', '2']","[None, '1']","[None, '9']"
106,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '19', '5', '14', '15', '16', '17', '13', '10']","['8', '6', '3', '11', '12', '2']","['18', '1']","[None, '9']"
106,8 dispatched to IO0,dispatch_io,8,IO0,"['7', '19', '5', '14', '15', '16', '17', '13', '10']","['6', '3', '11', '12', '2']","['18', '1']","['8', '9']"
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '19', '5', '14', '15', '16', '17', '13', '10', '1']","['6', '3', '11', '12', '2']","['18', None]","['8', '9']"
107,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '5', '14', '15', '16', '17', '13', '10', '1']","['6', '3', '11', '12', '2']","['18', '7']","['8', '9']"
108,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '5', '14', '15', '16', '17', '13', '10', '1', '18']","['6', '3', '11', '12', '2']","[None, '7']","['8', '9']"
108,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['5', '14', '15', '16', '17', '13', '10', '1', '18']","['6', '3', '11', '12', '2']","['19', '7']","['8', '9']"
109,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '14', '15', '16', '17', '13', '10', '1', '18', '7']","['6', '3', '11', '12', '2']","['19', None]","['8', '9']"
109,9 finished I/O → ready queue,io_to_ready,9,IO1,"['5', '14', '15', '16', '17', '13', '10', '1', '18', '7', '9']","['6', '3', '11', '12', '2']","['19', None]","['8', None]"
109,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '15', '16', '17', '13', '10', '1', '18', '7', '9']","['6', '3', '11', '12', '2']","['19', '5']","['8', None]"
109,6 dispatched to IO1,dispatch_io,6,IO1,"['14', '15', '16', '17', '13', '10', '1', '18', '7', '9']","['3', '11', '12', '2']","['19', '5']","['8', '6']"
110,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '15', '16', '17', '13', '10', '1', '18', '7', '9', '19']","['3', '11', '12', '2']","[None, '5']","['8', '6']"
110,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['14', '15', '16', '17', '13', '10', '1', '18', '7', '9', '19']","['3', '11', '12', '2', '5']","[None, None]","['8', '6']"
110,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '17', '13', '10', '1', '18', '7', '9', '19']","['3', '11', '12', '2', '5']","['14', None]","['8', '6']"
110,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '13', '10', '1', '18', '7', '9', '19']","['3', '11', '12', '2', '5']","['14', '15']","['8', '6']"
112,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['16', '17', '13', '10', '1', '18', '7', '9', '19']","['3', '11', '12', '2', '5', '14']","[None, '15']","['8', '6']"
112,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '17', '13', '10', '1', '18', '7', '9', '19', '15']","['3', '11', '12', '2', '5', '14']","[None, None]","['8', '6']"
112,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '13', '10', '1', '18', '7', '9', '19', '15']","['3', '11', '12', '2', '5', '14']","['16', None]","['8', '6']"
112,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '10', '1', '18', '7', '9', '19', '15']","['3', '11', '12', '2', '5', '14']","['16', '17']","['8', '6']"
113,20 added to ready queue,enqueue,20,,"['13', '10', '1', '18', '7', '9', '19', '15', '20']","['3', '11', '12', '2', '5', '14']","['16', '17']","['8', '6']"
114,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['13', '10', '1', '18', '7', '9', '19', '15', '20']","['3', '11', '12', '2', '5', '14', '16']","[None, '17']","['8', '6']"
114,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '10', '1', '18', '7', '9', '19', '15', '20', '17']","['3', '11', '12', '2', '5', '14', '16']","[None, None]","['8', '6']"
114,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '1', '18', '7', '9', '19', '15', '20', '17']","['3', '11', '12', '2', '5', '14', '16']","['13', None]","['8', '6']"
114,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '18', '7', '9', '19', '15', '20', '17']","['3', '11', '12', '2', '5', '14', '16']","['13', '10']","['8', '6']"
116,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '18', '7', '9', '19', '15', '20', '17', '13']","['3', '11', '12', '2', '5', '14', '16']","[None, '10']","['8', '6']"
116,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '18', '7', '9', '19', '15', '20', '17', '13', '10']","['3', '11', '12', '2', '5', '14', '16']","[None, None]","['8', '6']"
116,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '7', '9', '19', '15', '20', '17', '13', '10']","['3', '11', '12', '2', '5', '14', '16']","['1', None]","['8', '6']"
116,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '9', '19', '15', '20', '17', '13', '10']","['3', '11', '12', '2', '5', '14', '16']","['1', '18']","['8', '6']"
117,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '9', '19', '15', '20', '17', '13', '10', '8']","['3', '11', '12', '2', '5', '14', '16']","['1', '18']","[None, '6']"
117,3 dispatched to IO0,dispatch_io,3,IO0,"['7', '9', '19', '15', '20', '17', '13', '10', '8']","['11', '12', '2', '5', '14', '16']","['1', '18']","['3', '6']"
118,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '9', '19', '15', '20', '17', '13', '10', '8', '1']","['11', '12', '2', '5', '14', '16']","[None, '18']","['3', '6']"
118,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '9', '19', '15', '20', '17', '13', '10', '8', '1', '18']","['11', '12', '2', '5', '14', '16']","[None, None]","['3', '6']"
118,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '19', '15', '20', '17', '13', '10', '8', '1', '18']","['11', '12', '2', '5', '14', '16']","['7', None]","['3', '6']"
118,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '20', '17', '13', '10', '8', '1', '18']","['11', '12', '2', '5', '14', '16']","['7', '9']","['3', '6']"
120,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '15', '20', '17', '13', '10', '8', '1', '18', '7']","['11', '12', '2', '5', '14', '16']","[None, '9']","['3', '6']"
120,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '15', '20', '17', '13', '10', '8', '1', '18', '7', '9']","['11', '12', '2', '5', '14', '16']","[None, None]","['3', '6']"
120,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '20', '17', '13', '10', '8', '1', '18', '7', '9']","['11', '12', '2', '5', '14', '16']","['19', None]","['3', '6']"
120,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['20', '17', '13', '10', '8', '1', '18', '7', '9']","['11', '12', '2', '5', '14', '16']","['19', '15']","['3', '6']"
121,21 added to ready queue,enqueue,21,,"['20', '17', '13', '10', '8', '1', '18', '7', '9', '21']","['11', '12', '2', '5', '14', '16']","['19', '15']","['3', '6']"
122,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['20', '17', '13', '10', '8', '1', '18', '7', '9', '21', '19']","['11', '12', '2', '5', '14', '16']","[None, '15']","['3', '6']"
122,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['20', '17', '13', '10', '8', '1', '18', '7', '9', '21', '19', '15']","['11', '12', '2', '5', '14', '16']","[None, None]","['3', '6']"
122,6 finished I/O → ready queue,io_to_ready,6,IO1,"['20', '17', '13', '10', '8', '1', '18', '7', '9', '21', '19', '15', '6']","['11', '12', '2', '5', '14', '16']","[None, None]","['3', None]"
122,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '13', '10', '8', '1', '18', '7', '9', '21', '19', '15', '6']","['11', '12', '2', '5', '14', '16']","['20', None]","['3', None]"
122,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '10', '8', '1', '18', '7', '9', '21', '19', '15', '6']","['11', '12', '2', '5', '14', '16']","['20', '17']","['3', None]"
122,11 dispatched to IO1,dispatch_io,11,IO1,"['13', '10', '8', '1', '18', '7', '9', '21', '19', '15', '6']","['12', '2', '5', '14', '16']","['20', '17']","['3', '11']"
123,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['13', '10', '8', '1', '18', '7', '9', '21', '19', '15', '6']","['12', '2', '5', '14', '16', '17']","['20', None]","['3', '11']"
123,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '8', '1', '18', '7', '9', '21', '19', '15', '6']","['12', '2', '5', '14', '16', '17']","['20', '13']","['3', '11']"
124,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '8', '1', '18', '7', '9', '21', '19', '15', '6', '20']","['12', '2', '5', '14', '16', '17']","[None, '13']","['3', '11']"
124,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '1', '18', '7', '9', '21', '19', '15', '6', '20']","['12', '2', '5', '14', '16', '17']","['10', '13']","['3', '11']"
125,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '1', '18', '7', '9', '21', '19', '15', '6', '20', '13']","['12', '2', '5', '14', '16', '17']","['10', None]","['3', '11']"
125,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '18', '7', '9', '21', '19', '15', '6', '20', '13']","['12', '2', '5', '14', '16', '17']","['10', '8']","['3', '11']"
126,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '18', '7', '9', '21', '19', '15', '6', '20', '13', '10']","['12', '2', '5', '14', '16', '17']","[None, '8']","['3', '11']"
126,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '7', '9', '21', '19', '15', '6', '20', '13', '10']","['12', '2', '5', '14', '16', '17']","['1', '8']","['3', '11']"
127,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['18', '7', '9', '21', '19', '15', '6', '20', '13', '10']","['12', '2', '5', '14', '16', '17', '1']","[None, '8']","['3', '11']"
127,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '7', '9', '21', '19', '15', '6', '20', '13', '10', '8']","['12', '2', '5', '14', '16', '17', '1']","[None, None]","['3', '11']"
127,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['7', '9', '21', '19', '15', '6', '20', '13', '10', '8']","['12', '2', '5', '14', '16', '17', '1']","['18', None]","['3', '11']"
127,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '21', '19', '15', '6', '20', '13', '10', '8']","['12', '2', '5', '14', '16', '17', '1']","['18', '7']","['3', '11']"
128,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['9', '21', '19', '15', '6', '20', '13', '10', '8']","['12', '2', '5', '14', '16', '17', '1', '7']","['18', None]","['3', '11']"
128,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '19', '15', '6', '20', '13', '10', '8']","['12', '2', '5', '14', '16', '17', '1', '7']","['18', '9']","['3', '11']"
129,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '19', '15', '6', '20', '13', '10', '8', '18']","['12', '2', '5', '14', '16', '17', '1', '7']","[None, '9']","['3', '11']"
129,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '15', '6', '20', '13', '10', '8', '18']","['12', '2', '5', '14', '16', '17', '1', '7']","['21', '9']","['3', '11']"
130,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '15', '6', '20', '13', '10', '8', '18', '9']","['12', '2', '5', '14', '16', '17', '1', '7']","['21', None]","['3', '11']"
130,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '6', '20', '13', '10', '8', '18', '9']","['12', '2', '5', '14', '16', '17', '1', '7']","['21', '19']","['3', '11']"
131,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['15', '6', '20', '13', '10', '8', '18', '9']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","[None, '19']","['3', '11']"
131,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '20', '13', '10', '8', '18', '9']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","['15', '19']","['3', '11']"
132,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['6', '20', '13', '10', '8', '18', '9', '19']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","['15', None]","['3', '11']"
132,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '13', '10', '8', '18', '9', '19']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","['15', '6']","['3', '11']"
133,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '13', '10', '8', '18', '9', '19', '15']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","[None, '6']","['3', '11']"
133,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['13', '10', '8', '18', '9', '19', '15']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","['20', '6']","['3', '11']"
134,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '10', '8', '18', '9', '19', '15', '6']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","['20', None]","['3', '11']"
134,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '8', '18', '9', '19', '15', '6']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","['20', '13']","['3', '11']"
135,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '8', '18', '9', '19', '15', '6', '20']","['12', '2', '5', '14', '16', '17', '1', '7', '21']","[None, '13']","['3', '11']"
135,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['10', '8', '18', '9', '19', '15', '6', '20']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, None]","['3', '11']"
135,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '18', '9', '19', '15', '6', '20']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","['10', None]","['3', '11']"
135,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['18', '9', '19', '15', '6', '20']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","['10', '8']","['3', '11']"
137,22 added to ready queue,enqueue,22,,"['18', '9', '19', '15', '6', '20', '22']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","['10', '8']","['3', '11']"
137,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '9', '19', '15', '6', '20', '22', '10']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, '8']","['3', '11']"
137,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '9', '19', '15', '6', '20', '22', '10', '8']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, None]","['3', '11']"
137,11 finished I/O → ready queue,io_to_ready,11,IO1,"['18', '9', '19', '15', '6', '20', '22', '10', '8', '11']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, None]","['3', None]"
137,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '19', '15', '6', '20', '22', '10', '8', '11']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","['18', None]","['3', None]"
137,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '6', '20', '22', '10', '8', '11']","['12', '2', '5', '14', '16', '17', '1', '7', '21', '13']","['18', '9']","['3', None]"
137,12 dispatched to IO1,dispatch_io,12,IO1,"['19', '15', '6', '20', '22', '10', '8', '11']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['18', '9']","['3', '12']"
139,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '15', '6', '20', '22', '10', '8', '11', '18']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, '9']","['3', '12']"
139,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '15', '6', '20', '22', '10', '8', '11', '18', '9']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, None]","['3', '12']"
139,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '6', '20', '22', '10', '8', '11', '18', '9']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['19', None]","['3', '12']"
139,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '20', '22', '10', '8', '11', '18', '9']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['19', '15']","['3', '12']"
140,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['6', '20', '22', '10', '8', '11', '18', '9', '19']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, '15']","['3', '12']"
140,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '22', '10', '8', '11', '18', '9', '19']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['6', '15']","['3', '12']"
141,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['20', '22', '10', '8', '11', '18', '9', '19', '15']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['6', None]","['3', '12']"
141,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '10', '8', '11', '18', '9', '19', '15']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['6', '20']","['3', '12']"
142,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['22', '10', '8', '11', '18', '9', '19', '15', '6']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, '20']","['3', '12']"
142,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['22', '10', '8', '11', '18', '9', '19', '15', '6', '20']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","[None, None]","['3', '12']"
142,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '8', '11', '18', '9', '19', '15', '6', '20']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['22', None]","['3', '12']"
142,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '11', '18', '9', '19', '15', '6', '20']","['2', '5', '14', '16', '17', '1', '7', '21', '13']","['22', '10']","['3', '12']"
143,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['8', '11', '18', '9', '19', '15', '6', '20']","['2', '5', '14', '16', '17', '1', '7', '21', '13', '10']","['22', None]","['3', '12']"
143,3 finished I/O → ready queue,io_to_ready,3,IO0,"['8', '11', '18', '9', '19', '15', '6', '20', '3']","['2', '5', '14', '16', '17', '1', '7', '21', '13', '10']","['22', None]","[None, '12']"
143,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '18', '9', '19', '15', '6', '20', '3']","['2', '5', '14', '16', '17', '1', '7', '21', '13', '10']","['22', '8']","[None, '12']"
143,2 dispatched to IO0,dispatch_io,2,IO0,"['11', '18', '9', '19', '15', '6', '20', '3']","['5', '14', '16', '17', '1', '7', '21', '13', '10']","['22', '8']","['2', '12']"
144,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '18', '9', '19', '15', '6', '20', '3', '22']","['5', '14', '16', '17', '1', '7', '21', '13', '10']","[None, '8']","['2', '12']"
144,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['11', '18', '9', '19', '15', '6', '20', '3', '22']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8']","[None, None]","['2', '12']"
144,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '9', '19', '15', '6', '20', '3', '22']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8']","['11', None]","['2', '12']"
144,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '19', '15', '6', '20', '3', '22']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8']","['11', '18']","['2', '12']"
145,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['9', '19', '15', '6', '20', '3', '22']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['11', None]","['2', '12']"
145,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '6', '20', '3', '22']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['11', '9']","['2', '12']"
146,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['19', '15', '6', '20', '3', '22', '11']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '9']","['2', '12']"
146,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['19', '15', '6', '20', '3', '22', '11', '9']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '12']"
146,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '6', '20', '3', '22', '11', '9']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['19', None]","['2', '12']"
146,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '20', '3', '22', '11', '9']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['19', '15']","['2', '12']"
148,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['6', '20', '3', '22', '11', '9', '19']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '15']","['2', '12']"
148,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['6', '20', '3', '22', '11', '9', '19', '15']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '12']"
148,12 finished I/O → ready queue,io_to_ready,12,IO1,"['6', '20', '3', '22', '11', '9', '19', '15', '12']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', None]"
148,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '3', '22', '11', '9', '19', '15', '12']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['6', None]","['2', None]"
148,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['3', '22', '11', '9', '19', '15', '12']","['5', '14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['6', '20']","['2', None]"
148,5 dispatched to IO1,dispatch_io,5,IO1,"['3', '22', '11', '9', '19', '15', '12']","['14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['6', '20']","['2', '5']"
150,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '22', '11', '9', '19', '15', '12', '6']","['14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '20']","['2', '5']"
150,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['3', '22', '11', '9', '19', '15', '12', '6', '20']","['14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '5']"
150,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '11', '9', '19', '15', '12', '6', '20']","['14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['3', None]","['2', '5']"
150,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['11', '9', '19', '15', '12', '6', '20']","['14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['3', '22']","['2', '5']"
151,5 finished I/O → ready queue,io_to_ready,5,IO1,"['11', '9', '19', '15', '12', '6', '20', '5']","['14', '16', '17', '1', '7', '21', '13', '10', '8', '18']","['3', '22']","['2', None]"
151,14 dispatched to IO1,dispatch_io,14,IO1,"['11', '9', '19', '15', '12', '6', '20', '5']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['3', '22']","['2', '14']"
152,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['11', '9', '19', '15', '12', '6', '20', '5', '3']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '22']","['2', '14']"
152,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['11', '9', '19', '15', '12', '6', '20', '5', '3', '22']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '14']"
152,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '19', '15', '12', '6', '20', '5', '3', '22']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['11', None]","['2', '14']"
152,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '12', '6', '20', '5', '3', '22']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['11', '9']","['2', '14']"
154,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['19', '15', '12', '6', '20', '5', '3', '22', '11']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '9']","['2', '14']"
154,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '15', '12', '6', '20', '5', '3', '22', '11', '9']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '14']"
154,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '12', '6', '20', '5', '3', '22', '11', '9']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['19', None]","['2', '14']"
154,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '6', '20', '5', '3', '22', '11', '9']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['19', '15']","['2', '14']"
155,23 added to ready queue,enqueue,23,,"['12', '6', '20', '5', '3', '22', '11', '9', '23']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['19', '15']","['2', '14']"
156,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '6', '20', '5', '3', '22', '11', '9', '23', '19']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '15']","['2', '14']"
156,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '6', '20', '5', '3', '22', '11', '9', '23', '19', '15']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '14']"
156,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '20', '5', '3', '22', '11', '9', '23', '19', '15']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['12', None]","['2', '14']"
156,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '5', '3', '22', '11', '9', '23', '19', '15']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['12', '6']","['2', '14']"
158,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '5', '3', '22', '11', '9', '23', '19', '15', '12']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, '6']","['2', '14']"
158,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['20', '5', '3', '22', '11', '9', '23', '19', '15', '12', '6']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","['2', '14']"
158,2 finished I/O → ready queue,io_to_ready,2,IO0,"['20', '5', '3', '22', '11', '9', '23', '19', '15', '12', '6', '2']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","[None, None]","[None, '14']"
158,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '3', '22', '11', '9', '23', '19', '15', '12', '6', '2']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['20', None]","[None, '14']"
158,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '22', '11', '9', '23', '19', '15', '12', '6', '2']","['16', '17', '1', '7', '21', '13', '10', '8', '18']","['20', '5']","[None, '14']"
158,16 dispatched to IO0,dispatch_io,16,IO0,"['3', '22', '11', '9', '23', '19', '15', '12', '6', '2']","['17', '1', '7', '21', '13', '10', '8', '18']","['20', '5']","['16', '14']"
160,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['3', '22', '11', '9', '23', '19', '15', '12', '6', '2', '20']","['17', '1', '7', '21', '13', '10', '8', '18']","[None, '5']","['16', '14']"
160,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['3', '22', '11', '9', '23', '19', '15', '12', '6', '2', '20']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","[None, None]","['16', '14']"
160,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '11', '9', '23', '19', '15', '12', '6', '2', '20']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['3', None]","['16', '14']"
160,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['11', '9', '23', '19', '15', '12', '6', '2', '20']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['3', '22']","['16', '14']"
162,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['11', '9', '23', '19', '15', '12', '6', '2', '20', '3']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","[None, '22']","['16', '14']"
162,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['11', '9', '23', '19', '15', '12', '6', '2', '20', '3', '22']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","[None, None]","['16', '14']"
162,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '23', '19', '15', '12', '6', '2', '20', '3', '22']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['11', None]","['16', '14']"
162,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['23', '19', '15', '12', '6', '2', '20', '3', '22']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['11', '9']","['16', '14']"
164,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['23', '19', '15', '12', '6', '2', '20', '3', '22', '11']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","[None, '9']","['16', '14']"
164,9 finished all bursts,finished,9,CPU1,"['23', '19', '15', '12', '6', '2', '20', '3', '22', '11']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","[None, None]","['16', '14']"
164,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '15', '12', '6', '2', '20', '3', '22', '11']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['23', None]","['16', '14']"
164,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '12', '6', '2', '20', '3', '22', '11']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['23', '19']","['16', '14']"
165,24 added to ready queue,enqueue,24,,"['15', '12', '6', '2', '20', '3', '22', '11', '24']","['17', '1', '7', '21', '13', '10', '8', '18', '5']","['23', '19']","['16', '14']"
165,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['15', '12', '6', '2', '20', '3', '22', '11', '24']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","['23', None]","['16', '14']"
165,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '6', '2', '20', '3', '22', '11', '24']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","['23', '15']","['16', '14']"
166,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '6', '2', '20', '3', '22', '11', '24', '23']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","[None, '15']","['16', '14']"
166,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '2', '20', '3', '22', '11', '24', '23']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","['12', '15']","['16', '14']"
167,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['6', '2', '20', '3', '22', '11', '24', '23', '15']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","['12', None]","['16', '14']"
167,14 finished I/O → ready queue,io_to_ready,14,IO1,"['6', '2', '20', '3', '22', '11', '24', '23', '15', '14']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","['12', None]","['16', None]"
167,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '20', '3', '22', '11', '24', '23', '15', '14']","['17', '1', '7', '21', '13', '10', '8', '18', '5', '19']","['12', '6']","['16', None]"
167,17 dispatched to IO1,dispatch_io,17,IO1,"['2', '20', '3', '22', '11', '24', '23', '15', '14']","['1', '7', '21', '13', '10', '8', '18', '5', '19']","['12', '6']","['16', '17']"
168,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['2', '20', '3', '22', '11', '24', '23', '15', '14', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19']","[None, '6']","['16', '17']"
168,6 finished all bursts,finished,6,CPU1,"['2', '20', '3', '22', '11', '24', '23', '15', '14', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19']","[None, None]","['16', '17']"
168,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '3', '22', '11', '24', '23', '15', '14', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19']","['2', None]","['16', '17']"
168,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['3', '22', '11', '24', '23', '15', '14', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19']","['2', '20']","['16', '17']"
169,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['3', '22', '11', '24', '23', '15', '14', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['2', None]","['16', '17']"
169,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '11', '24', '23', '15', '14', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['2', '3']","['16', '17']"
170,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['22', '11', '24', '23', '15', '14', '12', '2']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, '3']","['16', '17']"
170,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '24', '23', '15', '14', '12', '2']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['22', '3']","['16', '17']"
171,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['11', '24', '23', '15', '14', '12', '2', '22']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, '3']","['16', '17']"
171,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['11', '24', '23', '15', '14', '12', '2', '22', '3']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, None]","['16', '17']"
171,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '23', '15', '14', '12', '2', '22', '3']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['11', None]","['16', '17']"
171,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '15', '14', '12', '2', '22', '3']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['11', '24']","['16', '17']"
173,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['23', '15', '14', '12', '2', '22', '3', '11']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, '24']","['16', '17']"
173,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '15', '14', '12', '2', '22', '3', '11', '24']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, None]","['16', '17']"
173,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '14', '12', '2', '22', '3', '11', '24']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['23', None]","['16', '17']"
173,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '12', '2', '22', '3', '11', '24']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['23', '15']","['16', '17']"
175,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '12', '2', '22', '3', '11', '24', '23']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, '15']","['16', '17']"
175,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '12', '2', '22', '3', '11', '24', '23', '15']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, None]","['16', '17']"
175,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '2', '22', '3', '11', '24', '23', '15']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['14', None]","['16', '17']"
175,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '22', '3', '11', '24', '23', '15']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['14', '12']","['16', '17']"
176,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['2', '22', '3', '11', '24', '23', '15', '12']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['14', None]","['16', '17']"
176,16 finished I/O → ready queue,io_to_ready,16,IO0,"['2', '22', '3', '11', '24', '23', '15', '12', '16']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['14', None]","[None, '17']"
176,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['22', '3', '11', '24', '23', '15', '12', '16']","['1', '7', '21', '13', '10', '8', '18', '5', '19', '20']","['14', '2']","[None, '17']"
176,1 dispatched to IO0,dispatch_io,1,IO0,"['22', '3', '11', '24', '23', '15', '12', '16']","['7', '21', '13', '10', '8', '18', '5', '19', '20']","['14', '2']","['1', '17']"
177,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['22', '3', '11', '24', '23', '15', '12', '16', '14']","['7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, '2']","['1', '17']"
177,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['3', '11', '24', '23', '15', '12', '16', '14']","['7', '21', '13', '10', '8', '18', '5', '19', '20']","['22', '2']","['1', '17']"
178,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '11', '24', '23', '15', '12', '16', '14', '2']","['7', '21', '13', '10', '8', '18', '5', '19', '20']","['22', None]","['1', '17']"
178,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '24', '23', '15', '12', '16', '14', '2']","['7', '21', '13', '10', '8', '18', '5', '19', '20']","['22', '3']","['1', '17']"
179,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '24', '23', '15', '12', '16', '14', '2', '22']","['7', '21', '13', '10', '8', '18', '5', '19', '20']","[None, '3']","['1', '17']"
179,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['11', '24', '23', '15', '12', '16', '14', '2', '22']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, None]","['1', '17']"
179,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '23', '15', '12', '16', '14', '2', '22']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['11', None]","['1', '17']"
179,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '15', '12', '16', '14', '2', '22']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['11', '24']","['1', '17']"
181,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['23', '15', '12', '16', '14', '2', '22', '11']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, '24']","['1', '17']"
181,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '15', '12', '16', '14', '2', '22', '11', '24']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, None]","['1', '17']"
181,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '12', '16', '14', '2', '22', '11', '24']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['23', None]","['1', '17']"
181,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '16', '14', '2', '22', '11', '24']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['23', '15']","['1', '17']"
183,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['12', '16', '14', '2', '22', '11', '24', '23']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, '15']","['1', '17']"
183,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['12', '16', '14', '2', '22', '11', '24', '23', '15']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, None]","['1', '17']"
183,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '14', '2', '22', '11', '24', '23', '15']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['12', None]","['1', '17']"
183,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['14', '2', '22', '11', '24', '23', '15']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['12', '16']","['1', '17']"
184,17 finished I/O → ready queue,io_to_ready,17,IO1,"['14', '2', '22', '11', '24', '23', '15', '17']","['7', '21', '13', '10', '8', '18', '5', '19', '20', '3']","['12', '16']","['1', None]"
184,7 dispatched to IO1,dispatch_io,7,IO1,"['14', '2', '22', '11', '24', '23', '15', '17']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","['12', '16']","['1', '7']"
185,25 added to ready queue,enqueue,25,,"['14', '2', '22', '11', '24', '23', '15', '17', '25']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","['12', '16']","['1', '7']"
185,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '2', '22', '11', '24', '23', '15', '17', '25', '12']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, '16']","['1', '7']"
185,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '2', '22', '11', '24', '23', '15', '17', '25', '12', '16']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, None]","['1', '7']"
185,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '22', '11', '24', '23', '15', '17', '25', '12', '16']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","['14', None]","['1', '7']"
185,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['22', '11', '24', '23', '15', '17', '25', '12', '16']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","['14', '2']","['1', '7']"
187,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['22', '11', '24', '23', '15', '17', '25', '12', '16', '14']","['21', '13', '10', '8', '18', '5', '19', '20', '3']","[None, '2']","['1', '7']"
187,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['22', '11', '24', '23', '15', '17', '25', '12', '16', '14']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, None]","['1', '7']"
187,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '24', '23', '15', '17', '25', '12', '16', '14']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['22', None]","['1', '7']"
187,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['24', '23', '15', '17', '25', '12', '16', '14']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['22', '11']","['1', '7']"
189,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '23', '15', '17', '25', '12', '16', '14', '22']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, '11']","['1', '7']"
189,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['24', '23', '15', '17', '25', '12', '16', '14', '22', '11']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, None]","['1', '7']"
189,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '15', '17', '25', '12', '16', '14', '22', '11']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['24', None]","['1', '7']"
189,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '17', '25', '12', '16', '14', '22', '11']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['24', '23']","['1', '7']"
191,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '17', '25', '12', '16', '14', '22', '11', '24']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, '23']","['1', '7']"
191,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['15', '17', '25', '12', '16', '14', '22', '11', '24', '23']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, None]","['1', '7']"
191,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['17', '25', '12', '16', '14', '22', '11', '24', '23']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['15', None]","['1', '7']"
191,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['25', '12', '16', '14', '22', '11', '24', '23']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['15', '17']","['1', '7']"
192,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['25', '12', '16', '14', '22', '11', '24', '23', '15']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, '17']","['1', '7']"
192,1 finished I/O → ready queue,io_to_ready,1,IO0,"['25', '12', '16', '14', '22', '11', '24', '23', '15', '1']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, '17']","[None, '7']"
192,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '16', '14', '22', '11', '24', '23', '15', '1']","['21', '13', '10', '8', '18', '5', '19', '20', '3', '2']","['25', '17']","[None, '7']"
192,21 dispatched to IO0,dispatch_io,21,IO0,"['12', '16', '14', '22', '11', '24', '23', '15', '1']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","['25', '17']","['21', '7']"
193,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '16', '14', '22', '11', '24', '23', '15', '1', '17']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","['25', None]","['21', '7']"
193,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '14', '22', '11', '24', '23', '15', '1', '17']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","['25', '12']","['21', '7']"
194,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['16', '14', '22', '11', '24', '23', '15', '1', '17', '25']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, '12']","['21', '7']"
194,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['16', '14', '22', '11', '24', '23', '15', '1', '17', '25', '12']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","[None, None]","['21', '7']"
194,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['14', '22', '11', '24', '23', '15', '1', '17', '25', '12']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","['16', None]","['21', '7']"
194,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '11', '24', '23', '15', '1', '17', '25', '12']","['13', '10', '8', '18', '5', '19', '20', '3', '2']","['16', '14']","['21', '7']"
195,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['22', '11', '24', '23', '15', '1', '17', '25', '12']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16']","[None, '14']","['21', '7']"
195,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '24', '23', '15', '1', '17', '25', '12']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16']","['22', '14']","['21', '7']"
196,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['11', '24', '23', '15', '1', '17', '25', '12']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, '14']","['21', '7']"
196,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['11', '24', '23', '15', '1', '17', '25', '12', '14']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['21', '7']"
196,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '23', '15', '1', '17', '25', '12', '14']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['11', None]","['21', '7']"
196,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '15', '1', '17', '25', '12', '14']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['11', '24']","['21', '7']"
198,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['23', '15', '1', '17', '25', '12', '14', '11']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, '24']","['21', '7']"
198,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '15', '1', '17', '25', '12', '14', '11', '24']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['21', '7']"
198,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['15', '1', '17', '25', '12', '14', '11', '24']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['23', None]","['21', '7']"
198,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '17', '25', '12', '14', '11', '24']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['23', '15']","['21', '7']"
200,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['1', '17', '25', '12', '14', '11', '24', '23']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, '15']","['21', '7']"
200,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '17', '25', '12', '14', '11', '24', '23', '15']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['21', '7']"
200,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['17', '25', '12', '14', '11', '24', '23', '15']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['1', None]","['21', '7']"
200,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['25', '12', '14', '11', '24', '23', '15']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['1', '17']","['21', '7']"
202,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['25', '12', '14', '11', '24', '23', '15', '1']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, '17']","['21', '7']"
202,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '12', '14', '11', '24', '23', '15', '1', '17']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['21', '7']"
202,7 finished I/O → ready queue,io_to_ready,7,IO1,"['25', '12', '14', '11', '24', '23', '15', '1', '17', '7']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['21', None]"
202,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '14', '11', '24', '23', '15', '1', '17', '7']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['25', None]","['21', None]"
202,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '11', '24', '23', '15', '1', '17', '7']","['13', '10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['25', '12']","['21', None]"
202,13 dispatched to IO1,dispatch_io,13,IO1,"['14', '11', '24', '23', '15', '1', '17', '7']","['10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['25', '12']","['21', '13']"
204,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '11', '24', '23', '15', '1', '17', '7', '25']","['10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, '12']","['21', '13']"
204,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '11', '24', '23', '15', '1', '17', '7', '25', '12']","['10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['21', '13']"
204,21 finished I/O → ready queue,io_to_ready,21,IO0,"['14', '11', '24', '23', '15', '1', '17', '7', '25', '12', '21']","['10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","[None, '13']"
204,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '24', '23', '15', '1', '17', '7', '25', '12', '21']","['10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['14', None]","[None, '13']"
204,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['24', '23', '15', '1', '17', '7', '25', '12', '21']","['10', '8', '18', '5', '19', '20', '3', '2', '16', '22']","['14', '11']","[None, '13']"
204,10 dispatched to IO0,dispatch_io,10,IO0,"['24', '23', '15', '1', '17', '7', '25', '12', '21']","['8', '18', '5', '19', '20', '3', '2', '16', '22']","['14', '11']","['10', '13']"
206,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '23', '15', '1', '17', '7', '25', '12', '21', '14']","['8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, '11']","['10', '13']"
206,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['24', '23', '15', '1', '17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22']","[None, None]","['10', '13']"
206,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '15', '1', '17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22']","['24', None]","['10', '13']"
206,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '1', '17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22']","['24', '23']","['10', '13']"
208,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['15', '1', '17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24']","[None, '23']","['10', '13']"
208,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['15', '1', '17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, None]","['10', '13']"
208,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['15', None]","['10', '13']"
208,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['17', '7', '25', '12', '21', '14', '11']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['15', '1']","['10', '13']"
210,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '7', '25', '12', '21', '14', '11', '15']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, '1']","['10', '13']"
210,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['17', '7', '25', '12', '21', '14', '11', '15', '1']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, None]","['10', '13']"
210,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '25', '12', '21', '14', '11', '15', '1']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['17', None]","['10', '13']"
210,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['25', '12', '21', '14', '11', '15', '1']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['17', '7']","['10', '13']"
211,13 finished I/O → ready queue,io_to_ready,13,IO1,"['25', '12', '21', '14', '11', '15', '1', '13']","['8', '18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['17', '7']","['10', None]"
211,8 dispatched to IO1,dispatch_io,8,IO1,"['25', '12', '21', '14', '11', '15', '1', '13']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['17', '7']","['10', '8']"
212,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '12', '21', '14', '11', '15', '1', '13', '17']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, '7']","['10', '8']"
212,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '12', '21', '14', '11', '15', '1', '13', '17', '7']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, None]","['10', '8']"
212,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '21', '14', '11', '15', '1', '13', '17', '7']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['25', None]","['10', '8']"
212,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '14', '11', '15', '1', '13', '17', '7']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['25', '12']","['10', '8']"
213,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['21', '14', '11', '15', '1', '13', '17', '7', '25']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, '12']","['10', '8']"
213,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '11', '15', '1', '13', '17', '7', '25']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['21', '12']","['10', '8']"
214,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '11', '15', '1', '13', '17', '7', '25', '12']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['21', None]","['10', '8']"
214,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '15', '1', '13', '17', '7', '25', '12']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['21', '14']","['10', '8']"
215,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '15', '1', '13', '17', '7', '25', '12', '21']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","[None, '14']","['10', '8']"
215,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '1', '13', '17', '7', '25', '12', '21']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['11', '14']","['10', '8']"
216,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '1', '13', '17', '7', '25', '12', '21', '14']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['11', None]","['10', '8']"
216,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '13', '17', '7', '25', '12', '21', '14']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23']","['11', '15']","['10', '8']"
217,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['1', '13', '17', '7', '25', '12', '21', '14']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '15']","['10', '8']"
217,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '17', '7', '25', '12', '21', '14']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['1', '15']","['10', '8']"
218,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '17', '7', '25', '12', '21', '14', '15']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['1', None]","['10', '8']"
218,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '7', '25', '12', '21', '14', '15']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['1', '13']","['10', '8']"
219,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['17', '7', '25', '12', '21', '14', '15', '1']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '13']","['10', '8']"
219,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '25', '12', '21', '14', '15', '1']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['17', '13']","['10', '8']"
220,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['7', '25', '12', '21', '14', '15', '1', '17']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '13']","['10', '8']"
220,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['7', '25', '12', '21', '14', '15', '1', '17', '13']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, None]","['10', '8']"
220,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '12', '21', '14', '15', '1', '17', '13']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['7', None]","['10', '8']"
220,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '21', '14', '15', '1', '17', '13']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['7', '25']","['10', '8']"
222,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '21', '14', '15', '1', '17', '13', '7']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '25']","['10', '8']"
222,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '21', '14', '15', '1', '17', '13', '7', '25']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, None]","['10', '8']"
222,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '14', '15', '1', '17', '13', '7', '25']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['12', None]","['10', '8']"
222,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '15', '1', '17', '13', '7', '25']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['12', '21']","['10', '8']"
224,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '15', '1', '17', '13', '7', '25', '12']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '21']","['10', '8']"
224,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '15', '1', '17', '13', '7', '25', '12', '21']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, None]","['10', '8']"
224,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '1', '17', '13', '7', '25', '12', '21']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['14', None]","['10', '8']"
224,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '17', '13', '7', '25', '12', '21']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['14', '15']","['10', '8']"
225,10 finished I/O → ready queue,io_to_ready,10,IO0,"['1', '17', '13', '7', '25', '12', '21', '10']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['14', '15']","[None, '8']"
225,8 finished I/O → ready queue,io_to_ready,8,IO1,"['1', '17', '13', '7', '25', '12', '21', '10', '8']","['18', '5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['14', '15']","[None, None]"
225,18 dispatched to IO0,dispatch_io,18,IO0,"['1', '17', '13', '7', '25', '12', '21', '10', '8']","['5', '19', '20', '3', '2', '16', '22', '24', '23', '11']","['14', '15']","['18', None]"
225,5 dispatched to IO1,dispatch_io,5,IO1,"['1', '17', '13', '7', '25', '12', '21', '10', '8']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","['14', '15']","['18', '5']"
226,14 finished all bursts,finished,14,CPU0,"['1', '17', '13', '7', '25', '12', '21', '10', '8']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '15']","['18', '5']"
226,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '17', '13', '7', '25', '12', '21', '10', '8', '15']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, None]","['18', '5']"
226,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['17', '13', '7', '25', '12', '21', '10', '8', '15']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","['1', None]","['18', '5']"
226,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '7', '25', '12', '21', '10', '8', '15']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","['1', '17']","['18', '5']"
228,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '7', '25', '12', '21', '10', '8', '15', '1']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, '17']","['18', '5']"
228,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '7', '25', '12', '21', '10', '8', '15', '1', '17']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","[None, None]","['18', '5']"
228,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '25', '12', '21', '10', '8', '15', '1', '17']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","['13', None]","['18', '5']"
228,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['25', '12', '21', '10', '8', '15', '1', '17']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","['13', '7']","['18', '5']"
229,5 finished I/O → ready queue,io_to_ready,5,IO1,"['25', '12', '21', '10', '8', '15', '1', '17', '5']","['19', '20', '3', '2', '16', '22', '24', '23', '11']","['13', '7']","['18', None]"
229,19 dispatched to IO1,dispatch_io,19,IO1,"['25', '12', '21', '10', '8', '15', '1', '17', '5']","['20', '3', '2', '16', '22', '24', '23', '11']","['13', '7']","['18', '19']"
230,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '12', '21', '10', '8', '15', '1', '17', '5', '13']","['20', '3', '2', '16', '22', '24', '23', '11']","[None, '7']","['18', '19']"
230,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['25', '12', '21', '10', '8', '15', '1', '17', '5', '13']","['20', '3', '2', '16', '22', '24', '23', '11', '7']","[None, None]","['18', '19']"
230,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '21', '10', '8', '15', '1', '17', '5', '13']","['20', '3', '2', '16', '22', '24', '23', '11', '7']","['25', None]","['18', '19']"
230,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '10', '8', '15', '1', '17', '5', '13']","['20', '3', '2', '16', '22', '24', '23', '11', '7']","['25', '12']","['18', '19']"
232,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '10', '8', '15', '1', '17', '5', '13', '25']","['20', '3', '2', '16', '22', '24', '23', '11', '7']","[None, '12']","['18', '19']"
232,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['21', '10', '8', '15', '1', '17', '5', '13', '25']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","[None, None]","['18', '19']"
232,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '8', '15', '1', '17', '5', '13', '25']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","['21', None]","['18', '19']"
232,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '15', '1', '17', '5', '13', '25']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","['21', '10']","['18', '19']"
233,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['8', '15', '1', '17', '5', '13', '25', '21']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","[None, '10']","['18', '19']"
233,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '1', '17', '5', '13', '25', '21']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","['8', '10']","['18', '19']"
234,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['15', '1', '17', '5', '13', '25', '21', '10']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","['8', None]","['18', '19']"
234,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '17', '5', '13', '25', '21', '10']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","['8', '15']","['18', '19']"
235,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '17', '5', '13', '25', '21', '10', '8']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12']","[None, '15']","['18', '19']"
235,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['1', '17', '5', '13', '25', '21', '10', '8']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","[None, None]","['18', '19']"
235,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['17', '5', '13', '25', '21', '10', '8']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['1', None]","['18', '19']"
235,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['5', '13', '25', '21', '10', '8']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['1', '17']","['18', '19']"
237,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '13', '25', '21', '10', '8', '1']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","[None, '17']","['18', '19']"
237,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['5', '13', '25', '21', '10', '8', '1', '17']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","[None, None]","['18', '19']"
237,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '25', '21', '10', '8', '1', '17']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['5', None]","['18', '19']"
237,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '21', '10', '8', '1', '17']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['5', '13']","['18', '19']"
238,5 finished all bursts,finished,5,CPU0,"['25', '21', '10', '8', '1', '17']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","[None, '13']","['18', '19']"
238,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '10', '8', '1', '17']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['25', '13']","['18', '19']"
239,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '10', '8', '1', '17', '13']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['25', None]","['18', '19']"
239,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['10', '8', '1', '17', '13']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['25', '21']","['18', '19']"
240,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['10', '8', '1', '17', '13', '25']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","[None, '21']","['18', '19']"
240,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '1', '17', '13', '25']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['10', '21']","['18', '19']"
241,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['8', '1', '17', '13', '25', '21']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['10', None]","['18', '19']"
241,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '17', '13', '25', '21']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['10', '8']","['18', '19']"
242,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '17', '13', '25', '21', '10']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","[None, '8']","['18', '19']"
242,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['17', '13', '25', '21', '10']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15']","['1', '8']","['18', '19']"
243,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['17', '13', '25', '21', '10']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['1', None]","['18', '19']"
243,18 finished I/O → ready queue,io_to_ready,18,IO0,"['17', '13', '25', '21', '10', '18']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['1', None]","[None, '19']"
243,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '25', '21', '10', '18']","['20', '3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['1', '17']","[None, '19']"
243,20 dispatched to IO0,dispatch_io,20,IO0,"['13', '25', '21', '10', '18']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['1', '17']","['20', '19']"
244,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '25', '21', '10', '18', '1']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","[None, '17']","['20', '19']"
244,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '21', '10', '18', '1']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['13', '17']","['20', '19']"
245,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '21', '10', '18', '1', '17']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['13', None]","['20', '19']"
245,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '10', '18', '1', '17']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['13', '25']","['20', '19']"
246,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '10', '18', '1', '17', '13']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","[None, '25']","['20', '19']"
246,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '18', '1', '17', '13']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8']","['21', '25']","['20', '19']"
247,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['10', '18', '1', '17', '13']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['21', None]","['20', '19']"
247,20 finished I/O → ready queue,io_to_ready,20,IO0,"['10', '18', '1', '17', '13', '20']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['21', None]","[None, '19']"
247,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '1', '17', '13', '20']","['3', '2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['21', '10']","[None, '19']"
247,3 dispatched to IO0,dispatch_io,3,IO0,"['18', '1', '17', '13', '20']","['2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['21', '10']","['3', '19']"
248,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['18', '1', '17', '13', '20', '21']","['2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","[None, '10']","['3', '19']"
248,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '17', '13', '20', '21']","['2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['18', '10']","['3', '19']"
249,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '17', '13', '20', '21', '10']","['2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['18', None]","['3', '19']"
249,19 finished I/O → ready queue,io_to_ready,19,IO1,"['1', '17', '13', '20', '21', '10', '19']","['2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['18', None]","['3', None]"
249,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['17', '13', '20', '21', '10', '19']","['2', '16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['18', '1']","['3', None]"
249,2 dispatched to IO1,dispatch_io,2,IO1,"['17', '13', '20', '21', '10', '19']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","['18', '1']","['3', '2']"
250,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '13', '20', '21', '10', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25']","[None, '1']","['3', '2']"
250,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['17', '13', '20', '21', '10', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1']","[None, None]","['3', '2']"
250,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '20', '21', '10', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1']","['17', None]","['3', '2']"
250,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '21', '10', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1']","['17', '13']","['3', '2']"
251,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['20', '21', '10', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","[None, '13']","['3', '2']"
251,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '10', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","['20', '13']","['3', '2']"
252,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '10', '19', '18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","['20', None]","['3', '2']"
252,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['10', '19', '18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","['20', '21']","['3', '2']"
253,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '19', '18', '13', '20']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","[None, '21']","['3', '2']"
253,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '18', '13', '20']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","['10', '21']","['3', '2']"
254,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '18', '13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","['10', None]","['3', '2']"
254,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17']","['10', '19']","['3', '2']"
255,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['18', '13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","[None, '19']","['3', '2']"
255,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['18', '19']","['3', '2']"
256,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '20', '21', '19']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['18', None]","['3', '2']"
256,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '21', '19']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['18', '13']","['3', '2']"
257,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '21', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","[None, '13']","['3', '2']"
257,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '19', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['20', '13']","['3', '2']"
258,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['21', '19', '18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['20', None]","['3', '2']"
258,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['20', '21']","['3', '2']"
259,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['19', '18', '13', '20']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","[None, '21']","['3', '2']"
259,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '13', '20']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['19', '21']","['3', '2']"
260,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['19', None]","['3', '2']"
260,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10']","['19', '18']","['3', '2']"
261,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['13', '20', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19']","[None, '18']","['3', '2']"
261,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['13', '20', '21', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19']","[None, None]","['3', '2']"
261,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '21', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19']","['13', None]","['3', '2']"
261,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19']","['13', '20']","['3', '2']"
263,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19']","[None, '20']","['3', '2']"
263,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['21', '18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, None]","['3', '2']"
263,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', None]","['3', '2']"
263,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['13'],"['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', '18']","['3', '2']"
264,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['13', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '18']","['3', '2']"
264,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['21'],"['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['13', '18']","['3', '2']"
265,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['13', None]","['3', '2']"
265,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['18'],"['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['13', '21']","['3', '2']"
266,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '13']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '21']","['3', '2']"
266,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['13'],"['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['18', '21']","['3', '2']"
267,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['13', '21']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['18', None]","['3', '2']"
267,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['21'],"['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['18', '13']","['3', '2']"
268,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '18']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '13']","['3', '2']"
268,3 finished I/O → ready queue,io_to_ready,3,IO0,"['21', '18', '3']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '13']","[None, '2']"
268,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '3']","['16', '22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', '13']","[None, '2']"
268,16 dispatched to IO0,dispatch_io,16,IO0,"['18', '3']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', '13']","['16', '2']"
269,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['18', '3', '13']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', None]","['16', '2']"
269,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '13']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', '18']","['16', '2']"
270,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['3', '13', '21']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '18']","['16', '2']"
270,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '21']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['3', '18']","['16', '2']"
271,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '21', '18']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['3', None]","['16', '2']"
271,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '18']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['3', '13']","['16', '2']"
272,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['21', '18', '3']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '13']","['16', '2']"
272,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['21', '18', '3', '13']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, None]","['16', '2']"
272,2 finished I/O → ready queue,io_to_ready,2,IO1,"['21', '18', '3', '13', '2']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, None]","['16', None]"
272,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '3', '13', '2']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', None]","['16', None]"
272,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '13', '2']","['22', '24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', '18']","['16', None]"
272,22 dispatched to IO1,dispatch_io,22,IO1,"['3', '13', '2']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","['21', '18']","['16', '22']"
273,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['3', '13', '2', '21']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20']","[None, '18']","['16', '22']"
273,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['3', '13', '2', '21']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","[None, None]","['16', '22']"
273,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '2', '21']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","['3', None]","['16', '22']"
273,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '21']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","['3', '13']","['16', '22']"
275,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '21', '3']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","[None, '13']","['16', '22']"
275,13 finished all bursts,finished,13,CPU1,"['2', '21', '3']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","[None, None]","['16', '22']"
275,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['21', '3']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","['2', None]","['16', '22']"
275,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['3'],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","['2', '21']","['16', '22']"
277,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","[None, '21']","['16', '22']"
277,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['3', '2', '21']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","[None, None]","['16', '22']"
277,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '21']","['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","['3', None]","['16', '22']"
277,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['21'],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18']","['3', '2']","['16', '22']"
278,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['21'],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2']","['3', None]","['16', '22']"
278,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2']","['3', '21']","['16', '22']"
279,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2']","[None, '21']","['16', '22']"
279,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2']","['3', '21']","['16', '22']"
280,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3']","[None, '21']","['16', '22']"
280,21 finished CPU → wait queue,cpu_to_io,21,CPU1,[],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21']","[None, None]","['16', '22']"
282,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21']","[None, None]","[None, '22']"
282,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21']","['16', None]","[None, '22']"
282,24 dispatched to IO0,dispatch_io,24,IO0,[],"['23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21']","['16', None]","['24', '22']"
284,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16']","[None, None]","['24', '22']"
287,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16']","[None, None]","['24', None]"
287,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16']","['22', None]","['24', None]"
287,23 dispatched to IO1,dispatch_io,23,IO1,[],"['11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16']","['22', None]","['24', '23']"
289,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16']","[None, None]","['24', '23']"
289,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16']","['22', None]","['24', '23']"
290,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","[None, None]","['24', '23']"
297,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","[None, None]","[None, '23']"
297,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","['24', None]","[None, '23']"
297,11 dispatched to IO0,dispatch_io,11,IO0,[],"['7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","['24', None]","['11', '23']"
299,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","[None, None]","['11', '23']"
299,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","['24', None]","['11', '23']"
300,24 finished all bursts,finished,24,CPU0,[],"['7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","[None, None]","['11', '23']"
306,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","[None, None]","['11', None]"
306,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","['23', None]","['11', None]"
306,7 dispatched to IO1,dispatch_io,7,IO1,[],"['12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22']","['23', None]","['11', '7']"
308,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['11', '7']"
308,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","[None, '7']"
308,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['12', '15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['11', None]","[None, '7']"
308,12 dispatched to IO0,dispatch_io,12,IO0,[],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['11', None]","['12', '7']"
310,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '7']"
310,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['11', None]","['12', '7']"
312,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '7']"
312,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['11', None]","['12', '7']"
314,11 finished all bursts,finished,11,CPU0,[],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '7']"
315,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', None]"
315,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['15', '8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', None]"
315,15 dispatched to IO1,dispatch_io,15,IO1,[],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', '15']"
317,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '15']"
317,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', '15']"
319,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '15']"
319,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', '15']"
321,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '15']"
321,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', '15']"
323,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, None]","['12', '15']"
323,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', '15']"
324,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', None]","['12', None]"
324,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['8', '25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', '15']","['12', None]"
324,8 dispatched to IO1,dispatch_io,8,IO1,[],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', '15']","['12', '8']"
325,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","[None, '15']","['12', '8']"
325,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23']","['7', '15']","['12', '8']"
326,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","[None, '15']","['12', '8']"
326,15 finished all bursts,finished,15,CPU1,[],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","[None, None]","['12', '8']"
326,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","[None, None]","[None, '8']"
326,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","['12', None]","[None, '8']"
326,25 dispatched to IO0,dispatch_io,25,IO0,[],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","['12', None]","['25', '8']"
328,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","[None, None]","['25', '8']"
328,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","['12', None]","['25', '8']"
330,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","[None, None]","['25', '8']"
330,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","['12', None]","['25', '8']"
332,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","[None, None]","['25', '8']"
332,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7']","['12', None]","['25', '8']"
333,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['25', '8']"
336,8 finished I/O → ready queue,io_to_ready,8,IO1,['8'],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['25', None]"
336,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['1', '17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['25', None]"
336,1 dispatched to IO1,dispatch_io,1,IO1,[],"['17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['25', '1']"
338,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['25', '1']"
338,25 finished I/O → ready queue,io_to_ready,25,IO0,"['8', '25']","['17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","[None, '1']"
338,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['25'],"['17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","[None, '1']"
338,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['17', '10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","[None, '1']"
338,17 dispatched to IO0,dispatch_io,17,IO0,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
340,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","['17', '1']"
340,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '25']","['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['17', '1']"
340,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['25'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['17', '1']"
340,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
342,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","['17', '1']"
342,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '25']","['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['17', '1']"
342,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['25'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['17', '1']"
342,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
344,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","['17', '1']"
344,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['8', '25']","['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['17', '1']"
344,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['25'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['17', '1']"
344,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
346,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","['17', '1']"
346,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '25']","['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, None]","['17', '1']"
346,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['25'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['17', '1']"
346,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
347,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,['25'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['17', '1']"
347,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
348,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","['17', '1']"
348,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
349,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['17', '1']"
349,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['17', '1']"
350,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","['17', '1']"
350,17 finished I/O → ready queue,io_to_ready,17,IO0,"['8', '17']","['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '25']","[None, '1']"
350,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['17'],"['10', '19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","[None, '1']"
350,10 dispatched to IO0,dispatch_io,10,IO0,['17'],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '25']","['10', '1']"
351,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '25']","['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', None]","['10', '1']"
351,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['25'],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['8', '17']","['10', '1']"
352,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['25', '8']","['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","[None, '17']","['10', '1']"
352,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['8'],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12']","['25', '17']","['10', '1']"
353,25 finished CPU → wait queue,cpu_to_io,25,CPU0,['8'],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","[None, '17']","['10', '1']"
353,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['8', '17']","['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","[None, None]","['10', '1']"
353,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['17'],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['8', None]","['10', '1']"
353,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['8', '17']","['10', '1']"
354,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],"['19', '20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['8', '17']","['10', None]"
354,19 dispatched to IO1,dispatch_io,19,IO1,['1'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['8', '17']","['10', '19']"
355,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '8']","['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","[None, '17']","['10', '19']"
355,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['1', '8', '17']","['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","[None, None]","['10', '19']"
355,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '17']","['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', None]","['10', '19']"
355,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['17'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', '8']","['10', '19']"
356,8 finished all bursts,finished,8,CPU1,['17'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', None]","['10', '19']"
356,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', '17']","['10', '19']"
357,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","[None, '17']","['10', '19']"
357,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', '17']","['10', '19']"
358,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', None]","['10', '19']"
358,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","['1', '17']","['10', '19']"
359,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25']","[None, '17']","['10', '19']"
359,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['1'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, None]","['10', '19']"
359,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', None]","['10', '19']"
361,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, None]","['10', '19']"
361,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', None]","['10', '19']"
363,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, None]","['10', '19']"
363,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', None]","['10', '19']"
364,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', None]","['10', None]"
364,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['20', '18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', None]"
364,20 dispatched to IO1,dispatch_io,20,IO1,[],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', '20']"
365,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, '19']","['10', '20']"
365,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', '20']"
366,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,['19'],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', None]","['10', '20']"
366,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', '20']"
367,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, '19']","['10', '20']"
367,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', '20']"
368,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,['19'],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', None]","['10', '20']"
368,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', '20']"
369,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, '19']","['10', '20']"
369,20 finished I/O → ready queue,io_to_ready,20,IO1,"['1', '20']","['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, '19']","['10', None]"
369,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['20'],"['18', '2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', None]"
369,18 dispatched to IO1,dispatch_io,18,IO1,['20'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['1', '19']","['10', '18']"
370,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['20', '1']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, '19']","['10', '18']"
370,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '1', '19']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, None]","['10', '18']"
370,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['1', '19']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['20', None]","['10', '18']"
370,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['19'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['20', '1']","['10', '18']"
372,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['19', '20']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, '1']","['10', '18']"
372,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '20', '1']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","[None, None]","['10', '18']"
372,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['20', '1']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['19', None]","['10', '18']"
372,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['1'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['19', '20']","['10', '18']"
373,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['1', '20']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['19', None]","['10', '18']"
373,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['20'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17']","['19', '1']","['10', '18']"
374,19 finished CPU → wait queue,cpu_to_io,19,CPU0,['20'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '1']","['10', '18']"
374,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['20', '1']","['10', '18']"
375,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['20', None]","['10', '18']"
375,10 finished I/O → ready queue,io_to_ready,10,IO0,"['1', '10']","['2', '3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['20', None]","[None, '18']"
375,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['10'],"['2', '3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['20', '1']","[None, '18']"
375,2 dispatched to IO0,dispatch_io,2,IO0,['10'],"['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['20', '1']","['2', '18']"
376,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '20']","['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '1']","['2', '18']"
376,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['20'],"['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', '1']","['2', '18']"
377,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['20', '1']","['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', None]","['2', '18']"
377,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['1'],"['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', '20']","['2', '18']"
378,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '10']","['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '20']","['2', '18']"
378,20 finished all bursts,finished,20,CPU1,"['1', '10']","['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, None]","['2', '18']"
378,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['10'],"['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['1', None]","['2', '18']"
378,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['1', '10']","['2', '18']"
379,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['3', '21', '16', '22', '23', '7', '12', '25', '17', '19']","['1', '10']","['2', None]"
379,3 dispatched to IO1,dispatch_io,3,IO1,['18'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['1', '10']","['2', '3']"
380,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '1']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '10']","['2', '3']"
380,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['18', '1', '10']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, None]","['2', '3']"
380,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '10']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['18', None]","['2', '3']"
380,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['10'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['18', '1']","['2', '3']"
382,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '18']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '1']","['2', '3']"
382,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '18', '1']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, None]","['2', '3']"
382,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '1']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', None]","['2', '3']"
382,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['1'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', '18']","['2', '3']"
384,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '10']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '18']","['2', '3']"
384,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['1', '10', '18']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, None]","['2', '3']"
384,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '18']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['1', None]","['2', '3']"
384,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['18'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['1', '10']","['2', '3']"
386,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '1']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '10']","['2', '3']"
386,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['18', '1', '10']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, None]","['2', '3']"
386,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '10']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['18', None]","['2', '3']"
386,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['10'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['18', '1']","['2', '3']"
388,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '18']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '1']","['2', '3']"
388,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['10', '18', '1']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, None]","['2', '3']"
388,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '1']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', None]","['2', '3']"
388,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['1'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', '18']","['2', '3']"
389,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['1', '18']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', None]","['2', '3']"
389,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['18'],"['21', '16', '22', '23', '7', '12', '25', '17', '19']","['10', '1']","['2', '3']"
390,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '10']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '1']","['2', '3']"
390,2 finished I/O → ready queue,io_to_ready,2,IO0,"['18', '10', '2']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","[None, '1']","[None, '3']"
390,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '2']","['21', '16', '22', '23', '7', '12', '25', '17', '19']","['18', '1']","[None, '3']"
390,21 dispatched to IO0,dispatch_io,21,IO0,"['10', '2']","['16', '22', '23', '7', '12', '25', '17', '19']","['18', '1']","['21', '3']"
391,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '2', '1']","['16', '22', '23', '7', '12', '25', '17', '19']","['18', None]","['21', '3']"
391,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '1']","['16', '22', '23', '7', '12', '25', '17', '19']","['18', '10']","['21', '3']"
392,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '1', '18']","['16', '22', '23', '7', '12', '25', '17', '19']","[None, '10']","['21', '3']"
392,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['2', '1', '18']","['16', '22', '23', '7', '12', '25', '17', '19', '10']","[None, None]","['21', '3']"
392,3 finished I/O → ready queue,io_to_ready,3,IO1,"['2', '1', '18', '3']","['16', '22', '23', '7', '12', '25', '17', '19', '10']","[None, None]","['21', None]"
392,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '18', '3']","['16', '22', '23', '7', '12', '25', '17', '19', '10']","['2', None]","['21', None]"
392,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '3']","['16', '22', '23', '7', '12', '25', '17', '19', '10']","['2', '1']","['21', None]"
392,16 dispatched to IO1,dispatch_io,16,IO1,"['18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","['2', '1']","['21', '16']"
394,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['18', '3', '2']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '1']","['21', '16']"
394,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '3', '2', '1']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, None]","['21', '16']"
394,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['3', '2', '1']","['22', '23', '7', '12', '25', '17', '19', '10']","['18', None]","['21', '16']"
394,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '1']","['22', '23', '7', '12', '25', '17', '19', '10']","['18', '3']","['21', '16']"
396,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '1', '18']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '3']","['21', '16']"
396,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '1', '18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, None]","['21', '16']"
396,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","['2', None]","['21', '16']"
396,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","['2', '1']","['21', '16']"
398,2 finished all bursts,finished,2,CPU0,"['18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '1']","['21', '16']"
398,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '3', '1']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, None]","['21', '16']"
398,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['3', '1']","['22', '23', '7', '12', '25', '17', '19', '10']","['18', None]","['21', '16']"
398,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],"['22', '23', '7', '12', '25', '17', '19', '10']","['18', '3']","['21', '16']"
399,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['1', '18']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '3']","['21', '16']"
399,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['18'],"['22', '23', '7', '12', '25', '17', '19', '10']","['1', '3']","['21', '16']"
400,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","['1', None]","['21', '16']"
400,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['3'],"['22', '23', '7', '12', '25', '17', '19', '10']","['1', '18']","['21', '16']"
401,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '18']","['21', '16']"
401,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],"['22', '23', '7', '12', '25', '17', '19', '10']","['3', '18']","['21', '16']"
402,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['1', '18']","['22', '23', '7', '12', '25', '17', '19', '10']","['3', None]","['21', '16']"
402,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['18'],"['22', '23', '7', '12', '25', '17', '19', '10']","['3', '1']","['21', '16']"
403,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['18', '3']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '1']","['21', '16']"
403,21 finished I/O → ready queue,io_to_ready,21,IO0,"['18', '3', '21']","['22', '23', '7', '12', '25', '17', '19', '10']","[None, '1']","[None, '16']"
403,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['3', '21']","['22', '23', '7', '12', '25', '17', '19', '10']","['18', '1']","[None, '16']"
403,22 dispatched to IO0,dispatch_io,22,IO0,"['3', '21']","['23', '7', '12', '25', '17', '19', '10']","['18', '1']","['22', '16']"
404,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '21', '1']","['23', '7', '12', '25', '17', '19', '10']","['18', None]","['22', '16']"
404,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '1']","['23', '7', '12', '25', '17', '19', '10']","['18', '3']","['22', '16']"
405,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '1', '18']","['23', '7', '12', '25', '17', '19', '10']","[None, '3']","['22', '16']"
405,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['1', '18']","['23', '7', '12', '25', '17', '19', '10']","['21', '3']","['22', '16']"
406,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '18']","['23', '7', '12', '25', '17', '19', '10', '3']","['21', None]","['22', '16']"
406,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['18'],"['23', '7', '12', '25', '17', '19', '10', '3']","['21', '1']","['22', '16']"
407,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '21']","['23', '7', '12', '25', '17', '19', '10', '3']","[None, '1']","['22', '16']"
407,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],"['23', '7', '12', '25', '17', '19', '10', '3']","['18', '1']","['22', '16']"
408,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['21', '1']","['23', '7', '12', '25', '17', '19', '10', '3']","['18', None]","['22', '16']"
408,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['1'],"['23', '7', '12', '25', '17', '19', '10', '3']","['18', '21']","['22', '16']"
409,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['1', '18']","['23', '7', '12', '25', '17', '19', '10', '3']","[None, '21']","['22', '16']"
409,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['1', '18']","['23', '7', '12', '25', '17', '19', '10', '3', '21']","[None, None]","['22', '16']"
409,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['18'],"['23', '7', '12', '25', '17', '19', '10', '3', '21']","['1', None]","['22', '16']"
409,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['23', '7', '12', '25', '17', '19', '10', '3', '21']","['1', '18']","['22', '16']"
411,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['23', '7', '12', '25', '17', '19', '10', '3', '21']","[None, '18']","['22', '16']"
411,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['1', '18']","['23', '7', '12', '25', '17', '19', '10', '3', '21']","[None, None]","['22', '16']"
411,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['18'],"['23', '7', '12', '25', '17', '19', '10', '3', '21']","['1', None]","['22', '16']"
411,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['23', '7', '12', '25', '17', '19', '10', '3', '21']","['1', '18']","['22', '16']"
412,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['23', '7', '12', '25', '17', '19', '10', '3', '21']","['1', '18']","['22', None]"
412,23 dispatched to IO1,dispatch_io,23,IO1,['16'],"['7', '12', '25', '17', '19', '10', '3', '21']","['1', '18']","['22', '23']"
413,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '1']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, '18']","['22', '23']"
413,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '1', '18']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, None]","['22', '23']"
413,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '18']","['7', '12', '25', '17', '19', '10', '3', '21']","['16', None]","['22', '23']"
413,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['18'],"['7', '12', '25', '17', '19', '10', '3', '21']","['16', '1']","['22', '23']"
415,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '16']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, '1']","['22', '23']"
415,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '16', '1']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, None]","['22', '23']"
415,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['16', '1']","['7', '12', '25', '17', '19', '10', '3', '21']","['18', None]","['22', '23']"
415,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['1'],"['7', '12', '25', '17', '19', '10', '3', '21']","['18', '16']","['22', '23']"
417,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['1', '18']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, '16']","['22', '23']"
417,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['1', '18', '16']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, None]","['22', '23']"
417,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '16']","['7', '12', '25', '17', '19', '10', '3', '21']","['1', None]","['22', '23']"
417,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['16'],"['7', '12', '25', '17', '19', '10', '3', '21']","['1', '18']","['22', '23']"
419,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '1']","['7', '12', '25', '17', '19', '10', '3', '21']","[None, '18']","['22', '23']"
419,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['16', '1']","['7', '12', '25', '17', '19', '10', '3', '21', '18']","[None, None]","['22', '23']"
419,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['1'],"['7', '12', '25', '17', '19', '10', '3', '21', '18']","['16', None]","['22', '23']"
419,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['7', '12', '25', '17', '19', '10', '3', '21', '18']","['16', '1']","['22', '23']"
420,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['7', '12', '25', '17', '19', '10', '3', '21', '18']","[None, '1']","['22', '23']"
420,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12', '25', '17', '19', '10', '3', '21', '18']","['16', '1']","['22', '23']"
421,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],"['7', '12', '25', '17', '19', '10', '3', '21', '18']","['16', None]","['22', '23']"
421,22 finished I/O → ready queue,io_to_ready,22,IO0,"['1', '22']","['7', '12', '25', '17', '19', '10', '3', '21', '18']","['16', None]","[None, '23']"
421,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['22'],"['7', '12', '25', '17', '19', '10', '3', '21', '18']","['16', '1']","[None, '23']"
421,7 dispatched to IO0,dispatch_io,7,IO0,['22'],"['12', '25', '17', '19', '10', '3', '21', '18']","['16', '1']","['7', '23']"
422,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['22', '16']","['12', '25', '17', '19', '10', '3', '21', '18']","[None, '1']","['7', '23']"
422,23 finished I/O → ready queue,io_to_ready,23,IO1,"['22', '16', '23']","['12', '25', '17', '19', '10', '3', '21', '18']","[None, '1']","['7', None]"
422,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '23']","['12', '25', '17', '19', '10', '3', '21', '18']","['22', '1']","['7', None]"
422,12 dispatched to IO1,dispatch_io,12,IO1,"['16', '23']","['25', '17', '19', '10', '3', '21', '18']","['22', '1']","['7', '12']"
423,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '23', '1']","['25', '17', '19', '10', '3', '21', '18']","['22', None]","['7', '12']"
423,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '1']","['25', '17', '19', '10', '3', '21', '18']","['22', '16']","['7', '12']"
424,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '1', '22']","['25', '17', '19', '10', '3', '21', '18']","[None, '16']","['7', '12']"
424,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '22']","['25', '17', '19', '10', '3', '21', '18']","['23', '16']","['7', '12']"
425,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['1', '22', '16']","['25', '17', '19', '10', '3', '21', '18']","['23', None]","['7', '12']"
425,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['22', '16']","['25', '17', '19', '10', '3', '21', '18']","['23', '1']","['7', '12']"
426,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '16', '23']","['25', '17', '19', '10', '3', '21', '18']","[None, '1']","['7', '12']"
426,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '23']","['25', '17', '19', '10', '3', '21', '18']","['22', '1']","['7', '12']"
427,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '23', '1']","['25', '17', '19', '10', '3', '21', '18']","['22', None]","['7', '12']"
427,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '1']","['25', '17', '19', '10', '3', '21', '18']","['22', '16']","['7', '12']"
428,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '1', '22']","['25', '17', '19', '10', '3', '21', '18']","[None, '16']","['7', '12']"
428,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '22']","['25', '17', '19', '10', '3', '21', '18']","['23', '16']","['7', '12']"
429,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['1', '22', '16']","['25', '17', '19', '10', '3', '21', '18']","['23', None]","['7', '12']"
429,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['22', '16']","['25', '17', '19', '10', '3', '21', '18']","['23', '1']","['7', '12']"
430,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '16', '23']","['25', '17', '19', '10', '3', '21', '18']","[None, '1']","['7', '12']"
430,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '23']","['25', '17', '19', '10', '3', '21', '18']","['22', '1']","['7', '12']"
431,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '23', '1']","['25', '17', '19', '10', '3', '21', '18']","['22', None]","['7', '12']"
431,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '1']","['25', '17', '19', '10', '3', '21', '18']","['22', '16']","['7', '12']"
432,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '1', '22']","['25', '17', '19', '10', '3', '21', '18']","[None, '16']","['7', '12']"
432,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '22']","['25', '17', '19', '10', '3', '21', '18']","['23', '16']","['7', '12']"
433,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['1', '22', '23']","['25', '17', '19', '10', '3', '21', '18']","[None, '16']","['7', '12']"
433,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['1', '22', '23', '16']","['25', '17', '19', '10', '3', '21', '18']","[None, None]","['7', '12']"
433,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['22', '23', '16']","['25', '17', '19', '10', '3', '21', '18']","['1', None]","['7', '12']"
433,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '16']","['25', '17', '19', '10', '3', '21', '18']","['1', '22']","['7', '12']"
435,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['23', '16', '1']","['25', '17', '19', '10', '3', '21', '18']","[None, '22']","['7', '12']"
435,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['23', '16', '1', '22']","['25', '17', '19', '10', '3', '21', '18']","[None, None]","['7', '12']"
435,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '1', '22']","['25', '17', '19', '10', '3', '21', '18']","['23', None]","['7', '12']"
435,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '22']","['25', '17', '19', '10', '3', '21', '18']","['23', '16']","['7', '12']"
436,7 finished I/O → ready queue,io_to_ready,7,IO0,"['1', '22', '7']","['25', '17', '19', '10', '3', '21', '18']","['23', '16']","[None, '12']"
436,25 dispatched to IO0,dispatch_io,25,IO0,"['1', '22', '7']","['17', '19', '10', '3', '21', '18']","['23', '16']","['25', '12']"
437,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['1', '22', '7', '23']","['17', '19', '10', '3', '21', '18']","[None, '16']","['25', '12']"
437,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['1', '22', '7', '23', '16']","['17', '19', '10', '3', '21', '18']","[None, None]","['25', '12']"
437,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['22', '7', '23', '16']","['17', '19', '10', '3', '21', '18']","['1', None]","['25', '12']"
437,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['7', '23', '16']","['17', '19', '10', '3', '21', '18']","['1', '22']","['25', '12']"
438,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['7', '23', '16', '22']","['17', '19', '10', '3', '21', '18']","['1', None]","['25', '12']"
438,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '16', '22']","['17', '19', '10', '3', '21', '18']","['1', '7']","['25', '12']"
439,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['23', '16', '22', '1']","['17', '19', '10', '3', '21', '18']","[None, '7']","['25', '12']"
439,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '22', '1']","['17', '19', '10', '3', '21', '18']","['23', '7']","['25', '12']"
440,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['16', '22', '1']","['17', '19', '10', '3', '21', '18', '7']","['23', None]","['25', '12']"
440,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['22', '1']","['17', '19', '10', '3', '21', '18', '7']","['23', '16']","['25', '12']"
441,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '1', '23']","['17', '19', '10', '3', '21', '18', '7']","[None, '16']","['25', '12']"
441,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['1', '23']","['17', '19', '10', '3', '21', '18', '7']","['22', '16']","['25', '12']"
442,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['1', '23']","['17', '19', '10', '3', '21', '18', '7', '16']","['22', None]","['25', '12']"
442,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['23'],"['17', '19', '10', '3', '21', '18', '7', '16']","['22', '1']","['25', '12']"
443,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '22']","['17', '19', '10', '3', '21', '18', '7', '16']","[None, '1']","['25', '12']"
443,1 finished all bursts,finished,1,CPU1,"['23', '22']","['17', '19', '10', '3', '21', '18', '7', '16']","[None, None]","['25', '12']"
443,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['22'],"['17', '19', '10', '3', '21', '18', '7', '16']","['23', None]","['25', '12']"
443,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['17', '19', '10', '3', '21', '18', '7', '16']","['23', '22']","['25', '12']"
445,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '19', '10', '3', '21', '18', '7', '16']","[None, '22']","['25', '12']"
445,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['23', '22']","['17', '19', '10', '3', '21', '18', '7', '16']","[None, None]","['25', '12']"
445,12 finished I/O → ready queue,io_to_ready,12,IO1,"['23', '22', '12']","['17', '19', '10', '3', '21', '18', '7', '16']","[None, None]","['25', None]"
445,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['22', '12']","['17', '19', '10', '3', '21', '18', '7', '16']","['23', None]","['25', None]"
445,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['12'],"['17', '19', '10', '3', '21', '18', '7', '16']","['23', '22']","['25', None]"
445,17 dispatched to IO1,dispatch_io,17,IO1,['12'],"['19', '10', '3', '21', '18', '7', '16']","['23', '22']","['25', '17']"
447,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '23']","['19', '10', '3', '21', '18', '7', '16']","[None, '22']","['25', '17']"
447,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '23', '22']","['19', '10', '3', '21', '18', '7', '16']","[None, None]","['25', '17']"
447,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '22']","['19', '10', '3', '21', '18', '7', '16']","['12', None]","['25', '17']"
447,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['22'],"['19', '10', '3', '21', '18', '7', '16']","['12', '23']","['25', '17']"
448,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['22', '23']","['19', '10', '3', '21', '18', '7', '16']","['12', None]","['25', '17']"
448,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['23'],"['19', '10', '3', '21', '18', '7', '16']","['12', '22']","['25', '17']"
449,12 finished all bursts,finished,12,CPU0,['23'],"['19', '10', '3', '21', '18', '7', '16']","[None, '22']","['25', '17']"
449,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['19', '10', '3', '21', '18', '7', '16']","['23', '22']","['25', '17']"
450,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['19', '10', '3', '21', '18', '7', '16', '23']","[None, '22']","['25', '17']"
450,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['19', '10', '3', '21', '18', '7', '16', '23']","[None, None]","['25', '17']"
450,25 finished I/O → ready queue,io_to_ready,25,IO0,"['22', '25']","['19', '10', '3', '21', '18', '7', '16', '23']","[None, None]","[None, '17']"
450,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['25'],"['19', '10', '3', '21', '18', '7', '16', '23']","['22', None]","[None, '17']"
450,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '10', '3', '21', '18', '7', '16', '23']","['22', '25']","[None, '17']"
450,19 dispatched to IO0,dispatch_io,19,IO0,[],"['10', '3', '21', '18', '7', '16', '23']","['22', '25']","['19', '17']"
452,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['10', '3', '21', '18', '7', '16', '23']","[None, '25']","['19', '17']"
452,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['22', '25']","['10', '3', '21', '18', '7', '16', '23']","[None, None]","['19', '17']"
452,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['25'],"['10', '3', '21', '18', '7', '16', '23']","['22', None]","['19', '17']"
452,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '3', '21', '18', '7', '16', '23']","['22', '25']","['19', '17']"
454,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['10', '3', '21', '18', '7', '16', '23', '22']","[None, '25']","['19', '17']"
454,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['10', '3', '21', '18', '7', '16', '23', '22']","[None, None]","['19', '17']"
454,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['10', '3', '21', '18', '7', '16', '23', '22']","['25', None]","['19', '17']"
456,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['10', '3', '21', '18', '7', '16', '23', '22', '25']","[None, None]","['19', '17']"
460,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['10', '3', '21', '18', '7', '16', '23', '22', '25']","[None, None]","['19', None]"
460,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['10', '3', '21', '18', '7', '16', '23', '22', '25']","['17', None]","['19', None]"
460,10 dispatched to IO1,dispatch_io,10,IO1,[],"['3', '21', '18', '7', '16', '23', '22', '25']","['17', None]","['19', '10']"
462,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['3', '21', '18', '7', '16', '23', '22', '25']","[None, None]","['19', '10']"
462,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '21', '18', '7', '16', '23', '22', '25']","['17', None]","['19', '10']"
464,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['3', '21', '18', '7', '16', '23', '22', '25']","[None, None]","['19', '10']"
464,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '21', '18', '7', '16', '23', '22', '25']","['17', None]","['19', '10']"
466,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['3', '21', '18', '7', '16', '23', '22', '25', '17']","[None, None]","['19', '10']"
470,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['3', '21', '18', '7', '16', '23', '22', '25', '17']","[None, None]","[None, '10']"
470,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['3', '21', '18', '7', '16', '23', '22', '25', '17']","['19', None]","[None, '10']"
470,3 dispatched to IO0,dispatch_io,3,IO0,[],"['21', '18', '7', '16', '23', '22', '25', '17']","['19', None]","['3', '10']"
472,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '7', '16', '23', '22', '25', '17']","[None, None]","['3', '10']"
472,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '7', '16', '23', '22', '25', '17']","['19', None]","['3', '10']"
474,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '7', '16', '23', '22', '25', '17']","[None, None]","['3', '10']"
474,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '7', '16', '23', '22', '25', '17']","['19', None]","['3', '10']"
476,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '7', '16', '23', '22', '25', '17']","[None, None]","['3', '10']"
476,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '7', '16', '23', '22', '25', '17']","['19', None]","['3', '10']"
477,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['21', '18', '7', '16', '23', '22', '25', '17', '19']","[None, None]","['3', '10']"
484,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['21', '18', '7', '16', '23', '22', '25', '17', '19']","[None, None]","['3', None]"
484,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '18', '7', '16', '23', '22', '25', '17', '19']","['10', None]","['3', None]"
484,21 dispatched to IO1,dispatch_io,21,IO1,[],"['18', '7', '16', '23', '22', '25', '17', '19']","['10', None]","['3', '21']"
486,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '7', '16', '23', '22', '25', '17', '19']","[None, None]","['3', '21']"
486,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '7', '16', '23', '22', '25', '17', '19']","['10', None]","['3', '21']"
488,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '7', '16', '23', '22', '25', '17', '19']","[None, None]","['3', '21']"
488,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '7', '16', '23', '22', '25', '17', '19']","['10', None]","['3', '21']"
489,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['18', '7', '16', '23', '22', '25', '17', '19']","['10', None]","[None, '21']"
489,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['18', '7', '16', '23', '22', '25', '17', '19']","['10', '3']","[None, '21']"
489,18 dispatched to IO0,dispatch_io,18,IO0,[],"['7', '16', '23', '22', '25', '17', '19']","['10', '3']","['18', '21']"
490,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19']","[None, '3']","['18', '21']"
490,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '23', '22', '25', '17', '19']","['10', '3']","['18', '21']"
491,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['7', '16', '23', '22', '25', '17', '19']","['10', None]","['18', '21']"
491,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['7', '16', '23', '22', '25', '17', '19']","['10', '3']","['18', '21']"
492,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19']","[None, '3']","['18', '21']"
492,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '23', '22', '25', '17', '19']","['10', '3']","['18', '21']"
493,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '21']"
494,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '21']"
494,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '21']"
496,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '21']"
496,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '21']"
497,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '21']"
497,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '21']"
499,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '21']"
499,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '21']"
501,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '21']"
501,21 finished I/O → ready queue,io_to_ready,21,IO1,"['10', '21']","['7', '16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', None]"
501,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['21'],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', None]"
501,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['7', '16', '23', '22', '25', '17', '19', '3']","['10', '21']","['18', None]"
501,7 dispatched to IO1,dispatch_io,7,IO1,[],"['16', '23', '22', '25', '17', '19', '3']","['10', '21']","['18', '7']"
503,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '23', '22', '25', '17', '19', '3']","[None, '21']","['18', '7']"
503,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['10', '21']","['16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '7']"
503,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['21'],"['16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '7']"
503,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '23', '22', '25', '17', '19', '3']","['10', '21']","['18', '7']"
505,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '23', '22', '25', '17', '19', '3']","[None, '21']","['18', '7']"
505,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['10', '21']","['16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '7']"
505,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['21'],"['16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '7']"
505,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '23', '22', '25', '17', '19', '3']","['10', '21']","['18', '7']"
507,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['16', '23', '22', '25', '17', '19', '3']","[None, '21']","['18', '7']"
507,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['10', '21']","['16', '23', '22', '25', '17', '19', '3']","[None, None]","['18', '7']"
507,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['21'],"['16', '23', '22', '25', '17', '19', '3']","['10', None]","['18', '7']"
507,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '23', '22', '25', '17', '19', '3']","['10', '21']","['18', '7']"
508,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['16', '23', '22', '25', '17', '19', '3', '10']","[None, '21']","['18', '7']"
508,21 finished CPU → wait queue,cpu_to_io,21,CPU1,[],"['16', '23', '22', '25', '17', '19', '3', '10', '21']","[None, None]","['18', '7']"
510,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['16', '23', '22', '25', '17', '19', '3', '10', '21']","[None, None]","['18', None]"
510,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['16', '23', '22', '25', '17', '19', '3', '10', '21']","['7', None]","['18', None]"
510,16 dispatched to IO1,dispatch_io,16,IO1,[],"['23', '22', '25', '17', '19', '3', '10', '21']","['7', None]","['18', '16']"
512,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['23', '22', '25', '17', '19', '3', '10', '21']","[None, None]","['18', '16']"
512,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['23', '22', '25', '17', '19', '3', '10', '21']","['7', None]","['18', '16']"
513,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['23', '22', '25', '17', '19', '3', '10', '21', '7']","[None, None]","['18', '16']"
520,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['23', '22', '25', '17', '19', '3', '10', '21', '7']","[None, None]","[None, '16']"
520,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['23', '22', '25', '17', '19', '3', '10', '21', '7']","['18', None]","[None, '16']"
520,23 dispatched to IO0,dispatch_io,23,IO0,[],"['22', '25', '17', '19', '3', '10', '21', '7']","['18', None]","['23', '16']"
522,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '25', '17', '19', '3', '10', '21', '7']","[None, None]","['23', '16']"
522,16 finished I/O → ready queue,io_to_ready,16,IO1,"['18', '16']","['22', '25', '17', '19', '3', '10', '21', '7']","[None, None]","['23', None]"
522,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['16'],"['22', '25', '17', '19', '3', '10', '21', '7']","['18', None]","['23', None]"
522,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['22', '25', '17', '19', '3', '10', '21', '7']","['18', '16']","['23', None]"
522,22 dispatched to IO1,dispatch_io,22,IO1,[],"['25', '17', '19', '3', '10', '21', '7']","['18', '16']","['23', '22']"
524,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['25', '17', '19', '3', '10', '21', '7']","[None, '16']","['23', '22']"
524,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '16']","['25', '17', '19', '3', '10', '21', '7']","[None, None]","['23', '22']"
524,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['16'],"['25', '17', '19', '3', '10', '21', '7']","['18', None]","['23', '22']"
524,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['25', '17', '19', '3', '10', '21', '7']","['18', '16']","['23', '22']"
526,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['25', '17', '19', '3', '10', '21', '7']","[None, '16']","['23', '22']"
526,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '16']","['25', '17', '19', '3', '10', '21', '7']","[None, None]","['23', '22']"
526,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['16'],"['25', '17', '19', '3', '10', '21', '7']","['18', None]","['23', '22']"
526,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['25', '17', '19', '3', '10', '21', '7']","['18', '16']","['23', '22']"
528,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['25', '17', '19', '3', '10', '21', '7']","[None, '16']","['23', '22']"
528,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '16']","['25', '17', '19', '3', '10', '21', '7']","[None, None]","['23', '22']"
528,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['16'],"['25', '17', '19', '3', '10', '21', '7']","['18', None]","['23', '22']"
528,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['25', '17', '19', '3', '10', '21', '7']","['18', '16']","['23', '22']"
529,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['25', '17', '19', '3', '10', '21', '7']","[None, '16']","['23', '22']"
529,23 finished I/O → ready queue,io_to_ready,23,IO0,"['18', '23']","['25', '17', '19', '3', '10', '21', '7']","[None, '16']","[None, '22']"
529,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['25', '17', '19', '3', '10', '21', '7']","['18', '16']","[None, '22']"
529,25 dispatched to IO0,dispatch_io,25,IO0,['23'],"['17', '19', '3', '10', '21', '7']","['18', '16']","['25', '22']"
530,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '16']","['17', '19', '3', '10', '21', '7']","['18', None]","['25', '22']"
530,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['16'],"['17', '19', '3', '10', '21', '7']","['18', '23']","['25', '22']"
531,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '18']","['17', '19', '3', '10', '21', '7']","[None, '23']","['25', '22']"
531,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['18'],"['17', '19', '3', '10', '21', '7']","['16', '23']","['25', '22']"
532,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '23']","['17', '19', '3', '10', '21', '7']","['16', None]","['25', '22']"
532,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['23'],"['17', '19', '3', '10', '21', '7']","['16', '18']","['25', '22']"
533,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['23', '16']","['17', '19', '3', '10', '21', '7']","[None, '18']","['25', '22']"
533,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['16'],"['17', '19', '3', '10', '21', '7']","['23', '18']","['25', '22']"
534,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '18']","['17', '19', '3', '10', '21', '7']","['23', None]","['25', '22']"
534,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['18'],"['17', '19', '3', '10', '21', '7']","['23', '16']","['25', '22']"
535,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '23']","['17', '19', '3', '10', '21', '7']","[None, '16']","['25', '22']"
535,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['18', '23']","['17', '19', '3', '10', '21', '7', '16']","[None, None]","['25', '22']"
535,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['17', '19', '3', '10', '21', '7', '16']","['18', None]","['25', '22']"
535,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '19', '3', '10', '21', '7', '16']","['18', '23']","['25', '22']"
537,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '19', '3', '10', '21', '7', '16']","[None, '23']","['25', '22']"
537,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '23']","['17', '19', '3', '10', '21', '7', '16']","[None, None]","['25', '22']"
537,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['17', '19', '3', '10', '21', '7', '16']","['18', None]","['25', '22']"
537,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '19', '3', '10', '21', '7', '16']","['18', '23']","['25', '22']"
538,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['17', '19', '3', '10', '21', '7', '16', '23']","['18', None]","['25', '22']"
539,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '19', '3', '10', '21', '7', '16', '23']","[None, None]","['25', '22']"
539,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '19', '3', '10', '21', '7', '16', '23']","['18', None]","['25', '22']"
541,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['17', '19', '3', '10', '21', '7', '16', '23']","[None, None]","['25', '22']"
541,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '19', '3', '10', '21', '7', '16', '23']","['18', None]","['25', '22']"
542,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['17', '19', '3', '10', '21', '7', '16', '23', '18']","[None, None]","['25', '22']"
543,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['17', '19', '3', '10', '21', '7', '16', '23', '18']","[None, None]","['25', None]"
543,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['17', '19', '3', '10', '21', '7', '16', '23', '18']","['22', None]","['25', None]"
543,17 dispatched to IO1,dispatch_io,17,IO1,[],"['19', '3', '10', '21', '7', '16', '23', '18']","['22', None]","['25', '17']"
545,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['19', '3', '10', '21', '7', '16', '23', '18']","[None, None]","['25', '17']"
545,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['19', '3', '10', '21', '7', '16', '23', '18']","['22', None]","['25', '17']"
547,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['19', '3', '10', '21', '7', '16', '23', '18']","[None, None]","['25', '17']"
547,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['19', '3', '10', '21', '7', '16', '23', '18']","['22', None]","['25', '17']"
548,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['19', '3', '10', '21', '7', '16', '23', '18']","[None, None]","['25', '17']"
548,25 finished I/O → ready queue,io_to_ready,25,IO0,"['22', '25']","['19', '3', '10', '21', '7', '16', '23', '18']","[None, None]","[None, '17']"
548,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['25'],"['19', '3', '10', '21', '7', '16', '23', '18']","['22', None]","[None, '17']"
548,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '3', '10', '21', '7', '16', '23', '18']","['22', '25']","[None, '17']"
548,19 dispatched to IO0,dispatch_io,19,IO0,[],"['3', '10', '21', '7', '16', '23', '18']","['22', '25']","['19', '17']"
550,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['3', '10', '21', '7', '16', '23', '18']","[None, '25']","['19', '17']"
550,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['22', '25']","['3', '10', '21', '7', '16', '23', '18']","[None, None]","['19', '17']"
550,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['25'],"['3', '10', '21', '7', '16', '23', '18']","['22', None]","['19', '17']"
550,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['3', '10', '21', '7', '16', '23', '18']","['22', '25']","['19', '17']"
551,25 finished all bursts,finished,25,CPU1,[],"['3', '10', '21', '7', '16', '23', '18']","['22', None]","['19', '17']"
551,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['3', '10', '21', '7', '16', '23', '18']","['22', None]","['19', None]"
551,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['3', '10', '21', '7', '16', '23', '18']","['22', '17']","['19', None]"
551,3 dispatched to IO1,dispatch_io,3,IO1,[],"['10', '21', '7', '16', '23', '18']","['22', '17']","['19', '3']"
552,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['10', '21', '7', '16', '23', '18']","[None, '17']","['19', '3']"
552,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['10', '21', '7', '16', '23', '18']","['22', '17']","['19', '3']"
553,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['10', '21', '7', '16', '23', '18']","['22', None]","['19', '3']"
553,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['10', '21', '7', '16', '23', '18']","['22', '17']","['19', '3']"
554,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['10', '21', '7', '16', '23', '18', '22']","[None, '17']","['19', '3']"
555,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['10', '21', '7', '16', '23', '18', '22']","[None, None]","['19', '3']"
555,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['10', '21', '7', '16', '23', '18', '22']","['17', None]","['19', '3']"
557,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['10', '21', '7', '16', '23', '18', '22']","[None, None]","['19', '3']"
557,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['10', '21', '7', '16', '23', '18', '22']","['17', None]","['19', '3']"
559,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['10', '21', '7', '16', '23', '18', '22']","[None, None]","['19', '3']"
559,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['10', '21', '7', '16', '23', '18', '22']","['17', None]","['19', '3']"
561,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['10', '21', '7', '16', '23', '18', '22', '17']","[None, None]","['19', '3']"
571,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['10', '21', '7', '16', '23', '18', '22', '17']","[None, None]","[None, '3']"
571,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '21', '7', '16', '23', '18', '22', '17']","['19', None]","[None, '3']"
571,10 dispatched to IO0,dispatch_io,10,IO0,[],"['21', '7', '16', '23', '18', '22', '17']","['19', None]","['10', '3']"
573,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '7', '16', '23', '18', '22', '17']","[None, None]","['10', '3']"
573,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '7', '16', '23', '18', '22', '17']","['19', None]","['10', '3']"
574,3 finished all bursts,finished,3,IO1,[],"['21', '7', '16', '23', '18', '22', '17']","['19', None]","['10', None]"
574,21 dispatched to IO1,dispatch_io,21,IO1,[],"['7', '16', '23', '18', '22', '17']","['19', None]","['10', '21']"
575,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['7', '16', '23', '18', '22', '17']","[None, None]","['10', '21']"
575,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['7', '16', '23', '18', '22', '17']","['19', None]","['10', '21']"
577,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['7', '16', '23', '18', '22', '17']","[None, None]","['10', '21']"
577,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['7', '16', '23', '18', '22', '17']","['19', None]","['10', '21']"
579,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['7', '16', '23', '18', '22', '17']","[None, None]","['10', '21']"
579,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['7', '16', '23', '18', '22', '17']","['19', None]","['10', '21']"
581,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['7', '16', '23', '18', '22', '17', '19']","[None, None]","['10', '21']"
595,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['7', '16', '23', '18', '22', '17', '19']","[None, None]","['10', None]"
595,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['7', '16', '23', '18', '22', '17', '19']","['21', None]","['10', None]"
595,7 dispatched to IO1,dispatch_io,7,IO1,[],"['16', '23', '18', '22', '17', '19']","['21', None]","['10', '7']"
597,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['16', '23', '18', '22', '17', '19']","[None, None]","['10', '7']"
597,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['16', '23', '18', '22', '17', '19']","['21', None]","['10', '7']"
599,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['16', '23', '18', '22', '17', '19']","[None, None]","['10', '7']"
599,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['16', '23', '18', '22', '17', '19']","['21', None]","['10', '7']"
601,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['16', '23', '18', '22', '17', '19']","[None, None]","['10', '7']"
601,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['16', '23', '18', '22', '17', '19']","['21', None]","['10', '7']"
602,21 finished all bursts,finished,21,CPU0,[],"['16', '23', '18', '22', '17', '19']","[None, None]","['10', '7']"
602,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['16', '23', '18', '22', '17', '19']","[None, None]","[None, '7']"
602,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '23', '18', '22', '17', '19']","['10', None]","[None, '7']"
602,16 dispatched to IO0,dispatch_io,16,IO0,[],"['23', '18', '22', '17', '19']","['10', None]","['16', '7']"
604,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['23', '18', '22', '17', '19']","[None, None]","['16', '7']"
604,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['23', '18', '22', '17', '19']","['10', None]","['16', '7']"
606,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['23', '18', '22', '17', '19']","[None, None]","['16', '7']"
606,7 finished I/O → ready queue,io_to_ready,7,IO1,"['10', '7']","['23', '18', '22', '17', '19']","[None, None]","['16', None]"
606,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['7'],"['23', '18', '22', '17', '19']","['10', None]","['16', None]"
606,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['23', '18', '22', '17', '19']","['10', '7']","['16', None]"
606,23 dispatched to IO1,dispatch_io,23,IO1,[],"['18', '22', '17', '19']","['10', '7']","['16', '23']"
608,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['18', '22', '17', '19']","[None, '7']","['16', '23']"
608,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '7']","['18', '22', '17', '19']","[None, None]","['16', '23']"
608,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['7'],"['18', '22', '17', '19']","['10', None]","['16', '23']"
608,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['18', '22', '17', '19']","['10', '7']","['16', '23']"
610,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '22', '17', '19']","[None, '7']","['16', '23']"
610,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '7']","['18', '22', '17', '19']","[None, None]","['16', '23']"
610,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['7'],"['18', '22', '17', '19']","['10', None]","['16', '23']"
610,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['18', '22', '17', '19']","['10', '7']","['16', '23']"
612,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '22', '17', '19']","[None, '7']","['16', '23']"
612,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['10'],"['18', '22', '17', '19', '7']","[None, None]","['16', '23']"
612,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '22', '17', '19', '7']","['10', None]","['16', '23']"
614,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['18', '22', '17', '19', '7']","[None, None]","['16', '23']"
614,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['18', '22', '17', '19', '7']","['10', None]","['16', '23']"
615,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['18', '22', '17', '19', '7']","['10', None]","[None, '23']"
615,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['18', '22', '17', '19', '7']","['10', '16']","[None, '23']"
615,18 dispatched to IO0,dispatch_io,18,IO0,[],"['22', '17', '19', '7']","['10', '16']","['18', '23']"
616,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['22', '17', '19', '7']","[None, '16']","['18', '23']"
616,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['22', '17', '19', '7']","['10', '16']","['18', '23']"
617,10 finished all bursts,finished,10,CPU0,[],"['22', '17', '19', '7']","[None, '16']","['18', '23']"
617,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['22', '17', '19', '7']","[None, None]","['18', '23']"
617,23 finished I/O → ready queue,io_to_ready,23,IO1,"['16', '23']","['22', '17', '19', '7']","[None, None]","['18', None]"
617,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['22', '17', '19', '7']","['16', None]","['18', None]"
617,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['22', '17', '19', '7']","['16', '23']","['18', None]"
617,22 dispatched to IO1,dispatch_io,22,IO1,[],"['17', '19', '7']","['16', '23']","['18', '22']"
619,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '19', '7']","[None, '23']","['18', '22']"
619,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['17', '19', '7']","[None, None]","['18', '22']"
619,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['17', '19', '7']","['16', None]","['18', '22']"
619,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '19', '7']","['16', '23']","['18', '22']"
621,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '19', '7']","[None, '23']","['18', '22']"
621,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '23']","['17', '19', '7']","[None, None]","['18', '22']"
621,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['17', '19', '7']","['16', None]","['18', '22']"
621,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '19', '7']","['16', '23']","['18', '22']"
623,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['17', '19', '7']","[None, '23']","['18', '22']"
623,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['16', '23']","['17', '19', '7']","[None, None]","['18', '22']"
623,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['23'],"['17', '19', '7']","['16', None]","['18', '22']"
623,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '19', '7']","['16', '23']","['18', '22']"
624,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['17', '19', '7']","[None, '23']","['18', '22']"
624,23 finished CPU → wait queue,cpu_to_io,23,CPU1,['16'],"['17', '19', '7', '23']","[None, None]","['18', '22']"
624,18 finished I/O → ready queue,io_to_ready,18,IO0,"['16', '18']","['17', '19', '7', '23']","[None, None]","[None, '22']"
624,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['18'],"['17', '19', '7', '23']","['16', None]","[None, '22']"
624,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['17', '19', '7', '23']","['16', '18']","[None, '22']"
624,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '7', '23']","['16', '18']","['17', '22']"
626,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['19', '7', '23']","[None, '18']","['17', '22']"
626,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '18']","['19', '7', '23']","[None, None]","['17', '22']"
626,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['18'],"['19', '7', '23']","['16', None]","['17', '22']"
626,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['19', '7', '23']","['16', '18']","['17', '22']"
628,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['19', '7', '23']","[None, '18']","['17', '22']"
628,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '18']","['19', '7', '23']","[None, None]","['17', '22']"
628,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['18'],"['19', '7', '23']","['16', None]","['17', '22']"
628,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['19', '7', '23']","['16', '18']","['17', '22']"
629,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['19', '7', '23', '16']","[None, '18']","['17', '22']"
630,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['19', '7', '23', '16']","[None, None]","['17', '22']"
630,22 finished all bursts,finished,22,IO1,['18'],"['19', '7', '23', '16']","[None, None]","['17', None]"
630,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['19', '7', '23', '16']","['18', None]","['17', None]"
630,19 dispatched to IO1,dispatch_io,19,IO1,[],"['7', '23', '16']","['18', None]","['17', '19']"
632,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['7', '23', '16']","[None, None]","['17', '19']"
632,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '23', '16']","['18', None]","['17', '19']"
634,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '23', '16']","[None, None]","['17', '19']"
634,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '23', '16']","['18', None]","['17', '19']"
636,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '23', '16']","[None, None]","['17', '19']"
636,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '23', '16']","['18', None]","['17', '19']"
638,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '23', '16']","[None, None]","['17', '19']"
638,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '23', '16']","['18', None]","['17', '19']"
640,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '23', '16']","[None, None]","['17', '19']"
640,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '23', '16']","['18', None]","['17', '19']"
641,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['7', '23', '16', '18']","[None, None]","['17', '19']"
642,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['7', '23', '16', '18']","[None, None]","[None, '19']"
642,19 finished I/O → ready queue,io_to_ready,19,IO1,"['17', '19']","['7', '23', '16', '18']","[None, None]","[None, None]"
642,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['19'],"['7', '23', '16', '18']","['17', None]","[None, None]"
642,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['7', '23', '16', '18']","['17', '19']","[None, None]"
642,7 dispatched to IO0,dispatch_io,7,IO0,[],"['23', '16', '18']","['17', '19']","['7', None]"
642,23 dispatched to IO1,dispatch_io,23,IO1,[],"['16', '18']","['17', '19']","['7', '23']"
643,19 finished all bursts,finished,19,CPU1,[],"['16', '18']","['17', None]","['7', '23']"
644,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '18']","[None, None]","['7', '23']"
644,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '18']","['17', None]","['7', '23']"
646,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['16', '18', '17']","[None, None]","['7', '23']"
659,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['16', '18', '17']","[None, None]","[None, '23']"
659,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['16', '18', '17']","['7', None]","[None, '23']"
659,16 dispatched to IO0,dispatch_io,16,IO0,[],"['18', '17']","['7', None]","['16', '23']"
660,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['18', '17']","['7', None]","['16', None]"
660,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['18', '17']","['7', '23']","['16', None]"
660,18 dispatched to IO1,dispatch_io,18,IO1,[],['17'],"['7', '23']","['16', '18']"
661,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['17'],"[None, '23']","['16', '18']"
661,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['17'],"['7', '23']","['16', '18']"
662,23 finished all bursts,finished,23,CPU1,[],['17'],"['7', None]","['16', '18']"
663,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['17'],"[None, None]","['16', '18']"
663,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['17'],"['7', None]","['16', '18']"
665,7 finished all bursts,finished,7,CPU0,[],['17'],"[None, None]","['16', '18']"
677,18 finished all bursts,finished,18,IO1,[],['17'],"[None, None]","['16', None]"
677,17 dispatched to IO1,dispatch_io,17,IO1,[],[],"[None, None]","['16', '17']"
683,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],[],"[None, None]","[None, '17']"
683,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","[None, '17']"
685,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","[None, '17']"
685,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","[None, '17']"
686,16 finished all bursts,finished,16,CPU0,[],[],"[None, None]","[None, '17']"
689,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],[],"[None, None]","[None, None]"
689,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
690,17 finished all bursts,finished,17,CPU0,[],[],"[None, None]","[None, None]"
