design_lab1_bus_0_0.v,verilog,xil_defaultlib,../../../bd/design_lab1/ip/design_lab1_bus_0_0/sim/design_lab1_bus_0_0.v,
design_lab1_i21143_0_0.v,verilog,xil_defaultlib,../../../bd/design_lab1/ip/design_lab1_i21143_0_0/sim/design_lab1_i21143_0_0.v,
design_lab1.v,verilog,xil_defaultlib,../../../bd/design_lab1/sim/design_lab1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
