{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761535318228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761535318228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 00:21:58 2025 " "Processing started: Mon Oct 27 00:21:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761535318228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761535318228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761535318228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761535318508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtl " "Found design unit 1: i2c-rtl" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761535318888 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761535318888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761535318888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c " "Elaborating entity \"i2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761535318920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dato_mostrado i2c.vhd(20) " "VHDL Signal Declaration warning at i2c.vhd(20): used implicit default value for signal \"dato_mostrado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soy i2c.vhd(41) " "Verilog HDL or VHDL warning at i2c.vhd(41): object \"soy\" assigned a value but never read" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir_interna i2c.vhd(85) " "VHDL Process Statement warning at i2c.vhd(85): signal \"Hab_Dir_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat_interna i2c.vhd(87) " "VHDL Process Statement warning at i2c.vhd(87): signal \"Hab_Dat_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir_interna i2c.vhd(92) " "VHDL Process Statement warning at i2c.vhd(92): signal \"Hab_Dir_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat_interna i2c.vhd(94) " "VHDL Process Statement warning at i2c.vhd(94): signal \"Hab_Dat_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat_interna i2c.vhd(100) " "VHDL Process Statement warning at i2c.vhd(100): signal \"Hab_Dat_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir_interna i2c.vhd(101) " "VHDL Process Statement warning at i2c.vhd(101): signal \"Hab_Dir_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat_interna i2c.vhd(106) " "VHDL Process Statement warning at i2c.vhd(106): signal \"Hab_Dat_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir_interna i2c.vhd(108) " "VHDL Process Statement warning at i2c.vhd(108): signal \"Hab_Dir_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato_recibido i2c.vhd(109) " "VHDL Process Statement warning at i2c.vhd(109): signal \"dato_recibido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir_interna i2c.vhd(113) " "VHDL Process Statement warning at i2c.vhd(113): signal \"Hab_Dir_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat_interna i2c.vhd(115) " "VHDL Process Statement warning at i2c.vhd(115): signal \"Hab_Dat_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rowed i2c.vhd(117) " "VHDL Process Statement warning at i2c.vhd(117): signal \"rowed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato_recibido i2c.vhd(79) " "VHDL Process Statement warning at i2c.vhd(79): inferring latch(es) for signal or variable \"dato_recibido\", which holds its previous value in one or more paths through the process" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leer i2c.vhd(79) " "VHDL Process Statement warning at i2c.vhd(79): inferring latch(es) for signal or variable \"leer\", which holds its previous value in one or more paths through the process" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir_interna i2c.vhd(130) " "VHDL Process Statement warning at i2c.vhd(130): signal \"Hab_Dir_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat_interna i2c.vhd(149) " "VHDL Process Statement warning at i2c.vhd(149): signal \"Hab_Dat_interna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leer i2c.vhd(79) " "Inferred latch for \"leer\" at i2c.vhd(79)" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1761535318920 "|i2c"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "leer\$latch " "LATCH primitive \"leer\$latch\" is permanently disabled" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 79 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1761535319059 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[0\] GND " "Pin \"dato_mostrado\[0\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[1\] GND " "Pin \"dato_mostrado\[1\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[2\] GND " "Pin \"dato_mostrado\[2\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[3\] GND " "Pin \"dato_mostrado\[3\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[4\] GND " "Pin \"dato_mostrado\[4\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[5\] GND " "Pin \"dato_mostrado\[5\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[6\] GND " "Pin \"dato_mostrado\[6\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato_mostrado\[7\] GND " "Pin \"dato_mostrado\[7\]\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|dato_mostrado[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_Dat GND " "Pin \"Hab_Dat\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|Hab_Dat"} { "Warning" "WMLS_MLS_STUCK_PIN" "leer GND " "Pin \"leer\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|leer"} { "Warning" "WMLS_MLS_STUCK_PIN" "acknow GND " "Pin \"acknow\" is stuck at GND" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761535319213 "|i2c|acknow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1761535319213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761535319278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761535319438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[0\] " "No output dependent on input pin \"dir\[0\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[1\] " "No output dependent on input pin \"dir\[1\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[2\] " "No output dependent on input pin \"dir\[2\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[3\] " "No output dependent on input pin \"dir\[3\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[4\] " "No output dependent on input pin \"dir\[4\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[5\] " "No output dependent on input pin \"dir\[5\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dir\[6\] " "No output dependent on input pin \"dir\[6\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[0\] " "No output dependent on input pin \"dato\[0\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[1\] " "No output dependent on input pin \"dato\[1\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[2\] " "No output dependent on input pin \"dato\[2\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[3\] " "No output dependent on input pin \"dato\[3\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[4\] " "No output dependent on input pin \"dato\[4\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[5\] " "No output dependent on input pin \"dato\[5\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[6\] " "No output dependent on input pin \"dato\[6\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dato\[7\] " "No output dependent on input pin \"dato\[7\]\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|dato[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rowed " "No output dependent on input pin \"rowed\"" {  } { { "i2c.vhd" "" { Text "C:/Facultad/FPGA/LaboratorioFPGA/EjF_I2C/i2c.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761535319459 "|i2c|rowed"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1761535319459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761535319459 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761535319459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761535319459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761535319459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761535319488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 00:21:59 2025 " "Processing ended: Mon Oct 27 00:21:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761535319488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761535319488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761535319488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761535319488 ""}
