onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /PipelinedProcessor_testbench/dut/clk
add wave -noupdate /PipelinedProcessor_testbench/dut/reset
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[133]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[132]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[131]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[130]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[129]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[128]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[127]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[126]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[125]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[124]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[123]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[122]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[121]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[120]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[119]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[118]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[117]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[116]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[115]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[114]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[113]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[112]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[111]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[110]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[109]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[108]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[107]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[106]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[105]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[104]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[103]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[102]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[101]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[100]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[99]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[98]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[97]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[96]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[95]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[94]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[93]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[92]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[91]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[90]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[89]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[88]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[87]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[86]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[85]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[84]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[83]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[82]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[81]}
add wave -noupdate -radix ascii {/PipelinedProcessor_testbench/dut/memory/memory/mem[80]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[72]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[64]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[56]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[48]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[40]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[32]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[24]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[16]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[15]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[14]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[13]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[12]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[11]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[10]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[9]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[8]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[7]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[6]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[5]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[4]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[3]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[2]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[1]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[0]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[31]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[30]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[29]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[28]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[27]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[26]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[25]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[24]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[23]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[22]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[21]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[20]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[19]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[18]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[17]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[16]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[15]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[14]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[13]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[12]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[11]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[10]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[9]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[8]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[7]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[6]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[5]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[4]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[3]}
add wave -noupdate -radix hexadecimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[2]}
add wave -noupdate -radix hexadecimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[1]}
add wave -noupdate -radix hexadecimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[0]}
add wave -noupdate /PipelinedProcessor_testbench/dut/IFETCHOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/EXOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/MEMOPCode
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/ALUSrcMuxOut
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/ForwardMuxAOut
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut
add wave -noupdate -radix binary /PipelinedProcessor_testbench/dut/registers/ForwardMuxB
add wave -noupdate -radix binary /PipelinedProcessor_testbench/dut/registers/ForwardMuxA
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/MEMForwardData
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/ExForward
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/execution/resultToNextStage
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/execution/ALUA
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/execution/ALUB
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/registers/WriteData
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/registers/ReadRegister1
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/registers/ReadRegister2
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/registers/WriteRegister
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/ReadData1
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/ReadData2
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/decoderOutput
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/registerWires
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/intoMuxes
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/RegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/ForwardMuxControlB
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/ForwardMuxControlA
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/REGDECOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/MEMOPWriteReg
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/EXOPWriteReg
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/RdOrRm
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/Rn
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/EXRegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/MEMRegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/clk
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/memory/memory/address
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/memory/memory/write_data
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/memory/write_enable
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/DbIn
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/Db
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {520461390 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 163
configure wave -valuecolwidth 182
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {505953149 ps} {522055098 ps}
