URL: http://www.eecs.umich.edu/techreports/cse/1995/CSE-TR-236-95.ps.gz
Refering-URL: http://www.eecs.umich.edu/home/techreports/cse95.html
Root-URL: http://www.eecs.umich.edu
Phone: PHONE: 313-936-2917; FAX: 313-763-4617  
Title: Modeling Computation and Communication Performance of Parallel Scientific Applications: A Case Study of the IBM
Author: Eric L. Boyd, Gheith A. Abandah, HsienHsin Lee, and Edward S. Davidson provements. 
Note: -boyd, gabandah, linear, davidson-@eecs.umich.edu  
Address: 1301 Beal Avenue Ann Arbor, MI 48109-2122  
Affiliation: Advanced Computer Architecture Laboratory Department of Electrical Engineering and Computer Science University of Michigan  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> E. L. Boyd, E. S. Davidson. </author> <title> Hierarchical Performance Modeling with MACS: A Case Study of the Convex C-240, </title> <booktitle> Proceedings of the 20th International Symposium on Computer Architecture , May, </booktitle> <year> 1993, </year> <pages> pp. 203-212. </pages>
Reference: [2] <author> W. H. MangioneSmith, TP. Shih, S. G. Abraham, E. S. Davidson, </author> <title> Approaching a MachineApplication Bound in Delivered Performance on Scientific Code, </title> <booktitle> IEEE Proceedings , August, </booktitle> <year> 1993, </year> <pages> pp. 1166-1178. </pages>
Reference-contexts: The miss ratio is linear in the transition region <ref> [2] </ref>, and equals the product of and the miss ratio. The loopcarried dependence pseudounit, , models the performance of loops with a recurrence, i.e. a result of one itera tion depends on the corresponding result of a previous iteration.
Reference: [3] <author> W. H. MangioneSmith, S. G. Abraham, E. S. Davidson, </author> <title> A Performance Comparison of the IBM RS/6000 and the Astronautics ZS 1, </title> <note> Computer , January, </note> <year> 1991, </year> <pages> pp. 39-46. </pages>
Reference: [4] <author> P. H. Wang, </author> <title> Hierarchical Performance Modeling with Cache Effects: A Case Study of the DEC Alpha, </title> <institution> University of Michigan, </institution> <type> Technical Report, </type> <institution> CSE-TR-232-95, </institution> <month> March, </month> <year> 1995. </year>
Reference: [5] <author> W. Azeem. </author> <title> Modeling and Approaching the Deliverable Performance Capability of the KSR1 Processor, </title> <institution> University of Michigan, </institution> <type> Technical Report, </type> <institution> CSE-TR-164-93, </institution> <month> June, </month> <year> 1993. </year>
Reference: [6] <author> E. L. Boyd, W. Azeem, HH. Lee, TP. Shih, SH. Hung, E. S. Davidson. </author> <title> A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1, </title> <booktitle> Proceedings of the 1994 International Conference on Parallel Processing August, 1994, </booktitle> <volume> Vol. 3, </volume> <pages> pp. </pages> <month> 188-192. </month> <title> [7] Paragon XP/S Product Overview , Supercomputer Systems Division, </title> <publisher> Intel Corporation, </publisher> <address> Beaverton, OR, </address> <year> 1991. </year> <title> [8] Connection Machine CM5 Technical Summary , Thinking Machines Corporation, </title> <address> Cambridge, MA, </address> <month> November, </month> <year> 1992. </year>
Reference-contexts: Generator is a single pass forward-scanning tool which generates the parameters used in the m comp Number of Essential Accesses -= m cap 0 B C (cache region) B C DC ( ) A - C B C 1 D A + ( ) (transition region) (memory region) MAC Bound. <ref> [6] </ref> It reads a designated region of interest of the IBM POWER2 assembly code as its input and reports statistics for each loop. Reported statistics include the nesting relationship for each loop and respective values of '.
Reference: [9] <author> E. L. Boyd, J. D. Wellman, S. G. Abraham, E. S. Davidson. </author> <title> Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads, </title> <booktitle> Proceedings of the 1993 International Conference on Supercomputing , July, </booktitle> <year> 1993, </year> <pages> pp. 240-250. </pages>
Reference: [10] <author> E. L. Boyd, E. S. Davidson. </author> <title> Communication in the KSR1 MPP: Performance Evaluation Using Synthetic Workload Experiments, </title> <booktitle> Proceedings of the 1994 International Conference on Supercomputing , July, </booktitle> <year> 1994, </year> <pages> pp. </pages> <month> 166-175. </month> <title> [11] KSR1 Principles of Operation , Kendall Square Research Corporation, </title> <address> Waltham, MA, </address> <year> 1992. </year> <title> [12] KSR1 Technical Summary , Kendall Square Research Corporation, </title> <address> Waltham, MA, </address> <year> 1992. </year> <title> [13] Convex Exemplar Programming Guide , Convex Press, </title> <type> Richardson, </type> <institution> Texas, </institution> <year> 1994. </year> <title> [14] Cray T3D System Architecture Overview , Cray Research, </title> <institution> Inc., Chippewa Falls, WI, </institution> <month> September, </month> <year> 1993. </year>
Reference: [15] <author> S. W. White, S. Dhawan, POWER2: </author> <title> Next Generation of the RISC System/6000 Family, </title> <editor> D. J. Shippy, T. W. Griffith, POWER2 Fixedpoint, </editor> <title> Data Cache, and Storage Control Units, </title> <editor> T. N. Hicks, et al, POWER2 Floatingpoint Unit: Architecture and Implemen tation, J. I. Barreh, et al, </editor> <title> POWER2 Instruction Cache Unit, </title> <journal> IBM Journal of Research and Development , Vol. </journal> <volume> 38, No. 5, </volume> <month> September, </month> <year> 1994, </year> <pages> pp. 493-544. </pages>
Reference: [16] <author> C. B. Stunkel, et al, </author> <title> The SP1 HighPerformance Switch, </title> <booktitle> Proceedings of the Scalable High Performance Computing Conference May, </booktitle> <year> 1994, </year> <pages> pp. 150-157. </pages>
Reference: [17] <author> C. B. Stunkel, et al, </author> <title> The SP2 Communication Subsystem, </title> <publisher> &lt;URL:http://ibm.tc.cornell.edu/ibm/pps/doc/&gt;. </publisher>
Reference: [18] <editor> C. B. Stunkel, et al, </editor> <booktitle> Architecture and Implementation of Vulcan, Proceedings of the 8th International Parallel Processing Symposium , April, </booktitle> <year> 1994, </year> <pages> pp. 268-274. </pages>
Reference: [19] <author> F. H. McMahon, </author> <title> The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range, </title> <type> Technical Report UCRL-5375, </type> <institution> Lawrence Livermore National Laboratory, </institution> <month> December </month> <year> 1986. </year>
Reference-contexts: Both division and square root operations are weighted by a factor of four, as is commonly done for the Lawrence Livermore Fortran Kernels <ref> [19] </ref> and other benchmarks. The number of essential floatingpoint loads, l , equals the number of distinct values that appear on the right hand side (RHS) of a high level code statement before they appear on the left hand side (LHS) of a high level code statement.
Reference: [20] <author> R. Hockney, </author> <title> Performance Parameters and Benchmarking of Supercomputers, </title> <journal> Parallel Computing , Vol. </journal> <volume> 17, No. 10 & 11, Decem-ber, </volume> <year> 1991, </year> <pages> pp. 1111-1130. </pages>
Reference-contexts: One such estimation approach has been applied to a wide variety of parallel ma chines with good results. Simple calibration loops were developed to measure latency and bandwidth for internode communication. <ref> [20] </ref> Let be the asymptotic transfer rate of a communication interconnect in units of megabytes/second, message length in bytes, and is the (asymptotic) zero message length latency in microseconds. This suggests the following model of communication latency: As shown in Section 4.1, Equation (28) works well in characterizing pointtopoint communication.
Reference: [21] <author> E. H. Welbon, et al, </author> <title> The POWER2 Performance Monitor, </title> <journal> IBM Journal of Research and Development, </journal> <volume> Vol. 38, No. 5, </volume> <month> September </month> <year> 1994, </year> <pages> pp. 545-554. </pages>
Reference-contexts: The MAC bounds were calculated using the miss ratios calculated for the MA bound. (PLEASE NOTE: Although this can be used as a lower bound, for the final draft of the paper we will use the actual cache miss counts using the POWER2 Performance Monitor. <ref> [21] </ref>) An additional bound, MA_PC, is also shown since t dominates the MA and MAC bounds for all of the modeled routines and it is interesting to ex amine the bottlenecks masked by the memory component of the bound.
References-found: 15

