
*** Running vivado
    with args -log top_sd_rw.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_sd_rw.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_sd_rw.tcl -notrace
Command: synth_design -top top_sd_rw -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 408.820 ; gain = 104.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_sd_rw' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/top_sd_rw.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1' (1#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'data_gen' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:1]
	Parameter start_addr_sd bound to: 17000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-350] instance 'uut_ram0' of module 'blk_mem_gen_0' requires 8 connections, but only 7 given [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:81]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (4#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'VGA_disp2' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:1]
	Parameter ta bound to: 96 - type: integer 
	Parameter tb bound to: 48 - type: integer 
	Parameter tc bound to: 640 - type: integer 
	Parameter td bound to: 16 - type: integer 
	Parameter te bound to: 800 - type: integer 
	Parameter to bound to: 2 - type: integer 
	Parameter tp bound to: 33 - type: integer 
	Parameter tq bound to: 480 - type: integer 
	Parameter tr bound to: 10 - type: integer 
	Parameter ts bound to: 525 - type: integer 
	Parameter tm bound to: 320 - type: integer 
	Parameter tn bound to: 240 - type: integer 
WARNING: [Synth 8-567] referenced signal 'vga_data3_out' should be on the sensitivity list [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:45]
INFO: [Synth 8-256] done synthesizing module 'VGA_disp2' (5#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:153]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:210]
WARNING: [Synth 8-5788] Register p_cnt_reg in module data_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:69]
WARNING: [Synth 8-5788] Register wr_data_reg in module data_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:162]
WARNING: [Synth 8-5788] Register vga_data3_in_reg in module data_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:95]
INFO: [Synth 8-256] done synthesizing module 'data_gen' (6#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'sd_ctrl_top' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_ctrl_top.v:22]
INFO: [Synth 8-638] synthesizing module 'sd_init' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_init.v:1]
	Parameter CMD0 bound to: 48'b010000000000000000000000000000000000000010010101 
	Parameter CMD8 bound to: 48'b010010000000000000000000000000011010101010000111 
	Parameter CMD55 bound to: 48'b011101110000000000000000000000000000000011111111 
	Parameter ACMD41 bound to: 48'b011010010100000000000000000000000000000011111111 
	Parameter DIV_FREQ bound to: 200 - type: integer 
	Parameter POWER_ON_NUM bound to: 5000 - type: integer 
	Parameter OVER_TIME_NUM bound to: 25000 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_send_cmd0 bound to: 7'b0000010 
	Parameter st_wait_cmd0 bound to: 7'b0000100 
	Parameter st_send_cmd8 bound to: 7'b0001000 
	Parameter st_send_cmd55 bound to: 7'b0010000 
	Parameter st_send_acmd41 bound to: 7'b0100000 
	Parameter st_init_done bound to: 7'b1000000 
INFO: [Synth 8-256] done synthesizing module 'sd_init' (7#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_init.v:1]
INFO: [Synth 8-638] synthesizing module 'sd_write' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:22]
	Parameter HEAD_BYTE bound to: 8'b11111110 
WARNING: [Synth 8-6014] Unused sequential element res_data_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:84]
INFO: [Synth 8-256] done synthesizing module 'sd_write' (8#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:22]
INFO: [Synth 8-638] synthesizing module 'sd_read' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:1]
WARNING: [Synth 8-6014] Unused sequential element res_data_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:63]
INFO: [Synth 8-256] done synthesizing module 'sd_read' (9#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:1]
INFO: [Synth 8-256] done synthesizing module 'sd_ctrl_top' (10#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_ctrl_top.v:22]
INFO: [Synth 8-256] done synthesizing module 'top_sd_rw' (11#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/top_sd_rw.v:1]
WARNING: [Synth 8-3331] design data_gen has unconnected port led[6]
WARNING: [Synth 8-3331] design data_gen has unconnected port clk_ref
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[11]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[6]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[5]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[0]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 461.750 ; gain = 157.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 461.750 ; gain = 157.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp4/blk_mem_gen_0_in_context.xdc] for cell 'u_data_gen/uut_ram0'
Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp4/blk_mem_gen_0_in_context.xdc] for cell 'u_data_gen/uut_ram0'
Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp5/blk_mem_gen_1_in_context.xdc] for cell 'u_data_gen/uut_ram1'
Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp5/blk_mem_gen_1_in_context.xdc] for cell 'u_data_gen/uut_ram1'
Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp6/clk_wiz_1_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp6/clk_wiz_1_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp7/clk_wiz_0_in_context.xdc] for cell 'u_data_gen/clk_wiz01'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp7/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp7/clk_wiz_0_in_context.xdc] for cell 'u_data_gen/clk_wiz01'
Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'rxd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'rxd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'bit_code[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'bit_code[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'bit_code[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'bit_code[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'bit_code[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'bit_code[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'bit_code[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'bit_code[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'bit_code[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'bit_code[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'bit_code[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'bit_code[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:145]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_sd_rw_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_sd_rw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_sd_rw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 802.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 802.621 ; gain = 497.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 802.621 ; gain = 497.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp7/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/.Xil/Vivado-10968-DESKTOP-FKSGOEO/dcp7/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_data_gen/clk_wiz01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_data_gen/uut_ram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_data_gen/uut_ram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 802.621 ; gain = 497.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_start_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_start_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:69]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'sd_init'
INFO: [Synth 8-5546] ROM "div_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "over_time_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "over_time_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element res_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_init.v:98]
WARNING: [Synth 8-6014] Unused sequential element over_time_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_init.v:205]
INFO: [Synth 8-5546] ROM "res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_ctrl_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_ctrl_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_ctrl_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_t" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "detect_done_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "detect_done_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element res_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:86]
WARNING: [Synth 8-6014] Unused sequential element cmd_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:128]
INFO: [Synth 8-5546] ROM "res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_data_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_mosi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element res_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:65]
WARNING: [Synth 8-6014] Unused sequential element rx_data_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:97]
WARNING: [Synth 8-6014] Unused sequential element cmd_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'vgaRed_reg' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'vga_addr3_disp_reg' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 802.621 ; gain = 497.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 9     
	   4 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
	   4 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_disp2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 9     
	   4 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 11    
Module sd_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 6     
Module sd_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module sd_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 9     
Module sd_ctrl_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'VGA_disp21/x_counter_reg[10:0]' into 'VGA_disp21/x_counter_reg[10:0]' [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:23]
WARNING: [Synth 8-6014] Unused sequential element VGA_disp21/x_counter_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/VGA_disp2.v:23]
INFO: [Synth 8-5546] ROM "VGA_disp21/y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_start_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_start_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/data_gen.v:69]
DSP Report: Generating DSP VGA_disp21/vga_addr3_disp2, operation Mode is: A*(B:0x140).
DSP Report: operator VGA_disp21/vga_addr3_disp2 is absorbed into DSP VGA_disp21/vga_addr3_disp2.
DSP Report: Generating DSP VGA_disp21/vga_addr3_disp0, operation Mode is: PCIN+(A:0x0):B2+(C:0xfffffffffe31).
DSP Report: register VGA_disp21/x_counter_reg is absorbed into DSP VGA_disp21/vga_addr3_disp0.
DSP Report: operator VGA_disp21/vga_addr3_disp0 is absorbed into DSP VGA_disp21/vga_addr3_disp0.
DSP Report: Generating DSP wr_sec_addr0, operation Mode is: (C:0x4268)+A*(B:0x136).
DSP Report: operator wr_sec_addr0 is absorbed into DSP wr_sec_addr0.
DSP Report: operator wr_sec_addr1 is absorbed into DSP wr_sec_addr0.
INFO: [Synth 8-5546] ROM "u_sd_init/div_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_init/over_time_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_init/over_time_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_init/sd_init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_write/detect_done_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_write/wr_ctrl_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_read/rx_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u_sd_init/res_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_init.v:98]
WARNING: [Synth 8-6014] Unused sequential element u_sd_init/over_time_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_init.v:205]
WARNING: [Synth 8-6014] Unused sequential element u_sd_write/res_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:86]
WARNING: [Synth 8-6014] Unused sequential element u_sd_write/cmd_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_write.v:128]
WARNING: [Synth 8-6014] Unused sequential element u_sd_read/rx_data_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:97]
WARNING: [Synth 8-6014] Unused sequential element u_sd_read/res_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:65]
WARNING: [Synth 8-6014] Unused sequential element u_sd_read/cmd_bit_cnt_reg was removed.  [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/sd_read.v:150]
WARNING: [Synth 8-3331] design data_gen has unconnected port led[6]
WARNING: [Synth 8-3331] design data_gen has unconnected port clk_ref
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[11]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[6]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[5]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[0]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port led[6]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[1]
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[47]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[46]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[45]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[44]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[43]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[42]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[41]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_sd_ctrl_top/u_sd_write/cmd_wr_reg[40] )
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[7]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[6]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[5]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[4]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[3]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[2]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[1]' (FDCE) to 'u_sd_ctrl_top/u_sd_write/cmd_wr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[47]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[46]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[45]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[44]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[43]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[42]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[41]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_sd_ctrl_top/u_sd_read/cmd_rd_reg[41] )
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[40]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[7]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[6]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[5]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[4]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[3]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[2]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[1]' (FDCE) to 'u_sd_ctrl_top/u_sd_read/cmd_rd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_sd_ctrl_top/u_sd_init/cur_state_reg[7] )
WARNING: [Synth 8-3332] Sequential element (u_data_gen/VGA_disp21/vgaRed_reg[3]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_data_gen/VGA_disp21/vgaRed_reg[2]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_data_gen/VGA_disp21/vgaRed_reg[1]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_data_gen/VGA_disp21/vgaRed_reg[0]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_init/cur_state_reg[7]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_write/cmd_wr_reg[40]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_read/cmd_rd_reg[41]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_write/data_cnt_reg[8]) is unused and will be removed from module top_sd_rw.
WARNING: [Synth 8-3332] Sequential element (u_sd_ctrl_top/u_sd_write/wr_data_t_reg[15]) is unused and will be removed from module top_sd_rw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 802.621 ; gain = 497.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGA_disp2   | A*(B:0x140)                        | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data_gen    | PCIN+(A:0x0):B2+(C:0xfffffffffe31) | 30     | 11     | 10     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|data_gen    | (C:0x4268)+A*(B:0x136)             | 11     | 9      | 15     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out2' to pin 'clk_wiz/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_data_gen/clk_wiz01/clk_out1' to pin 'u_data_gen/clk_wiz01/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 855.223 ; gain = 550.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 897.566 ; gain = 592.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_sd_rw   | u_sd_ctrl_top/u_sd_init/res_data_reg[40] | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_sd_rw   | u_sd_ctrl_top/u_sd_init/res_data_reg[16] | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |clk_wiz_0     |         1|
|3     |blk_mem_gen_0 |         1|
|4     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |clk_wiz_0     |     1|
|4     |clk_wiz_1     |     1|
|5     |BUFG          |     1|
|6     |CARRY4        |    48|
|7     |DSP48E1       |     1|
|8     |DSP48E1_1     |     1|
|9     |DSP48E1_3     |     1|
|10    |LUT1          |    32|
|11    |LUT2          |   152|
|12    |LUT3          |    99|
|13    |LUT4          |    68|
|14    |LUT5          |    86|
|15    |LUT6          |   163|
|16    |MUXF7         |     3|
|17    |SRL16E        |     1|
|18    |SRLC32E       |     1|
|19    |FDCE          |   426|
|20    |FDPE          |     7|
|21    |FDRE          |    55|
|22    |LD            |    17|
|23    |IBUF          |     2|
|24    |OBUF          |    28|
|25    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |  1218|
|2     |  u_data_gen    |data_gen    |   571|
|3     |    VGA_disp21  |VGA_disp2   |   100|
|4     |  u_sd_ctrl_top |sd_ctrl_top |   611|
|5     |    u_sd_init   |sd_init     |   226|
|6     |    u_sd_read   |sd_read     |   200|
|7     |    u_sd_write  |sd_write    |   185|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 906.590 ; gain = 601.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 906.590 ; gain = 260.988
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 906.590 ; gain = 601.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 906.590 ; gain = 613.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/top_sd_rw.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_sd_rw_utilization_synth.rpt -pb top_sd_rw_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 906.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 19:25:27 2019...
