// Seed: 936307798
module module_0 (
    output logic id_0,
    output wire  id_1,
    output wire  id_2
);
  assign id_1 = -1;
  assign id_0 = id_4;
  final @(posedge id_4 or id_4 or posedge id_4) #1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    input logic id_5,
    output uwire id_6,
    output wand id_7,
    output tri0 id_8,
    output wand id_9,
    output logic id_10,
    output tri1 id_11,
    input wire id_12,
    inout supply0 id_13,
    input wor id_14,
    input tri id_15,
    input tri0 id_16,
    input tri id_17,
    input supply1 id_18,
    output uwire id_19,
    input tri0 id_20,
    input wor id_21,
    output tri1 id_22,
    output tri0 id_23,
    input logic id_24
);
  assign id_1 = id_13;
  reg id_26, id_27;
  always $display;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_6
  );
  assign modCall_1.type_5 = 0;
  id_28(
      -1
  );
  localparam id_29 = -1;
  wire id_30;
  tri0 id_31 = id_12 * -1;
  always
  fork
    @(id_5) if (id_29) id_26 = 1;
    if (1)
      if (id_13 + id_13) this = 1'd0;
      else $display(id_24 - -1'b0);
    begin : LABEL_0
      @(id_29 or posedge -1 or negedge 1'h0)
      if (1);
      else id_26 <= -1'b0;
      if (id_21) id_29 <= 1;
      else begin : LABEL_0
        id_2 = id_14;
      end
      `define pp_32 0
      id_10 <= id_24;
    end
  join
  assign id_2 = 1'b0;
endmodule
