
TestDistance5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008610  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080087e0  080087e0  000187e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008970  08008970  000201b4  2**0
                  CONTENTS
  4 .ARM          00000008  08008970  08008970  00018970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008978  08008978  000201b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008978  08008978  00018978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800897c  0800897c  0001897c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008980  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000074  080089f4  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000114  08008a94  00020114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000904  200001b4  08008b34  000201b4  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000ab8  08008b34  00020ab8  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 15 .debug_info   0001764e  00000000  00000000  00020227  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002d2a  00000000  00000000  00037875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000013b8  00000000  00000000  0003a5a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000f64  00000000  00000000  0003b958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00028aa4  00000000  00000000  0003c8bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00017327  00000000  00000000  00065360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000fada5  00000000  00000000  0007c687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00005d60  00000000  00000000  0017742c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000067  00000000  00000000  0017d18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001b4 	.word	0x200001b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080087c8 	.word	0x080087c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001b8 	.word	0x200001b8
 800020c:	080087c8 	.word	0x080087c8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa0:	f000 b970 	b.w	8000d84 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9e08      	ldr	r6, [sp, #32]
 8000ac2:	460d      	mov	r5, r1
 8000ac4:	4604      	mov	r4, r0
 8000ac6:	460f      	mov	r7, r1
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d14a      	bne.n	8000b62 <__udivmoddi4+0xa6>
 8000acc:	428a      	cmp	r2, r1
 8000ace:	4694      	mov	ip, r2
 8000ad0:	d965      	bls.n	8000b9e <__udivmoddi4+0xe2>
 8000ad2:	fab2 f382 	clz	r3, r2
 8000ad6:	b143      	cbz	r3, 8000aea <__udivmoddi4+0x2e>
 8000ad8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000adc:	f1c3 0220 	rsb	r2, r3, #32
 8000ae0:	409f      	lsls	r7, r3
 8000ae2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ae6:	4317      	orrs	r7, r2
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000aee:	fa1f f58c 	uxth.w	r5, ip
 8000af2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000af6:	0c22      	lsrs	r2, r4, #16
 8000af8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000afc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b00:	fb01 f005 	mul.w	r0, r1, r5
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x62>
 8000b08:	eb1c 0202 	adds.w	r2, ip, r2
 8000b0c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b10:	f080 811c 	bcs.w	8000d4c <__udivmoddi4+0x290>
 8000b14:	4290      	cmp	r0, r2
 8000b16:	f240 8119 	bls.w	8000d4c <__udivmoddi4+0x290>
 8000b1a:	3902      	subs	r1, #2
 8000b1c:	4462      	add	r2, ip
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	b2a4      	uxth	r4, r4
 8000b22:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b26:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b2a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b2e:	fb00 f505 	mul.w	r5, r0, r5
 8000b32:	42a5      	cmp	r5, r4
 8000b34:	d90a      	bls.n	8000b4c <__udivmoddi4+0x90>
 8000b36:	eb1c 0404 	adds.w	r4, ip, r4
 8000b3a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3e:	f080 8107 	bcs.w	8000d50 <__udivmoddi4+0x294>
 8000b42:	42a5      	cmp	r5, r4
 8000b44:	f240 8104 	bls.w	8000d50 <__udivmoddi4+0x294>
 8000b48:	4464      	add	r4, ip
 8000b4a:	3802      	subs	r0, #2
 8000b4c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b50:	1b64      	subs	r4, r4, r5
 8000b52:	2100      	movs	r1, #0
 8000b54:	b11e      	cbz	r6, 8000b5e <__udivmoddi4+0xa2>
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	2300      	movs	r3, #0
 8000b5a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d908      	bls.n	8000b78 <__udivmoddi4+0xbc>
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	f000 80ed 	beq.w	8000d46 <__udivmoddi4+0x28a>
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b72:	4608      	mov	r0, r1
 8000b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b78:	fab3 f183 	clz	r1, r3
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	d149      	bne.n	8000c14 <__udivmoddi4+0x158>
 8000b80:	42ab      	cmp	r3, r5
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xce>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80f8 	bhi.w	8000d7a <__udivmoddi4+0x2be>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	4617      	mov	r7, r2
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d0e2      	beq.n	8000b5e <__udivmoddi4+0xa2>
 8000b98:	e9c6 4700 	strd	r4, r7, [r6]
 8000b9c:	e7df      	b.n	8000b5e <__udivmoddi4+0xa2>
 8000b9e:	b902      	cbnz	r2, 8000ba2 <__udivmoddi4+0xe6>
 8000ba0:	deff      	udf	#255	; 0xff
 8000ba2:	fab2 f382 	clz	r3, r2
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f040 8090 	bne.w	8000ccc <__udivmoddi4+0x210>
 8000bac:	1a8a      	subs	r2, r1, r2
 8000bae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bb2:	fa1f fe8c 	uxth.w	lr, ip
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bbc:	fb07 2015 	mls	r0, r7, r5, r2
 8000bc0:	0c22      	lsrs	r2, r4, #16
 8000bc2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bc6:	fb0e f005 	mul.w	r0, lr, r5
 8000bca:	4290      	cmp	r0, r2
 8000bcc:	d908      	bls.n	8000be0 <__udivmoddi4+0x124>
 8000bce:	eb1c 0202 	adds.w	r2, ip, r2
 8000bd2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x122>
 8000bd8:	4290      	cmp	r0, r2
 8000bda:	f200 80cb 	bhi.w	8000d74 <__udivmoddi4+0x2b8>
 8000bde:	4645      	mov	r5, r8
 8000be0:	1a12      	subs	r2, r2, r0
 8000be2:	b2a4      	uxth	r4, r4
 8000be4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000be8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bec:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bf0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bf4:	45a6      	cmp	lr, r4
 8000bf6:	d908      	bls.n	8000c0a <__udivmoddi4+0x14e>
 8000bf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bfc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c00:	d202      	bcs.n	8000c08 <__udivmoddi4+0x14c>
 8000c02:	45a6      	cmp	lr, r4
 8000c04:	f200 80bb 	bhi.w	8000d7e <__udivmoddi4+0x2c2>
 8000c08:	4610      	mov	r0, r2
 8000c0a:	eba4 040e 	sub.w	r4, r4, lr
 8000c0e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c12:	e79f      	b.n	8000b54 <__udivmoddi4+0x98>
 8000c14:	f1c1 0720 	rsb	r7, r1, #32
 8000c18:	408b      	lsls	r3, r1
 8000c1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c22:	fa05 f401 	lsl.w	r4, r5, r1
 8000c26:	fa20 f307 	lsr.w	r3, r0, r7
 8000c2a:	40fd      	lsrs	r5, r7
 8000c2c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c30:	4323      	orrs	r3, r4
 8000c32:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c36:	fa1f fe8c 	uxth.w	lr, ip
 8000c3a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c3e:	0c1c      	lsrs	r4, r3, #16
 8000c40:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c44:	fb08 f50e 	mul.w	r5, r8, lr
 8000c48:	42a5      	cmp	r5, r4
 8000c4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c52:	d90b      	bls.n	8000c6c <__udivmoddi4+0x1b0>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c5c:	f080 8088 	bcs.w	8000d70 <__udivmoddi4+0x2b4>
 8000c60:	42a5      	cmp	r5, r4
 8000c62:	f240 8085 	bls.w	8000d70 <__udivmoddi4+0x2b4>
 8000c66:	f1a8 0802 	sub.w	r8, r8, #2
 8000c6a:	4464      	add	r4, ip
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	b29d      	uxth	r5, r3
 8000c70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c74:	fb09 4413 	mls	r4, r9, r3, r4
 8000c78:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c7c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	d908      	bls.n	8000c96 <__udivmoddi4+0x1da>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c8c:	d26c      	bcs.n	8000d68 <__udivmoddi4+0x2ac>
 8000c8e:	45a6      	cmp	lr, r4
 8000c90:	d96a      	bls.n	8000d68 <__udivmoddi4+0x2ac>
 8000c92:	3b02      	subs	r3, #2
 8000c94:	4464      	add	r4, ip
 8000c96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c9e:	eba4 040e 	sub.w	r4, r4, lr
 8000ca2:	42ac      	cmp	r4, r5
 8000ca4:	46c8      	mov	r8, r9
 8000ca6:	46ae      	mov	lr, r5
 8000ca8:	d356      	bcc.n	8000d58 <__udivmoddi4+0x29c>
 8000caa:	d053      	beq.n	8000d54 <__udivmoddi4+0x298>
 8000cac:	b156      	cbz	r6, 8000cc4 <__udivmoddi4+0x208>
 8000cae:	ebb0 0208 	subs.w	r2, r0, r8
 8000cb2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cb6:	fa04 f707 	lsl.w	r7, r4, r7
 8000cba:	40ca      	lsrs	r2, r1
 8000cbc:	40cc      	lsrs	r4, r1
 8000cbe:	4317      	orrs	r7, r2
 8000cc0:	e9c6 7400 	strd	r7, r4, [r6]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ccc:	f1c3 0120 	rsb	r1, r3, #32
 8000cd0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cd8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cdc:	409d      	lsls	r5, r3
 8000cde:	432a      	orrs	r2, r5
 8000ce0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce4:	fa1f fe8c 	uxth.w	lr, ip
 8000ce8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cec:	fb07 1510 	mls	r5, r7, r0, r1
 8000cf0:	0c11      	lsrs	r1, r2, #16
 8000cf2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cf6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cfa:	428d      	cmp	r5, r1
 8000cfc:	fa04 f403 	lsl.w	r4, r4, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x258>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d0a:	d22f      	bcs.n	8000d6c <__udivmoddi4+0x2b0>
 8000d0c:	428d      	cmp	r5, r1
 8000d0e:	d92d      	bls.n	8000d6c <__udivmoddi4+0x2b0>
 8000d10:	3802      	subs	r0, #2
 8000d12:	4461      	add	r1, ip
 8000d14:	1b49      	subs	r1, r1, r5
 8000d16:	b292      	uxth	r2, r2
 8000d18:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d1c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d24:	fb05 f10e 	mul.w	r1, r5, lr
 8000d28:	4291      	cmp	r1, r2
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x282>
 8000d2c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d30:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d34:	d216      	bcs.n	8000d64 <__udivmoddi4+0x2a8>
 8000d36:	4291      	cmp	r1, r2
 8000d38:	d914      	bls.n	8000d64 <__udivmoddi4+0x2a8>
 8000d3a:	3d02      	subs	r5, #2
 8000d3c:	4462      	add	r2, ip
 8000d3e:	1a52      	subs	r2, r2, r1
 8000d40:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d44:	e738      	b.n	8000bb8 <__udivmoddi4+0xfc>
 8000d46:	4631      	mov	r1, r6
 8000d48:	4630      	mov	r0, r6
 8000d4a:	e708      	b.n	8000b5e <__udivmoddi4+0xa2>
 8000d4c:	4639      	mov	r1, r7
 8000d4e:	e6e6      	b.n	8000b1e <__udivmoddi4+0x62>
 8000d50:	4610      	mov	r0, r2
 8000d52:	e6fb      	b.n	8000b4c <__udivmoddi4+0x90>
 8000d54:	4548      	cmp	r0, r9
 8000d56:	d2a9      	bcs.n	8000cac <__udivmoddi4+0x1f0>
 8000d58:	ebb9 0802 	subs.w	r8, r9, r2
 8000d5c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d60:	3b01      	subs	r3, #1
 8000d62:	e7a3      	b.n	8000cac <__udivmoddi4+0x1f0>
 8000d64:	4645      	mov	r5, r8
 8000d66:	e7ea      	b.n	8000d3e <__udivmoddi4+0x282>
 8000d68:	462b      	mov	r3, r5
 8000d6a:	e794      	b.n	8000c96 <__udivmoddi4+0x1da>
 8000d6c:	4640      	mov	r0, r8
 8000d6e:	e7d1      	b.n	8000d14 <__udivmoddi4+0x258>
 8000d70:	46d0      	mov	r8, sl
 8000d72:	e77b      	b.n	8000c6c <__udivmoddi4+0x1b0>
 8000d74:	3d02      	subs	r5, #2
 8000d76:	4462      	add	r2, ip
 8000d78:	e732      	b.n	8000be0 <__udivmoddi4+0x124>
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e70a      	b.n	8000b94 <__udivmoddi4+0xd8>
 8000d7e:	4464      	add	r4, ip
 8000d80:	3802      	subs	r0, #2
 8000d82:	e742      	b.n	8000c0a <__udivmoddi4+0x14e>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <HAL_TIM_IC_CaptureCallback>:

#define TRIG_PIN GPIO_PIN_13
#define TRIG_PORT GPIOF

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	7f1b      	ldrb	r3, [r3, #28]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	f040 8083 	bne.w	8000ea0 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0)
 8000d9a:	4b45      	ldr	r3, [pc, #276]	; (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d11a      	bne.n	8000dd8 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000da2:	2100      	movs	r1, #0
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f004 f985 	bl	80050b4 <HAL_TIM_ReadCapturedValue>
 8000daa:	4603      	mov	r3, r0
 8000dac:	4a41      	ldr	r2, [pc, #260]	; (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000dae:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;
 8000db0:	4b3f      	ldr	r3, [pc, #252]	; (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	6a1a      	ldr	r2, [r3, #32]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f022 020a 	bic.w	r2, r2, #10
 8000dc4:	621a      	str	r2, [r3, #32]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6a1a      	ldr	r2, [r3, #32]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f042 0202 	orr.w	r2, r2, #2
 8000dd4:	621a      	str	r2, [r3, #32]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8000dd6:	e063      	b.n	8000ea0 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)
 8000dd8:	4b35      	ldr	r3, [pc, #212]	; (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d15f      	bne.n	8000ea0 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000de0:	2100      	movs	r1, #0
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f004 f966 	bl	80050b4 <HAL_TIM_ReadCapturedValue>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a33      	ldr	r2, [pc, #204]	; (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000dec:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8000df6:	4b30      	ldr	r3, [pc, #192]	; (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	4b2e      	ldr	r3, [pc, #184]	; (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d907      	bls.n	8000e12 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8000e02:	4b2d      	ldr	r3, [pc, #180]	; (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b2b      	ldr	r3, [pc, #172]	; (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	4a2b      	ldr	r2, [pc, #172]	; (8000ebc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	e00f      	b.n	8000e32 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8000e12:	4b28      	ldr	r3, [pc, #160]	; (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	4b28      	ldr	r3, [pc, #160]	; (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d909      	bls.n	8000e32 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000e1e:	4b26      	ldr	r3, [pc, #152]	; (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	4b24      	ldr	r3, [pc, #144]	; (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	1ad2      	subs	r2, r2, r3
 8000e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e2c:	4413      	add	r3, r2
 8000e2e:	4a23      	ldr	r2, [pc, #140]	; (8000ebc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e30:	6013      	str	r3, [r2, #0]
			Distance = Difference * 0.034/2;
 8000e32:	4b22      	ldr	r3, [pc, #136]	; (8000ebc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fb7c 	bl	8000534 <__aeabi_ui2d>
 8000e3c:	a31a      	add	r3, pc, #104	; (adr r3, 8000ea8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e42:	f7ff fbf1 	bl	8000628 <__aeabi_dmul>
 8000e46:	4602      	mov	r2, r0
 8000e48:	460b      	mov	r3, r1
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e56:	f7ff fd11 	bl	800087c <__aeabi_ddiv>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	4610      	mov	r0, r2
 8000e60:	4619      	mov	r1, r3
 8000e62:	f7ff fdf3 	bl	8000a4c <__aeabi_d2uiz>
 8000e66:	4603      	mov	r3, r0
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b15      	ldr	r3, [pc, #84]	; (8000ec0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000e6c:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0;
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	6a1a      	ldr	r2, [r3, #32]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f022 020a 	bic.w	r2, r2, #10
 8000e82:	621a      	str	r2, [r3, #32]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6a12      	ldr	r2, [r2, #32]
 8000e8e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	68da      	ldr	r2, [r3, #12]
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f022 0202 	bic.w	r2, r2, #2
 8000e9e:	60da      	str	r2, [r3, #12]
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	b020c49c 	.word	0xb020c49c
 8000eac:	3fa16872 	.word	0x3fa16872
 8000eb0:	20000938 	.word	0x20000938
 8000eb4:	2000092c 	.word	0x2000092c
 8000eb8:	20000930 	.word	0x20000930
 8000ebc:	20000934 	.word	0x20000934
 8000ec0:	20000939 	.word	0x20000939
 8000ec4:	200002b8 	.word	0x200002b8

08000ec8 <delay>:

void delay(uint8_t time){
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 8000ed2:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <delay+0x30>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < time);
 8000eda:	bf00      	nop
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <delay+0x30>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d3f9      	bcc.n	8000edc <delay+0x14>
}
 8000ee8:	bf00      	nop
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200002b8 	.word	0x200002b8

08000efc <HCSR04_Read>:

void HCSR04_Read (void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f06:	480b      	ldr	r0, [pc, #44]	; (8000f34 <HCSR04_Read+0x38>)
 8000f08:	f001 ff3a 	bl	8002d80 <HAL_GPIO_WritePin>
	delay(10);
 8000f0c:	200a      	movs	r0, #10
 8000f0e:	f7ff ffdb 	bl	8000ec8 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f18:	4806      	ldr	r0, [pc, #24]	; (8000f34 <HCSR04_Read+0x38>)
 8000f1a:	f001 ff31 	bl	8002d80 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <HCSR04_Read+0x3c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	68da      	ldr	r2, [r3, #12]
 8000f24:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <HCSR04_Read+0x3c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f042 0202 	orr.w	r2, r2, #2
 8000f2c:	60da      	str	r2, [r3, #12]
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40021400 	.word	0x40021400
 8000f38:	200002b8 	.word	0x200002b8

08000f3c <__io_putchar>:

int __io_putchar(int ch)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b0a      	cmp	r3, #10
 8000f48:	d102      	bne.n	8000f50 <__io_putchar+0x14>
    __io_putchar('\r');
 8000f4a:	200d      	movs	r0, #13
 8000f4c:	f7ff fff6 	bl	8000f3c <__io_putchar>
  }

  HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000f50:	1d39      	adds	r1, r7, #4
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	2201      	movs	r2, #1
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <__io_putchar+0x2c>)
 8000f5a:	f004 feef 	bl	8005d3c <HAL_UART_Transmit>

  return 1;
 8000f5e:	2301      	movs	r3, #1
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	2000039c 	.word	0x2000039c

08000f6c <HAL_UART_RxCpltCallback>:

uint8_t tx_buffer[32];


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	if(huart == &huart3)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a16      	ldr	r2, [pc, #88]	; (8000fd0 <HAL_UART_RxCpltCallback+0x64>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d125      	bne.n	8000fc8 <HAL_UART_RxCpltCallback+0x5c>
	{
		p1 = 300;
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <HAL_UART_RxCpltCallback+0x68>)
 8000f7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f82:	601a      	str	r2, [r3, #0]
		p2 = 300;
 8000f84:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <HAL_UART_RxCpltCallback+0x6c>)
 8000f86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f8a:	601a      	str	r2, [r3, #0]

		int Target = strtol((char*)&tx_buffer[1], 0, 10);
 8000f8c:	220a      	movs	r2, #10
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4812      	ldr	r0, [pc, #72]	; (8000fdc <HAL_UART_RxCpltCallback+0x70>)
 8000f92:	f006 fcd7 	bl	8007944 <strtol>
 8000f96:	60f8      	str	r0, [r7, #12]

		if(tx_buffer[0] == '0' )
 8000f98:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <HAL_UART_RxCpltCallback+0x74>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b30      	cmp	r3, #48	; 0x30
 8000f9e:	d104      	bne.n	8000faa <HAL_UART_RxCpltCallback+0x3e>
			Target_value = Target;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <HAL_UART_RxCpltCallback+0x78>)
 8000fa6:	701a      	strb	r2, [r3, #0]
 8000fa8:	e009      	b.n	8000fbe <HAL_UART_RxCpltCallback+0x52>
		else if(tx_buffer[0] == '1')
 8000faa:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <HAL_UART_RxCpltCallback+0x74>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b31      	cmp	r3, #49	; 0x31
 8000fb0:	d105      	bne.n	8000fbe <HAL_UART_RxCpltCallback+0x52>
			Target_value = Target + 10;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	330a      	adds	r3, #10
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <HAL_UART_RxCpltCallback+0x78>)
 8000fbc:	701a      	strb	r2, [r3, #0]


		HAL_UART_Receive_IT(&huart3, tx_buffer, 2);
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	4907      	ldr	r1, [pc, #28]	; (8000fe0 <HAL_UART_RxCpltCallback+0x74>)
 8000fc2:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <HAL_UART_RxCpltCallback+0x64>)
 8000fc4:	f004 ff3d 	bl	8005e42 <HAL_UART_Receive_IT>
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	2000039c 	.word	0x2000039c
 8000fd4:	20000004 	.word	0x20000004
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	2000093d 	.word	0x2000093d
 8000fe0:	2000093c 	.word	0x2000093c
 8000fe4:	20000000 	.word	0x20000000

08000fe8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  if (htim->Instance == htim4.Instance)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	4b04      	ldr	r3, [pc, #16]	; (8001008 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d101      	bne.n	8001000 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
	  HCSR04_Read();
 8000ffc:	f7ff ff7e 	bl	8000efc <HCSR04_Read>
  }
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000350 	.word	0x20000350

0800100c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001010:	f000 ffbf 	bl	8001f92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001014:	f000 f8d6 	bl	80011c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001018:	f000 fb12 	bl	8001640 <MX_GPIO_Init>
  MX_ETH_Init();
 800101c:	f000 f93a 	bl	8001294 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001020:	f000 fab0 	bl	8001584 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001024:	f000 fade 	bl	80015e4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8001028:	f000 f982 	bl	8001330 <MX_TIM1_Init>
  MX_TIM3_Init();
 800102c:	f000 f9da 	bl	80013e4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001030:	f000 fa5a 	bl	80014e8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001034:	2100      	movs	r1, #0
 8001036:	4854      	ldr	r0, [pc, #336]	; (8001188 <main+0x17c>)
 8001038:	f003 fb52 	bl	80046e0 <HAL_TIM_IC_Start_IT>
  HAL_UART_Receive_IT(&huart3, tx_buffer, 2);
 800103c:	2202      	movs	r2, #2
 800103e:	4953      	ldr	r1, [pc, #332]	; (800118c <main+0x180>)
 8001040:	4853      	ldr	r0, [pc, #332]	; (8001190 <main+0x184>)
 8001042:	f004 fefe 	bl	8005e42 <HAL_UART_Receive_IT>

  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8001046:	2100      	movs	r1, #0
 8001048:	4852      	ldr	r0, [pc, #328]	; (8001194 <main+0x188>)
 800104a:	f003 f9f7 	bl	800443c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800104e:	2104      	movs	r1, #4
 8001050:	4850      	ldr	r0, [pc, #320]	; (8001194 <main+0x188>)
 8001052:	f003 f9f3 	bl	800443c <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim4);
 8001056:	4850      	ldr	r0, [pc, #320]	; (8001198 <main+0x18c>)
 8001058:	f003 f916 	bl	8004288 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(p1>1800){
 800105c:	4b4f      	ldr	r3, [pc, #316]	; (800119c <main+0x190>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001064:	dd03      	ble.n	800106e <main+0x62>
		  p1= 1800;
 8001066:	4b4d      	ldr	r3, [pc, #308]	; (800119c <main+0x190>)
 8001068:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800106c:	601a      	str	r2, [r3, #0]
	  }

	  if(p2>1800){
 800106e:	4b4c      	ldr	r3, [pc, #304]	; (80011a0 <main+0x194>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001076:	dd03      	ble.n	8001080 <main+0x74>
		  p2= 1800;
 8001078:	4b49      	ldr	r3, [pc, #292]	; (80011a0 <main+0x194>)
 800107a:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800107e:	601a      	str	r2, [r3, #0]
	  }

	  if(p1<300){
 8001080:	4b46      	ldr	r3, [pc, #280]	; (800119c <main+0x190>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001088:	da03      	bge.n	8001092 <main+0x86>
		  p1 = 300;
 800108a:	4b44      	ldr	r3, [pc, #272]	; (800119c <main+0x190>)
 800108c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001090:	601a      	str	r2, [r3, #0]
	  }

	  if(p2<300){
 8001092:	4b43      	ldr	r3, [pc, #268]	; (80011a0 <main+0x194>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800109a:	da03      	bge.n	80010a4 <main+0x98>
		  p2 = 300;
 800109c:	4b40      	ldr	r3, [pc, #256]	; (80011a0 <main+0x194>)
 800109e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80010a2:	601a      	str	r2, [r3, #0]
	  }

	  printf("Current distance = %u\n", Distance);
 80010a4:	4b3f      	ldr	r3, [pc, #252]	; (80011a4 <main+0x198>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	483f      	ldr	r0, [pc, #252]	; (80011a8 <main+0x19c>)
 80010ac:	f006 fd16 	bl	8007adc <iprintf>
	  printf("Target value: = %u\n", Target_value);
 80010b0:	4b3e      	ldr	r3, [pc, #248]	; (80011ac <main+0x1a0>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	483e      	ldr	r0, [pc, #248]	; (80011b0 <main+0x1a4>)
 80010b8:	f006 fd10 	bl	8007adc <iprintf>
	  printf("p1 = %u\n", p1);
 80010bc:	4b37      	ldr	r3, [pc, #220]	; (800119c <main+0x190>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4619      	mov	r1, r3
 80010c2:	483c      	ldr	r0, [pc, #240]	; (80011b4 <main+0x1a8>)
 80010c4:	f006 fd0a 	bl	8007adc <iprintf>
	  printf("p2 = %u\n", p2);
 80010c8:	4b35      	ldr	r3, [pc, #212]	; (80011a0 <main+0x194>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4619      	mov	r1, r3
 80010ce:	483a      	ldr	r0, [pc, #232]	; (80011b8 <main+0x1ac>)
 80010d0:	f006 fd04 	bl	8007adc <iprintf>


	  if(Distance < Target_value){
 80010d4:	4b33      	ldr	r3, [pc, #204]	; (80011a4 <main+0x198>)
 80010d6:	781a      	ldrb	r2, [r3, #0]
 80010d8:	4b34      	ldr	r3, [pc, #208]	; (80011ac <main+0x1a0>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d21d      	bcs.n	800111c <main+0x110>
		  p1 = p1-1;
 80010e0:	4b2e      	ldr	r3, [pc, #184]	; (800119c <main+0x190>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	3b01      	subs	r3, #1
 80010e6:	4a2d      	ldr	r2, [pc, #180]	; (800119c <main+0x190>)
 80010e8:	6013      	str	r3, [r2, #0]
		  p2 = p2+1;
 80010ea:	4b2d      	ldr	r3, [pc, #180]	; (80011a0 <main+0x194>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	4a2b      	ldr	r2, [pc, #172]	; (80011a0 <main+0x194>)
 80010f2:	6013      	str	r3, [r2, #0]

		  TIM3->CCR1 = p1;
 80010f4:	4b29      	ldr	r3, [pc, #164]	; (800119c <main+0x190>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b30      	ldr	r3, [pc, #192]	; (80011bc <main+0x1b0>)
 80010fa:	635a      	str	r2, [r3, #52]	; 0x34
		  TIM3->CCR2 = p2;
 80010fc:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <main+0x194>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b2e      	ldr	r3, [pc, #184]	; (80011bc <main+0x1b0>)
 8001102:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2180      	movs	r1, #128	; 0x80
 8001108:	482d      	ldr	r0, [pc, #180]	; (80011c0 <main+0x1b4>)
 800110a:	f001 fe39 	bl	8002d80 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001114:	482a      	ldr	r0, [pc, #168]	; (80011c0 <main+0x1b4>)
 8001116:	f001 fe33 	bl	8002d80 <HAL_GPIO_WritePin>
 800111a:	e79f      	b.n	800105c <main+0x50>
	  }else if(Distance > Target_value){
 800111c:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <main+0x198>)
 800111e:	781a      	ldrb	r2, [r3, #0]
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <main+0x1a0>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	429a      	cmp	r2, r3
 8001126:	d91d      	bls.n	8001164 <main+0x158>
		  p1 = p1+1;
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <main+0x190>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	3301      	adds	r3, #1
 800112e:	4a1b      	ldr	r2, [pc, #108]	; (800119c <main+0x190>)
 8001130:	6013      	str	r3, [r2, #0]
		  p2 = p2-1;
 8001132:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <main+0x194>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	3b01      	subs	r3, #1
 8001138:	4a19      	ldr	r2, [pc, #100]	; (80011a0 <main+0x194>)
 800113a:	6013      	str	r3, [r2, #0]

		  TIM3->CCR1 = p1;
 800113c:	4b17      	ldr	r3, [pc, #92]	; (800119c <main+0x190>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <main+0x1b0>)
 8001142:	635a      	str	r2, [r3, #52]	; 0x34
		  TIM3->CCR2 = p2;
 8001144:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <main+0x194>)
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <main+0x1b0>)
 800114a:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 800114c:	2201      	movs	r2, #1
 800114e:	2180      	movs	r1, #128	; 0x80
 8001150:	481b      	ldr	r0, [pc, #108]	; (80011c0 <main+0x1b4>)
 8001152:	f001 fe15 	bl	8002d80 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800115c:	4818      	ldr	r0, [pc, #96]	; (80011c0 <main+0x1b4>)
 800115e:	f001 fe0f 	bl	8002d80 <HAL_GPIO_WritePin>
 8001162:	e77b      	b.n	800105c <main+0x50>
	  }else{
		  TIM3->CCR1 = 100;
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <main+0x1b0>)
 8001166:	2264      	movs	r2, #100	; 0x64
 8001168:	635a      	str	r2, [r3, #52]	; 0x34
		  TIM3->CCR2 = 100;
 800116a:	4b14      	ldr	r3, [pc, #80]	; (80011bc <main+0x1b0>)
 800116c:	2264      	movs	r2, #100	; 0x64
 800116e:	639a      	str	r2, [r3, #56]	; 0x38



		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8001170:	2201      	movs	r2, #1
 8001172:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001176:	4812      	ldr	r0, [pc, #72]	; (80011c0 <main+0x1b4>)
 8001178:	f001 fe02 	bl	8002d80 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800117c:	2200      	movs	r2, #0
 800117e:	2180      	movs	r1, #128	; 0x80
 8001180:	480f      	ldr	r0, [pc, #60]	; (80011c0 <main+0x1b4>)
 8001182:	f001 fdfd 	bl	8002d80 <HAL_GPIO_WritePin>
	  if(p1>1800){
 8001186:	e769      	b.n	800105c <main+0x50>
 8001188:	200002b8 	.word	0x200002b8
 800118c:	2000093c 	.word	0x2000093c
 8001190:	2000039c 	.word	0x2000039c
 8001194:	20000304 	.word	0x20000304
 8001198:	20000350 	.word	0x20000350
 800119c:	20000004 	.word	0x20000004
 80011a0:	20000008 	.word	0x20000008
 80011a4:	20000939 	.word	0x20000939
 80011a8:	080087e0 	.word	0x080087e0
 80011ac:	20000000 	.word	0x20000000
 80011b0:	080087f8 	.word	0x080087f8
 80011b4:	0800880c 	.word	0x0800880c
 80011b8:	08008818 	.word	0x08008818
 80011bc:	40000400 	.word	0x40000400
 80011c0:	40020400 	.word	0x40020400

080011c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b094      	sub	sp, #80	; 0x50
 80011c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ca:	f107 0320 	add.w	r3, r7, #32
 80011ce:	2230      	movs	r2, #48	; 0x30
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f006 fcd7 	bl	8007b86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011e8:	f001 ff2c 	bl	8003044 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ec:	4b27      	ldr	r3, [pc, #156]	; (800128c <SystemClock_Config+0xc8>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	4a26      	ldr	r2, [pc, #152]	; (800128c <SystemClock_Config+0xc8>)
 80011f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f6:	6413      	str	r3, [r2, #64]	; 0x40
 80011f8:	4b24      	ldr	r3, [pc, #144]	; (800128c <SystemClock_Config+0xc8>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001204:	4b22      	ldr	r3, [pc, #136]	; (8001290 <SystemClock_Config+0xcc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800120c:	4a20      	ldr	r2, [pc, #128]	; (8001290 <SystemClock_Config+0xcc>)
 800120e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001212:	6013      	str	r3, [r2, #0]
 8001214:	4b1e      	ldr	r3, [pc, #120]	; (8001290 <SystemClock_Config+0xcc>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001220:	2301      	movs	r3, #1
 8001222:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001224:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122a:	2302      	movs	r3, #2
 800122c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001232:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001234:	2304      	movs	r3, #4
 8001236:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001238:	2348      	movs	r3, #72	; 0x48
 800123a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800123c:	2302      	movs	r3, #2
 800123e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001240:	2303      	movs	r3, #3
 8001242:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001244:	f107 0320 	add.w	r3, r7, #32
 8001248:	4618      	mov	r0, r3
 800124a:	f001 ff0b 	bl	8003064 <HAL_RCC_OscConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001254:	f000 fac4 	bl	80017e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001258:	230f      	movs	r3, #15
 800125a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125c:	2302      	movs	r3, #2
 800125e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001268:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	2102      	movs	r1, #2
 8001274:	4618      	mov	r0, r3
 8001276:	f002 f999 	bl	80035ac <HAL_RCC_ClockConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001280:	f000 faae 	bl	80017e0 <Error_Handler>
  }
}
 8001284:	bf00      	nop
 8001286:	3750      	adds	r7, #80	; 0x50
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40023800 	.word	0x40023800
 8001290:	40007000 	.word	0x40007000

08001294 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001298:	4b1f      	ldr	r3, [pc, #124]	; (8001318 <MX_ETH_Init+0x84>)
 800129a:	4a20      	ldr	r2, [pc, #128]	; (800131c <MX_ETH_Init+0x88>)
 800129c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800129e:	4b20      	ldr	r3, [pc, #128]	; (8001320 <MX_ETH_Init+0x8c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80012a4:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <MX_ETH_Init+0x8c>)
 80012a6:	2280      	movs	r2, #128	; 0x80
 80012a8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80012aa:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <MX_ETH_Init+0x8c>)
 80012ac:	22e1      	movs	r2, #225	; 0xe1
 80012ae:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80012b0:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <MX_ETH_Init+0x8c>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80012b6:	4b1a      	ldr	r3, [pc, #104]	; (8001320 <MX_ETH_Init+0x8c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80012bc:	4b18      	ldr	r3, [pc, #96]	; (8001320 <MX_ETH_Init+0x8c>)
 80012be:	2200      	movs	r2, #0
 80012c0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80012c2:	4b15      	ldr	r3, [pc, #84]	; (8001318 <MX_ETH_Init+0x84>)
 80012c4:	4a16      	ldr	r2, [pc, #88]	; (8001320 <MX_ETH_Init+0x8c>)
 80012c6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80012c8:	4b13      	ldr	r3, [pc, #76]	; (8001318 <MX_ETH_Init+0x84>)
 80012ca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012ce:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80012d0:	4b11      	ldr	r3, [pc, #68]	; (8001318 <MX_ETH_Init+0x84>)
 80012d2:	4a14      	ldr	r2, [pc, #80]	; (8001324 <MX_ETH_Init+0x90>)
 80012d4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80012d6:	4b10      	ldr	r3, [pc, #64]	; (8001318 <MX_ETH_Init+0x84>)
 80012d8:	4a13      	ldr	r2, [pc, #76]	; (8001328 <MX_ETH_Init+0x94>)
 80012da:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80012dc:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <MX_ETH_Init+0x84>)
 80012de:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80012e2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80012e4:	480c      	ldr	r0, [pc, #48]	; (8001318 <MX_ETH_Init+0x84>)
 80012e6:	f001 f879 	bl	80023dc <HAL_ETH_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80012f0:	f000 fa76 	bl	80017e0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80012f4:	2238      	movs	r2, #56	; 0x38
 80012f6:	2100      	movs	r1, #0
 80012f8:	480c      	ldr	r0, [pc, #48]	; (800132c <MX_ETH_Init+0x98>)
 80012fa:	f006 fc44 	bl	8007b86 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80012fe:	4b0b      	ldr	r3, [pc, #44]	; (800132c <MX_ETH_Init+0x98>)
 8001300:	2221      	movs	r2, #33	; 0x21
 8001302:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <MX_ETH_Init+0x98>)
 8001306:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800130a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <MX_ETH_Init+0x98>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000208 	.word	0x20000208
 800131c:	40028000 	.word	0x40028000
 8001320:	2000095c 	.word	0x2000095c
 8001324:	20000114 	.word	0x20000114
 8001328:	20000074 	.word	0x20000074
 800132c:	200001d0 	.word	0x200001d0

08001330 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800134e:	4b23      	ldr	r3, [pc, #140]	; (80013dc <MX_TIM1_Init+0xac>)
 8001350:	4a23      	ldr	r2, [pc, #140]	; (80013e0 <MX_TIM1_Init+0xb0>)
 8001352:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001354:	4b21      	ldr	r3, [pc, #132]	; (80013dc <MX_TIM1_Init+0xac>)
 8001356:	2247      	movs	r2, #71	; 0x47
 8001358:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <MX_TIM1_Init+0xac>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001360:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <MX_TIM1_Init+0xac>)
 8001362:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001366:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <MX_TIM1_Init+0xac>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800136e:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <MX_TIM1_Init+0xac>)
 8001370:	2200      	movs	r2, #0
 8001372:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001374:	4b19      	ldr	r3, [pc, #100]	; (80013dc <MX_TIM1_Init+0xac>)
 8001376:	2200      	movs	r2, #0
 8001378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800137a:	4818      	ldr	r0, [pc, #96]	; (80013dc <MX_TIM1_Init+0xac>)
 800137c:	f003 f958 	bl	8004630 <HAL_TIM_IC_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001386:	f000 fa2b 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4619      	mov	r1, r3
 800139c:	480f      	ldr	r0, [pc, #60]	; (80013dc <MX_TIM1_Init+0xac>)
 800139e:	f004 fbd3 	bl	8005b48 <HAL_TIMEx_MasterConfigSynchronization>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80013a8:	f000 fa1a 	bl	80017e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013ac:	2300      	movs	r3, #0
 80013ae:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013b0:	2301      	movs	r3, #1
 80013b2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	4619      	mov	r1, r3
 80013c2:	4806      	ldr	r0, [pc, #24]	; (80013dc <MX_TIM1_Init+0xac>)
 80013c4:	f003 fbfb 	bl	8004bbe <HAL_TIM_IC_ConfigChannel>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80013ce:	f000 fa07 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	3720      	adds	r7, #32
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200002b8 	.word	0x200002b8
 80013e0:	40010000 	.word	0x40010000

080013e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08e      	sub	sp, #56	; 0x38
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	f107 031c 	add.w	r3, r7, #28
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001404:	463b      	mov	r3, r7
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]
 8001412:	615a      	str	r2, [r3, #20]
 8001414:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001416:	4b32      	ldr	r3, [pc, #200]	; (80014e0 <MX_TIM3_Init+0xfc>)
 8001418:	4a32      	ldr	r2, [pc, #200]	; (80014e4 <MX_TIM3_Init+0x100>)
 800141a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800141c:	4b30      	ldr	r3, [pc, #192]	; (80014e0 <MX_TIM3_Init+0xfc>)
 800141e:	2200      	movs	r2, #0
 8001420:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001422:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <MX_TIM3_Init+0xfc>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001428:	4b2d      	ldr	r3, [pc, #180]	; (80014e0 <MX_TIM3_Init+0xfc>)
 800142a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800142e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001430:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <MX_TIM3_Init+0xfc>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001436:	4b2a      	ldr	r3, [pc, #168]	; (80014e0 <MX_TIM3_Init+0xfc>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800143c:	4828      	ldr	r0, [pc, #160]	; (80014e0 <MX_TIM3_Init+0xfc>)
 800143e:	f002 fecb 	bl	80041d8 <HAL_TIM_Base_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001448:	f000 f9ca 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001450:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001452:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001456:	4619      	mov	r1, r3
 8001458:	4821      	ldr	r0, [pc, #132]	; (80014e0 <MX_TIM3_Init+0xfc>)
 800145a:	f003 fd61 	bl	8004f20 <HAL_TIM_ConfigClockSource>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001464:	f000 f9bc 	bl	80017e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001468:	481d      	ldr	r0, [pc, #116]	; (80014e0 <MX_TIM3_Init+0xfc>)
 800146a:	f002 ff85 	bl	8004378 <HAL_TIM_PWM_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001474:	f000 f9b4 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	4619      	mov	r1, r3
 8001486:	4816      	ldr	r0, [pc, #88]	; (80014e0 <MX_TIM3_Init+0xfc>)
 8001488:	f004 fb5e 	bl	8005b48 <HAL_TIMEx_MasterConfigSynchronization>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001492:	f000 f9a5 	bl	80017e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001496:	2360      	movs	r3, #96	; 0x60
 8001498:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800149e:	2300      	movs	r3, #0
 80014a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a6:	463b      	mov	r3, r7
 80014a8:	2200      	movs	r2, #0
 80014aa:	4619      	mov	r1, r3
 80014ac:	480c      	ldr	r0, [pc, #48]	; (80014e0 <MX_TIM3_Init+0xfc>)
 80014ae:	f003 fc23 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80014b8:	f000 f992 	bl	80017e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014bc:	463b      	mov	r3, r7
 80014be:	2204      	movs	r2, #4
 80014c0:	4619      	mov	r1, r3
 80014c2:	4807      	ldr	r0, [pc, #28]	; (80014e0 <MX_TIM3_Init+0xfc>)
 80014c4:	f003 fc18 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80014ce:	f000 f987 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014d2:	4803      	ldr	r0, [pc, #12]	; (80014e0 <MX_TIM3_Init+0xfc>)
 80014d4:	f000 faf4 	bl	8001ac0 <HAL_TIM_MspPostInit>

}
 80014d8:	bf00      	nop
 80014da:	3738      	adds	r7, #56	; 0x38
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000304 	.word	0x20000304
 80014e4:	40000400 	.word	0x40000400

080014e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001506:	4b1d      	ldr	r3, [pc, #116]	; (800157c <MX_TIM4_Init+0x94>)
 8001508:	4a1d      	ldr	r2, [pc, #116]	; (8001580 <MX_TIM4_Init+0x98>)
 800150a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800150c:	4b1b      	ldr	r3, [pc, #108]	; (800157c <MX_TIM4_Init+0x94>)
 800150e:	2247      	movs	r2, #71	; 0x47
 8001510:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001512:	4b1a      	ldr	r3, [pc, #104]	; (800157c <MX_TIM4_Init+0x94>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <MX_TIM4_Init+0x94>)
 800151a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800151e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001520:	4b16      	ldr	r3, [pc, #88]	; (800157c <MX_TIM4_Init+0x94>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <MX_TIM4_Init+0x94>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800152c:	4813      	ldr	r0, [pc, #76]	; (800157c <MX_TIM4_Init+0x94>)
 800152e:	f002 fe53 	bl	80041d8 <HAL_TIM_Base_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001538:	f000 f952 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001540:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001542:	f107 0310 	add.w	r3, r7, #16
 8001546:	4619      	mov	r1, r3
 8001548:	480c      	ldr	r0, [pc, #48]	; (800157c <MX_TIM4_Init+0x94>)
 800154a:	f003 fce9 	bl	8004f20 <HAL_TIM_ConfigClockSource>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001554:	f000 f944 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	; (800157c <MX_TIM4_Init+0x94>)
 8001566:	f004 faef 	bl	8005b48 <HAL_TIMEx_MasterConfigSynchronization>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001570:	f000 f936 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000350 	.word	0x20000350
 8001580:	40000800 	.word	0x40000800

08001584 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <MX_USART3_UART_Init+0x58>)
 800158a:	4a15      	ldr	r2, [pc, #84]	; (80015e0 <MX_USART3_UART_Init+0x5c>)
 800158c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800158e:	4b13      	ldr	r3, [pc, #76]	; (80015dc <MX_USART3_UART_Init+0x58>)
 8001590:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001594:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_USART3_UART_Init+0x58>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_USART3_UART_Init+0x58>)
 800159e:	2200      	movs	r2, #0
 80015a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015aa:	220c      	movs	r2, #12
 80015ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ae:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ba:	4b08      	ldr	r3, [pc, #32]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015bc:	2200      	movs	r2, #0
 80015be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015c0:	4b06      	ldr	r3, [pc, #24]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015c6:	4805      	ldr	r0, [pc, #20]	; (80015dc <MX_USART3_UART_Init+0x58>)
 80015c8:	f004 fb6a 	bl	8005ca0 <HAL_UART_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80015d2:	f000 f905 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	2000039c 	.word	0x2000039c
 80015e0:	40004800 	.word	0x40004800

080015e4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80015ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f2:	2206      	movs	r2, #6
 80015f4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015f6:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f8:	2202      	movs	r2, #2
 80015fa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001604:	2202      	movs	r2, #2
 8001606:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800160a:	2201      	movs	r2, #1
 800160c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001610:	2200      	movs	r2, #0
 8001612:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001616:	2200      	movs	r2, #0
 8001618:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800161a:	4b08      	ldr	r3, [pc, #32]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800161c:	2201      	movs	r2, #1
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001622:	2200      	movs	r2, #0
 8001624:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	; (800163c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001628:	f001 fbc3 	bl	8002db2 <HAL_PCD_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001632:	f000 f8d5 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000424 	.word	0x20000424

08001640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08e      	sub	sp, #56	; 0x38
 8001644:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	4b5d      	ldr	r3, [pc, #372]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	4a5c      	ldr	r2, [pc, #368]	; (80017cc <MX_GPIO_Init+0x18c>)
 800165c:	f043 0304 	orr.w	r3, r3, #4
 8001660:	6313      	str	r3, [r2, #48]	; 0x30
 8001662:	4b5a      	ldr	r3, [pc, #360]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	f003 0304 	and.w	r3, r3, #4
 800166a:	623b      	str	r3, [r7, #32]
 800166c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800166e:	4b57      	ldr	r3, [pc, #348]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a56      	ldr	r2, [pc, #344]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b54      	ldr	r3, [pc, #336]	; (80017cc <MX_GPIO_Init+0x18c>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001682:	61fb      	str	r3, [r7, #28]
 8001684:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	4b51      	ldr	r3, [pc, #324]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a50      	ldr	r2, [pc, #320]	; (80017cc <MX_GPIO_Init+0x18c>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b4e      	ldr	r3, [pc, #312]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	61bb      	str	r3, [r7, #24]
 800169c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800169e:	4b4b      	ldr	r3, [pc, #300]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	4a4a      	ldr	r2, [pc, #296]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	6313      	str	r3, [r2, #48]	; 0x30
 80016aa:	4b48      	ldr	r3, [pc, #288]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016b6:	4b45      	ldr	r3, [pc, #276]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a44      	ldr	r2, [pc, #272]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016bc:	f043 0320 	orr.w	r3, r3, #32
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b42      	ldr	r3, [pc, #264]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0320 	and.w	r3, r3, #32
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ce:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	4a3e      	ldr	r2, [pc, #248]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016d4:	f043 0310 	orr.w	r3, r3, #16
 80016d8:	6313      	str	r3, [r2, #48]	; 0x30
 80016da:	4b3c      	ldr	r3, [pc, #240]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016e6:	4b39      	ldr	r3, [pc, #228]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a38      	ldr	r2, [pc, #224]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016ec:	f043 0308 	orr.w	r3, r3, #8
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <MX_GPIO_Init+0x18c>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0308 	and.w	r3, r3, #8
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016fe:	4b33      	ldr	r3, [pc, #204]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a32      	ldr	r2, [pc, #200]	; (80017cc <MX_GPIO_Init+0x18c>)
 8001704:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b30      	ldr	r3, [pc, #192]	; (80017cc <MX_GPIO_Init+0x18c>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001712:	607b      	str	r3, [r7, #4]
 8001714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001716:	2200      	movs	r2, #0
 8001718:	f244 0181 	movw	r1, #16513	; 0x4081
 800171c:	482c      	ldr	r0, [pc, #176]	; (80017d0 <MX_GPIO_Init+0x190>)
 800171e:	f001 fb2f 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001728:	482a      	ldr	r0, [pc, #168]	; (80017d4 <MX_GPIO_Init+0x194>)
 800172a:	f001 fb29 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	2140      	movs	r1, #64	; 0x40
 8001732:	4829      	ldr	r0, [pc, #164]	; (80017d8 <MX_GPIO_Init+0x198>)
 8001734:	f001 fb24 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001738:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800173e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001748:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174c:	4619      	mov	r1, r3
 800174e:	4823      	ldr	r0, [pc, #140]	; (80017dc <MX_GPIO_Init+0x19c>)
 8001750:	f001 f96a 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001754:	f244 0381 	movw	r3, #16513	; 0x4081
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175a:	2301      	movs	r3, #1
 800175c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2300      	movs	r3, #0
 8001764:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001766:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800176a:	4619      	mov	r1, r3
 800176c:	4818      	ldr	r0, [pc, #96]	; (80017d0 <MX_GPIO_Init+0x190>)
 800176e:	f001 f95b 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001772:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001778:	2301      	movs	r3, #1
 800177a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001784:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001788:	4619      	mov	r1, r3
 800178a:	4812      	ldr	r0, [pc, #72]	; (80017d4 <MX_GPIO_Init+0x194>)
 800178c:	f001 f94c 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001790:	2340      	movs	r3, #64	; 0x40
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	2301      	movs	r3, #1
 8001796:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80017a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a4:	4619      	mov	r1, r3
 80017a6:	480c      	ldr	r0, [pc, #48]	; (80017d8 <MX_GPIO_Init+0x198>)
 80017a8:	f001 f93e 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80017ac:	2380      	movs	r3, #128	; 0x80
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b0:	2300      	movs	r3, #0
 80017b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017bc:	4619      	mov	r1, r3
 80017be:	4806      	ldr	r0, [pc, #24]	; (80017d8 <MX_GPIO_Init+0x198>)
 80017c0:	f001 f932 	bl	8002a28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017c4:	bf00      	nop
 80017c6:	3738      	adds	r7, #56	; 0x38
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020400 	.word	0x40020400
 80017d4:	40021400 	.word	0x40021400
 80017d8:	40021800 	.word	0x40021800
 80017dc:	40020800 	.word	0x40020800

080017e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e4:	b672      	cpsid	i
}
 80017e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <Error_Handler+0x8>
	...

080017ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <HAL_MspInit+0x44>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	4a0e      	ldr	r2, [pc, #56]	; (8001830 <HAL_MspInit+0x44>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	; 0x40
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <HAL_MspInit+0x44>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <HAL_MspInit+0x44>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	4a08      	ldr	r2, [pc, #32]	; (8001830 <HAL_MspInit+0x44>)
 8001810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001814:	6453      	str	r3, [r2, #68]	; 0x44
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_MspInit+0x44>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800

08001834 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08e      	sub	sp, #56	; 0x38
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a4e      	ldr	r2, [pc, #312]	; (800198c <HAL_ETH_MspInit+0x158>)
 8001852:	4293      	cmp	r3, r2
 8001854:	f040 8096 	bne.w	8001984 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001858:	4b4d      	ldr	r3, [pc, #308]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185c:	4a4c      	ldr	r2, [pc, #304]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 800185e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001862:	6313      	str	r3, [r2, #48]	; 0x30
 8001864:	4b4a      	ldr	r3, [pc, #296]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186c:	623b      	str	r3, [r7, #32]
 800186e:	6a3b      	ldr	r3, [r7, #32]
 8001870:	4b47      	ldr	r3, [pc, #284]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001874:	4a46      	ldr	r2, [pc, #280]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 8001876:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800187a:	6313      	str	r3, [r2, #48]	; 0x30
 800187c:	4b44      	ldr	r3, [pc, #272]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	4b41      	ldr	r3, [pc, #260]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	4a40      	ldr	r2, [pc, #256]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 800188e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001892:	6313      	str	r3, [r2, #48]	; 0x30
 8001894:	4b3e      	ldr	r3, [pc, #248]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 8001896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001898:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800189c:	61bb      	str	r3, [r7, #24]
 800189e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a0:	4b3b      	ldr	r3, [pc, #236]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a4:	4a3a      	ldr	r2, [pc, #232]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018a6:	f043 0304 	orr.w	r3, r3, #4
 80018aa:	6313      	str	r3, [r2, #48]	; 0x30
 80018ac:	4b38      	ldr	r3, [pc, #224]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b8:	4b35      	ldr	r3, [pc, #212]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018bc:	4a34      	ldr	r2, [pc, #208]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	6313      	str	r3, [r2, #48]	; 0x30
 80018c4:	4b32      	ldr	r3, [pc, #200]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d0:	4b2f      	ldr	r3, [pc, #188]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d4:	4a2e      	ldr	r2, [pc, #184]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018d6:	f043 0302 	orr.w	r3, r3, #2
 80018da:	6313      	str	r3, [r2, #48]	; 0x30
 80018dc:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018e8:	4b29      	ldr	r3, [pc, #164]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ec:	4a28      	ldr	r2, [pc, #160]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018f2:	6313      	str	r3, [r2, #48]	; 0x30
 80018f4:	4b26      	ldr	r3, [pc, #152]	; (8001990 <HAL_ETH_MspInit+0x15c>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001900:	2332      	movs	r3, #50	; 0x32
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190c:	2303      	movs	r3, #3
 800190e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001910:	230b      	movs	r3, #11
 8001912:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001914:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001918:	4619      	mov	r1, r3
 800191a:	481e      	ldr	r0, [pc, #120]	; (8001994 <HAL_ETH_MspInit+0x160>)
 800191c:	f001 f884 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001920:	2386      	movs	r3, #134	; 0x86
 8001922:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	2302      	movs	r3, #2
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001930:	230b      	movs	r3, #11
 8001932:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001938:	4619      	mov	r1, r3
 800193a:	4817      	ldr	r0, [pc, #92]	; (8001998 <HAL_ETH_MspInit+0x164>)
 800193c:	f001 f874 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001940:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001944:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194e:	2303      	movs	r3, #3
 8001950:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001952:	230b      	movs	r3, #11
 8001954:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001956:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800195a:	4619      	mov	r1, r3
 800195c:	480f      	ldr	r0, [pc, #60]	; (800199c <HAL_ETH_MspInit+0x168>)
 800195e:	f001 f863 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001962:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001966:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001970:	2303      	movs	r3, #3
 8001972:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001974:	230b      	movs	r3, #11
 8001976:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197c:	4619      	mov	r1, r3
 800197e:	4808      	ldr	r0, [pc, #32]	; (80019a0 <HAL_ETH_MspInit+0x16c>)
 8001980:	f001 f852 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001984:	bf00      	nop
 8001986:	3738      	adds	r7, #56	; 0x38
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40028000 	.word	0x40028000
 8001990:	40023800 	.word	0x40023800
 8001994:	40020800 	.word	0x40020800
 8001998:	40020000 	.word	0x40020000
 800199c:	40020400 	.word	0x40020400
 80019a0:	40021800 	.word	0x40021800

080019a4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	; 0x28
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a1b      	ldr	r2, [pc, #108]	; (8001a30 <HAL_TIM_IC_MspInit+0x8c>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d130      	bne.n	8001a28 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019c6:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <HAL_TIM_IC_MspInit+0x90>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	4a1a      	ldr	r2, [pc, #104]	; (8001a34 <HAL_TIM_IC_MspInit+0x90>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6453      	str	r3, [r2, #68]	; 0x44
 80019d2:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <HAL_TIM_IC_MspInit+0x90>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_TIM_IC_MspInit+0x90>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <HAL_TIM_IC_MspInit+0x90>)
 80019e4:	f043 0310 	orr.w	r3, r3, #16
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <HAL_TIM_IC_MspInit+0x90>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a04:	2300      	movs	r3, #0
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4619      	mov	r1, r3
 8001a12:	4809      	ldr	r0, [pc, #36]	; (8001a38 <HAL_TIM_IC_MspInit+0x94>)
 8001a14:	f001 f808 	bl	8002a28 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	201b      	movs	r0, #27
 8001a1e:	f000 fc14 	bl	800224a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001a22:	201b      	movs	r0, #27
 8001a24:	f000 fc2d 	bl	8002282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a28:	bf00      	nop
 8001a2a:	3728      	adds	r7, #40	; 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40010000 	.word	0x40010000
 8001a34:	40023800 	.word	0x40023800
 8001a38:	40021000 	.word	0x40021000

08001a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a1a      	ldr	r2, [pc, #104]	; (8001ab4 <HAL_TIM_Base_MspInit+0x78>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d114      	bne.n	8001a78 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a4e:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	4a19      	ldr	r2, [pc, #100]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6413      	str	r3, [r2, #64]	; 0x40
 8001a5a:	4b17      	ldr	r3, [pc, #92]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	201d      	movs	r0, #29
 8001a6c:	f000 fbed 	bl	800224a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a70:	201d      	movs	r0, #29
 8001a72:	f000 fc06 	bl	8002282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a76:	e018      	b.n	8001aaa <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0f      	ldr	r2, [pc, #60]	; (8001abc <HAL_TIM_Base_MspInit+0x80>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d113      	bne.n	8001aaa <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	4a0c      	ldr	r2, [pc, #48]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <HAL_TIM_Base_MspInit+0x7c>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	201e      	movs	r0, #30
 8001aa0:	f000 fbd3 	bl	800224a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001aa4:	201e      	movs	r0, #30
 8001aa6:	f000 fbec 	bl	8002282 <HAL_NVIC_EnableIRQ>
}
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40000400 	.word	0x40000400
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40000800 	.word	0x40000800

08001ac0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08a      	sub	sp, #40	; 0x28
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 0314 	add.w	r3, r7, #20
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a1f      	ldr	r2, [pc, #124]	; (8001b5c <HAL_TIM_MspPostInit+0x9c>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d137      	bne.n	8001b52 <HAL_TIM_MspPostInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <HAL_TIM_MspPostInit+0xa0>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a1e      	ldr	r2, [pc, #120]	; (8001b60 <HAL_TIM_MspPostInit+0xa0>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b1c      	ldr	r3, [pc, #112]	; (8001b60 <HAL_TIM_MspPostInit+0xa0>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afa:	4b19      	ldr	r3, [pc, #100]	; (8001b60 <HAL_TIM_MspPostInit+0xa0>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	4a18      	ldr	r2, [pc, #96]	; (8001b60 <HAL_TIM_MspPostInit+0xa0>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6313      	str	r3, [r2, #48]	; 0x30
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <HAL_TIM_MspPostInit+0xa0>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b12:	2340      	movs	r3, #64	; 0x40
 8001b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b22:	2302      	movs	r3, #2
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	480d      	ldr	r0, [pc, #52]	; (8001b64 <HAL_TIM_MspPostInit+0xa4>)
 8001b2e:	f000 ff7b 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b32:	2380      	movs	r3, #128	; 0x80
 8001b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b36:	2302      	movs	r3, #2
 8001b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b42:	2302      	movs	r3, #2
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4806      	ldr	r0, [pc, #24]	; (8001b68 <HAL_TIM_MspPostInit+0xa8>)
 8001b4e:	f000 ff6b 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b52:	bf00      	nop
 8001b54:	3728      	adds	r7, #40	; 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40000400 	.word	0x40000400
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40020800 	.word	0x40020800

08001b6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b0aa      	sub	sp, #168	; 0xa8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b74:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b84:	f107 0310 	add.w	r3, r7, #16
 8001b88:	2284      	movs	r2, #132	; 0x84
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f005 fffa 	bl	8007b86 <memset>
  if(huart->Instance==USART3)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a26      	ldr	r2, [pc, #152]	; (8001c30 <HAL_UART_MspInit+0xc4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d144      	bne.n	8001c26 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ba0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba6:	f107 0310 	add.w	r3, r7, #16
 8001baa:	4618      	mov	r0, r3
 8001bac:	f001 ff24 	bl	80039f8 <HAL_RCCEx_PeriphCLKConfig>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001bb6:	f7ff fe13 	bl	80017e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bba:	4b1e      	ldr	r3, [pc, #120]	; (8001c34 <HAL_UART_MspInit+0xc8>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	4a1d      	ldr	r2, [pc, #116]	; (8001c34 <HAL_UART_MspInit+0xc8>)
 8001bc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_UART_MspInit+0xc8>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bd2:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <HAL_UART_MspInit+0xc8>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a17      	ldr	r2, [pc, #92]	; (8001c34 <HAL_UART_MspInit+0xc8>)
 8001bd8:	f043 0308 	orr.w	r3, r3, #8
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <HAL_UART_MspInit+0xc8>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001bea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c04:	2307      	movs	r3, #7
 8001c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c0a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4809      	ldr	r0, [pc, #36]	; (8001c38 <HAL_UART_MspInit+0xcc>)
 8001c12:	f000 ff09 	bl	8002a28 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2100      	movs	r1, #0
 8001c1a:	2027      	movs	r0, #39	; 0x27
 8001c1c:	f000 fb15 	bl	800224a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c20:	2027      	movs	r0, #39	; 0x27
 8001c22:	f000 fb2e 	bl	8002282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c26:	bf00      	nop
 8001c28:	37a8      	adds	r7, #168	; 0xa8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40004800 	.word	0x40004800
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40020c00 	.word	0x40020c00

08001c3c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b0ac      	sub	sp, #176	; 0xb0
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c54:	f107 0318 	add.w	r3, r7, #24
 8001c58:	2284      	movs	r2, #132	; 0x84
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f005 ff92 	bl	8007b86 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c6a:	d159      	bne.n	8001d20 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001c6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c70:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c78:	f107 0318 	add.w	r3, r7, #24
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f001 febb 	bl	80039f8 <HAL_RCCEx_PeriphCLKConfig>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001c88:	f7ff fdaa 	bl	80017e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8c:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c90:	4a25      	ldr	r2, [pc, #148]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6313      	str	r3, [r2, #48]	; 0x30
 8001c98:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001ca4:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001ca8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cbe:	230a      	movs	r3, #10
 8001cc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4818      	ldr	r0, [pc, #96]	; (8001d2c <HAL_PCD_MspInit+0xf0>)
 8001ccc:	f000 feac 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001cd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ce4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4810      	ldr	r0, [pc, #64]	; (8001d2c <HAL_PCD_MspInit+0xf0>)
 8001cec:	f000 fe9c 	bl	8002a28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001cf0:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cf4:	4a0c      	ldr	r2, [pc, #48]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cfa:	6353      	str	r3, [r2, #52]	; 0x34
 8001cfc:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d04:	613b      	str	r3, [r7, #16]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0c:	4a06      	ldr	r2, [pc, #24]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001d0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d12:	6453      	str	r3, [r2, #68]	; 0x44
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <HAL_PCD_MspInit+0xec>)
 8001d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001d20:	bf00      	nop
 8001d22:	37b0      	adds	r7, #176	; 0xb0
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000

08001d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <NMI_Handler+0x4>

08001d36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d3a:	e7fe      	b.n	8001d3a <HardFault_Handler+0x4>

08001d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d40:	e7fe      	b.n	8001d40 <MemManage_Handler+0x4>

08001d42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d46:	e7fe      	b.n	8001d46 <BusFault_Handler+0x4>

08001d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d4c:	e7fe      	b.n	8001d4c <UsageFault_Handler+0x4>

08001d4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d7c:	f000 f946 	bl	800200c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d88:	4802      	ldr	r0, [pc, #8]	; (8001d94 <TIM1_CC_IRQHandler+0x10>)
 8001d8a:	f002 fdf9 	bl	8004980 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	200002b8 	.word	0x200002b8

08001d98 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <TIM3_IRQHandler+0x10>)
 8001d9e:	f002 fdef 	bl	8004980 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000304 	.word	0x20000304

08001dac <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <TIM4_IRQHandler+0x10>)
 8001db2:	f002 fde5 	bl	8004980 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000350 	.word	0x20000350

08001dc0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001dc4:	4802      	ldr	r0, [pc, #8]	; (8001dd0 <USART3_IRQHandler+0x10>)
 8001dc6:	f004 f881 	bl	8005ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	2000039c 	.word	0x2000039c

08001dd4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	e00a      	b.n	8001dfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001de6:	f3af 8000 	nop.w
 8001dea:	4601      	mov	r1, r0
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	60ba      	str	r2, [r7, #8]
 8001df2:	b2ca      	uxtb	r2, r1
 8001df4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	dbf0      	blt.n	8001de6 <_read+0x12>
  }

  return len;
 8001e04:	687b      	ldr	r3, [r7, #4]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	e009      	b.n	8001e34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	60ba      	str	r2, [r7, #8]
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff f887 	bl	8000f3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	dbf1      	blt.n	8001e20 <_write+0x12>
  }
  return len;
 8001e3c:	687b      	ldr	r3, [r7, #4]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <_close>:

int _close(int file)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <_isatty>:

int _isatty(int file)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e86:	2301      	movs	r3, #1
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb8:	4a14      	ldr	r2, [pc, #80]	; (8001f0c <_sbrk+0x5c>)
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <_sbrk+0x60>)
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec4:	4b13      	ldr	r3, [pc, #76]	; (8001f14 <_sbrk+0x64>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d102      	bne.n	8001ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ecc:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <_sbrk+0x64>)
 8001ece:	4a12      	ldr	r2, [pc, #72]	; (8001f18 <_sbrk+0x68>)
 8001ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ed2:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <_sbrk+0x64>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d207      	bcs.n	8001ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ee0:	f005 fea0 	bl	8007c24 <__errno>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	220c      	movs	r2, #12
 8001ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
 8001eee:	e009      	b.n	8001f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <_sbrk+0x64>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef6:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	4a05      	ldr	r2, [pc, #20]	; (8001f14 <_sbrk+0x64>)
 8001f00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f02:	68fb      	ldr	r3, [r7, #12]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20050000 	.word	0x20050000
 8001f10:	00000400 	.word	0x00000400
 8001f14:	20000964 	.word	0x20000964
 8001f18:	20000ab8 	.word	0x20000ab8

08001f1c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <SystemInit+0x20>)
 8001f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f26:	4a05      	ldr	r2, [pc, #20]	; (8001f3c <SystemInit+0x20>)
 8001f28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f44:	480d      	ldr	r0, [pc, #52]	; (8001f7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f46:	490e      	ldr	r1, [pc, #56]	; (8001f80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f48:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f4c:	e002      	b.n	8001f54 <LoopCopyDataInit>

08001f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f52:	3304      	adds	r3, #4

08001f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f58:	d3f9      	bcc.n	8001f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f5a:	4a0b      	ldr	r2, [pc, #44]	; (8001f88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f5c:	4c0b      	ldr	r4, [pc, #44]	; (8001f8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f60:	e001      	b.n	8001f66 <LoopFillZerobss>

08001f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f64:	3204      	adds	r2, #4

08001f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f68:	d3fb      	bcc.n	8001f62 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f6a:	f7ff ffd7 	bl	8001f1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f6e:	f005 fe5f 	bl	8007c30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f72:	f7ff f84b 	bl	800100c <main>
  bx  lr    
 8001f76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001f7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f80:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001f84:	08008980 	.word	0x08008980
  ldr r2, =_sbss
 8001f88:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 8001f8c:	20000ab8 	.word	0x20000ab8

08001f90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f90:	e7fe      	b.n	8001f90 <ADC_IRQHandler>

08001f92 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f96:	2003      	movs	r0, #3
 8001f98:	f000 f94c 	bl	8002234 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f000 f805 	bl	8001fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa2:	f7ff fc23 	bl	80017ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	bd80      	pop	{r7, pc}

08001fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fb4:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_InitTick+0x54>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	4b12      	ldr	r3, [pc, #72]	; (8002004 <HAL_InitTick+0x58>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 f967 	bl	800229e <HAL_SYSTICK_Config>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00e      	b.n	8001ff8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b0f      	cmp	r3, #15
 8001fde:	d80a      	bhi.n	8001ff6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe8:	f000 f92f 	bl	800224a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fec:	4a06      	ldr	r2, [pc, #24]	; (8002008 <HAL_InitTick+0x5c>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	e000      	b.n	8001ff8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	2000000c 	.word	0x2000000c
 8002004:	20000014 	.word	0x20000014
 8002008:	20000010 	.word	0x20000010

0800200c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_IncTick+0x20>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	461a      	mov	r2, r3
 8002016:	4b06      	ldr	r3, [pc, #24]	; (8002030 <HAL_IncTick+0x24>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4413      	add	r3, r2
 800201c:	4a04      	ldr	r2, [pc, #16]	; (8002030 <HAL_IncTick+0x24>)
 800201e:	6013      	str	r3, [r2, #0]
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	20000014 	.word	0x20000014
 8002030:	20000968 	.word	0x20000968

08002034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return uwTick;
 8002038:	4b03      	ldr	r3, [pc, #12]	; (8002048 <HAL_GetTick+0x14>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000968 	.word	0x20000968

0800204c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002054:	f7ff ffee 	bl	8002034 <HAL_GetTick>
 8002058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002064:	d005      	beq.n	8002072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002066:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <HAL_Delay+0x44>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4413      	add	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002072:	bf00      	nop
 8002074:	f7ff ffde 	bl	8002034 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	429a      	cmp	r2, r3
 8002082:	d8f7      	bhi.n	8002074 <HAL_Delay+0x28>
  {
  }
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000014 	.word	0x20000014

08002094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <__NVIC_SetPriorityGrouping+0x40>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020aa:	68ba      	ldr	r2, [r7, #8]
 80020ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b0:	4013      	ands	r3, r2
 80020b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80020bc:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <__NVIC_SetPriorityGrouping+0x44>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020c2:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <__NVIC_SetPriorityGrouping+0x40>)
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	60d3      	str	r3, [r2, #12]
}
 80020c8:	bf00      	nop
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	e000ed00 	.word	0xe000ed00
 80020d8:	05fa0000 	.word	0x05fa0000

080020dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e0:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <__NVIC_GetPriorityGrouping+0x18>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	0a1b      	lsrs	r3, r3, #8
 80020e6:	f003 0307 	and.w	r3, r3, #7
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	2b00      	cmp	r3, #0
 8002108:	db0b      	blt.n	8002122 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	f003 021f 	and.w	r2, r3, #31
 8002110:	4907      	ldr	r1, [pc, #28]	; (8002130 <__NVIC_EnableIRQ+0x38>)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	095b      	lsrs	r3, r3, #5
 8002118:	2001      	movs	r0, #1
 800211a:	fa00 f202 	lsl.w	r2, r0, r2
 800211e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000e100 	.word	0xe000e100

08002134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	db0a      	blt.n	800215e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	b2da      	uxtb	r2, r3
 800214c:	490c      	ldr	r1, [pc, #48]	; (8002180 <__NVIC_SetPriority+0x4c>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	0112      	lsls	r2, r2, #4
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	440b      	add	r3, r1
 8002158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800215c:	e00a      	b.n	8002174 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	b2da      	uxtb	r2, r3
 8002162:	4908      	ldr	r1, [pc, #32]	; (8002184 <__NVIC_SetPriority+0x50>)
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	3b04      	subs	r3, #4
 800216c:	0112      	lsls	r2, r2, #4
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	440b      	add	r3, r1
 8002172:	761a      	strb	r2, [r3, #24]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000e100 	.word	0xe000e100
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	; 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f1c3 0307 	rsb	r3, r3, #7
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	bf28      	it	cs
 80021a6:	2304      	movcs	r3, #4
 80021a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3304      	adds	r3, #4
 80021ae:	2b06      	cmp	r3, #6
 80021b0:	d902      	bls.n	80021b8 <NVIC_EncodePriority+0x30>
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3b03      	subs	r3, #3
 80021b6:	e000      	b.n	80021ba <NVIC_EncodePriority+0x32>
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	f04f 32ff 	mov.w	r2, #4294967295
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	401a      	ands	r2, r3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d0:	f04f 31ff 	mov.w	r1, #4294967295
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	43d9      	mvns	r1, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	4313      	orrs	r3, r2
         );
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3724      	adds	r7, #36	; 0x24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
	...

080021f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002200:	d301      	bcc.n	8002206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002202:	2301      	movs	r3, #1
 8002204:	e00f      	b.n	8002226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002206:	4a0a      	ldr	r2, [pc, #40]	; (8002230 <SysTick_Config+0x40>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3b01      	subs	r3, #1
 800220c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800220e:	210f      	movs	r1, #15
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f7ff ff8e 	bl	8002134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <SysTick_Config+0x40>)
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800221e:	4b04      	ldr	r3, [pc, #16]	; (8002230 <SysTick_Config+0x40>)
 8002220:	2207      	movs	r2, #7
 8002222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	e000e010 	.word	0xe000e010

08002234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ff29 	bl	8002094 <__NVIC_SetPriorityGrouping>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800224a:	b580      	push	{r7, lr}
 800224c:	b086      	sub	sp, #24
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800225c:	f7ff ff3e 	bl	80020dc <__NVIC_GetPriorityGrouping>
 8002260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	6978      	ldr	r0, [r7, #20]
 8002268:	f7ff ff8e 	bl	8002188 <NVIC_EncodePriority>
 800226c:	4602      	mov	r2, r0
 800226e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff5d 	bl	8002134 <__NVIC_SetPriority>
}
 800227a:	bf00      	nop
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	4603      	mov	r3, r0
 800228a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800228c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff31 	bl	80020f8 <__NVIC_EnableIRQ>
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7ff ffa2 	bl	80021f0 <SysTick_Config>
 80022ac:	4603      	mov	r3, r0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b084      	sub	sp, #16
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022c4:	f7ff feb6 	bl	8002034 <HAL_GetTick>
 80022c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d008      	beq.n	80022e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2280      	movs	r2, #128	; 0x80
 80022da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e052      	b.n	800238e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0216 	bic.w	r2, r2, #22
 80022f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	695a      	ldr	r2, [r3, #20]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002306:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	2b00      	cmp	r3, #0
 800230e:	d103      	bne.n	8002318 <HAL_DMA_Abort+0x62>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 0208 	bic.w	r2, r2, #8
 8002326:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002338:	e013      	b.n	8002362 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800233a:	f7ff fe7b 	bl	8002034 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b05      	cmp	r3, #5
 8002346:	d90c      	bls.n	8002362 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2220      	movs	r2, #32
 800234c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2203      	movs	r2, #3
 8002352:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e015      	b.n	800238e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1e4      	bne.n	800233a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002374:	223f      	movs	r2, #63	; 0x3f
 8002376:	409a      	lsls	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d004      	beq.n	80023b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2280      	movs	r2, #128	; 0x80
 80023ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e00c      	b.n	80023ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2205      	movs	r2, #5
 80023b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 0201 	bic.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e06a      	b.n	80024c4 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d106      	bne.n	8002406 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2223      	movs	r2, #35	; 0x23
 80023fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff fa17 	bl	8001834 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002406:	4b31      	ldr	r3, [pc, #196]	; (80024cc <HAL_ETH_Init+0xf0>)
 8002408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240a:	4a30      	ldr	r2, [pc, #192]	; (80024cc <HAL_ETH_Init+0xf0>)
 800240c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002410:	6453      	str	r3, [r2, #68]	; 0x44
 8002412:	4b2e      	ldr	r3, [pc, #184]	; (80024cc <HAL_ETH_Init+0xf0>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002416:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800241e:	4b2c      	ldr	r3, [pc, #176]	; (80024d0 <HAL_ETH_Init+0xf4>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4a2b      	ldr	r2, [pc, #172]	; (80024d0 <HAL_ETH_Init+0xf4>)
 8002424:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002428:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800242a:	4b29      	ldr	r3, [pc, #164]	; (80024d0 <HAL_ETH_Init+0xf4>)
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	4927      	ldr	r1, [pc, #156]	; (80024d0 <HAL_ETH_Init+0xf4>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002438:	4b25      	ldr	r3, [pc, #148]	; (80024d0 <HAL_ETH_Init+0xf4>)
 800243a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	6812      	ldr	r2, [r2, #0]
 800244a:	f043 0301 	orr.w	r3, r3, #1
 800244e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002452:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002454:	f7ff fdee 	bl	8002034 <HAL_GetTick>
 8002458:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800245a:	e011      	b.n	8002480 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800245c:	f7ff fdea 	bl	8002034 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800246a:	d909      	bls.n	8002480 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2204      	movs	r2, #4
 8002470:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	22e0      	movs	r2, #224	; 0xe0
 8002478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e021      	b.n	80024c4 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1e4      	bne.n	800245c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f958 	bl	8002748 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 f9ff 	bl	800289c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 fa55 	bl	800294e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	461a      	mov	r2, r3
 80024aa:	2100      	movs	r1, #0
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 f9bd 	bl	800282c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2210      	movs	r2, #16
 80024be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40023800 	.word	0x40023800
 80024d0:	40013800 	.word	0x40013800

080024d4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4b51      	ldr	r3, [pc, #324]	; (8002630 <ETH_SetMACConfig+0x15c>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	7c1b      	ldrb	r3, [r3, #16]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d102      	bne.n	80024fc <ETH_SetMACConfig+0x28>
 80024f6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80024fa:	e000      	b.n	80024fe <ETH_SetMACConfig+0x2a>
 80024fc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	7c5b      	ldrb	r3, [r3, #17]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d102      	bne.n	800250c <ETH_SetMACConfig+0x38>
 8002506:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800250a:	e000      	b.n	800250e <ETH_SetMACConfig+0x3a>
 800250c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800250e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002514:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	7fdb      	ldrb	r3, [r3, #31]
 800251a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800251c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002522:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	7f92      	ldrb	r2, [r2, #30]
 8002528:	2a00      	cmp	r2, #0
 800252a:	d102      	bne.n	8002532 <ETH_SetMACConfig+0x5e>
 800252c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002530:	e000      	b.n	8002534 <ETH_SetMACConfig+0x60>
 8002532:	2200      	movs	r2, #0
                        macconf->Speed |
 8002534:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	7f1b      	ldrb	r3, [r3, #28]
 800253a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800253c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002542:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	791b      	ldrb	r3, [r3, #4]
 8002548:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800254a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002552:	2a00      	cmp	r2, #0
 8002554:	d102      	bne.n	800255c <ETH_SetMACConfig+0x88>
 8002556:	f44f 7200 	mov.w	r2, #512	; 0x200
 800255a:	e000      	b.n	800255e <ETH_SetMACConfig+0x8a>
 800255c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800255e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	7bdb      	ldrb	r3, [r3, #15]
 8002564:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002566:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800256c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002574:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002576:	4313      	orrs	r3, r2
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	4313      	orrs	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800258e:	2001      	movs	r0, #1
 8002590:	f7ff fd5c 	bl	800204c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	f64f 7341 	movw	r3, #65345	; 0xff41
 80025aa:	4013      	ands	r3, r2
 80025ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025b2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80025ba:	2a00      	cmp	r2, #0
 80025bc:	d101      	bne.n	80025c2 <ETH_SetMACConfig+0xee>
 80025be:	2280      	movs	r2, #128	; 0x80
 80025c0:	e000      	b.n	80025c4 <ETH_SetMACConfig+0xf0>
 80025c2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80025c4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80025ca:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80025d2:	2a01      	cmp	r2, #1
 80025d4:	d101      	bne.n	80025da <ETH_SetMACConfig+0x106>
 80025d6:	2208      	movs	r2, #8
 80025d8:	e000      	b.n	80025dc <ETH_SetMACConfig+0x108>
 80025da:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80025dc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80025e4:	2a01      	cmp	r2, #1
 80025e6:	d101      	bne.n	80025ec <ETH_SetMACConfig+0x118>
 80025e8:	2204      	movs	r2, #4
 80025ea:	e000      	b.n	80025ee <ETH_SetMACConfig+0x11a>
 80025ec:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80025ee:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80025f6:	2a01      	cmp	r2, #1
 80025f8:	d101      	bne.n	80025fe <ETH_SetMACConfig+0x12a>
 80025fa:	2202      	movs	r2, #2
 80025fc:	e000      	b.n	8002600 <ETH_SetMACConfig+0x12c>
 80025fe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002600:	4313      	orrs	r3, r2
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002618:	2001      	movs	r0, #1
 800261a:	f7ff fd17 	bl	800204c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	619a      	str	r2, [r3, #24]
}
 8002626:	bf00      	nop
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	ff20810f 	.word	0xff20810f

08002634 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4b3d      	ldr	r3, [pc, #244]	; (8002744 <ETH_SetDMAConfig+0x110>)
 800264e:	4013      	ands	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	7b1b      	ldrb	r3, [r3, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d102      	bne.n	8002660 <ETH_SetDMAConfig+0x2c>
 800265a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800265e:	e000      	b.n	8002662 <ETH_SetDMAConfig+0x2e>
 8002660:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	7b5b      	ldrb	r3, [r3, #13]
 8002666:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002668:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	7f52      	ldrb	r2, [r2, #29]
 800266e:	2a00      	cmp	r2, #0
 8002670:	d102      	bne.n	8002678 <ETH_SetDMAConfig+0x44>
 8002672:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002676:	e000      	b.n	800267a <ETH_SetDMAConfig+0x46>
 8002678:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800267a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	7b9b      	ldrb	r3, [r3, #14]
 8002680:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002682:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002688:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	7f1b      	ldrb	r3, [r3, #28]
 800268e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002690:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	7f9b      	ldrb	r3, [r3, #30]
 8002696:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002698:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800269e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026a6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80026a8:	4313      	orrs	r3, r2
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026b8:	461a      	mov	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80026ca:	2001      	movs	r0, #1
 80026cc:	f7ff fcbe 	bl	800204c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026d8:	461a      	mov	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	791b      	ldrb	r3, [r3, #4]
 80026e2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80026e8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80026ee:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80026f4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026fc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80026fe:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002704:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002706:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800270c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002716:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800271a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002728:	2001      	movs	r0, #1
 800272a:	f7ff fc8f 	bl	800204c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002736:	461a      	mov	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	f8de3f23 	.word	0xf8de3f23

08002748 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b0a6      	sub	sp, #152	; 0x98
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002750:	2301      	movs	r3, #1
 8002752:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002756:	2301      	movs	r3, #1
 8002758:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800275c:	2300      	movs	r3, #0
 800275e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002760:	2300      	movs	r3, #0
 8002762:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002766:	2301      	movs	r3, #1
 8002768:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800276c:	2300      	movs	r3, #0
 800276e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002772:	2301      	movs	r3, #1
 8002774:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002778:	2300      	movs	r3, #0
 800277a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800277e:	2300      	movs	r3, #0
 8002780:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002784:	2300      	movs	r3, #0
 8002786:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002788:	2300      	movs	r3, #0
 800278a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800278e:	2300      	movs	r3, #0
 8002790:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002792:	2300      	movs	r3, #0
 8002794:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002798:	2300      	movs	r3, #0
 800279a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800279e:	2300      	movs	r3, #0
 80027a0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80027aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027ae:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80027b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80027b6:	2300      	movs	r3, #0
 80027b8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80027bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027c0:	4619      	mov	r1, r3
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff fe86 	bl	80024d4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80027c8:	2301      	movs	r3, #1
 80027ca:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80027cc:	2301      	movs	r3, #1
 80027ce:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80027d0:	2301      	movs	r3, #1
 80027d2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80027d6:	2301      	movs	r3, #1
 80027d8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80027de:	2300      	movs	r3, #0
 80027e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80027ea:	2300      	movs	r3, #0
 80027ec:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80027ee:	2301      	movs	r3, #1
 80027f0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80027f4:	2301      	movs	r3, #1
 80027f6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80027f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027fc:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80027fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002802:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002804:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002808:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800280a:	2301      	movs	r3, #1
 800280c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002810:	2300      	movs	r3, #0
 8002812:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002814:	2300      	movs	r3, #0
 8002816:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002818:	f107 0308 	add.w	r3, r7, #8
 800281c:	4619      	mov	r1, r3
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ff08 	bl	8002634 <ETH_SetDMAConfig>
}
 8002824:	bf00      	nop
 8002826:	3798      	adds	r7, #152	; 0x98
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800282c:	b480      	push	{r7}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	3305      	adds	r3, #5
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	021b      	lsls	r3, r3, #8
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	3204      	adds	r2, #4
 8002844:	7812      	ldrb	r2, [r2, #0]
 8002846:	4313      	orrs	r3, r2
 8002848:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	4b11      	ldr	r3, [pc, #68]	; (8002894 <ETH_MACAddressConfig+0x68>)
 800284e:	4413      	add	r3, r2
 8002850:	461a      	mov	r2, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3303      	adds	r3, #3
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	061a      	lsls	r2, r3, #24
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3302      	adds	r3, #2
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	041b      	lsls	r3, r3, #16
 8002866:	431a      	orrs	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3301      	adds	r3, #1
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	021b      	lsls	r3, r3, #8
 8002870:	4313      	orrs	r3, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	7812      	ldrb	r2, [r2, #0]
 8002876:	4313      	orrs	r3, r2
 8002878:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <ETH_MACAddressConfig+0x6c>)
 800287e:	4413      	add	r3, r2
 8002880:	461a      	mov	r2, r3
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	6013      	str	r3, [r2, #0]
}
 8002886:	bf00      	nop
 8002888:	371c      	adds	r7, #28
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40028040 	.word	0x40028040
 8002898:	40028044 	.word	0x40028044

0800289c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80028a4:	2300      	movs	r3, #0
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	e03e      	b.n	8002928 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68d9      	ldr	r1, [r3, #12]
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	4613      	mov	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	4413      	add	r3, r2
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	440b      	add	r3, r1
 80028ba:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2200      	movs	r2, #0
 80028c6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2200      	movs	r2, #0
 80028d2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	3206      	adds	r2, #6
 80028dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d80c      	bhi.n	800290c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68d9      	ldr	r1, [r3, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1c5a      	adds	r2, r3, #1
 80028fa:	4613      	mov	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	4413      	add	r3, r2
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	440b      	add	r3, r1
 8002904:	461a      	mov	r2, r3
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	e004      	b.n	8002916 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	461a      	mov	r2, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	3301      	adds	r3, #1
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2b03      	cmp	r3, #3
 800292c:	d9bd      	bls.n	80028aa <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002940:	611a      	str	r2, [r3, #16]
}
 8002942:	bf00      	nop
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800294e:	b480      	push	{r7}
 8002950:	b085      	sub	sp, #20
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	e046      	b.n	80029ea <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6919      	ldr	r1, [r3, #16]
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	4613      	mov	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	4413      	add	r3, r2
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	440b      	add	r3, r1
 800296c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	2200      	movs	r2, #0
 8002978:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	2200      	movs	r2, #0
 800297e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2200      	movs	r2, #0
 8002984:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2200      	movs	r2, #0
 800298a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	2200      	movs	r2, #0
 8002990:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002998:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80029a0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	3212      	adds	r2, #18
 80029b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d80c      	bhi.n	80029da <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6919      	ldr	r1, [r3, #16]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	1c5a      	adds	r2, r3, #1
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	440b      	add	r3, r1
 80029d2:	461a      	mov	r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	60da      	str	r2, [r3, #12]
 80029d8:	e004      	b.n	80029e4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	461a      	mov	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3301      	adds	r3, #1
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d9b5      	bls.n	800295c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691a      	ldr	r2, [r3, #16]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a1a:	60da      	str	r2, [r3, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b089      	sub	sp, #36	; 0x24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a32:	2300      	movs	r3, #0
 8002a34:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a42:	2300      	movs	r3, #0
 8002a44:	61fb      	str	r3, [r7, #28]
 8002a46:	e175      	b.n	8002d34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002a48:	2201      	movs	r2, #1
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	697a      	ldr	r2, [r7, #20]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	f040 8164 	bne.w	8002d2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d005      	beq.n	8002a7e <HAL_GPIO_Init+0x56>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d130      	bne.n	8002ae0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	2203      	movs	r2, #3
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	43db      	mvns	r3, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4013      	ands	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	091b      	lsrs	r3, r3, #4
 8002aca:	f003 0201 	and.w	r2, r3, #1
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	2b03      	cmp	r3, #3
 8002aea:	d017      	beq.n	8002b1c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	2203      	movs	r2, #3
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d123      	bne.n	8002b70 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	08da      	lsrs	r2, r3, #3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3208      	adds	r2, #8
 8002b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	220f      	movs	r2, #15
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	691a      	ldr	r2, [r3, #16]
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	08da      	lsrs	r2, r3, #3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	3208      	adds	r2, #8
 8002b6a:	69b9      	ldr	r1, [r7, #24]
 8002b6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	2203      	movs	r2, #3
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0203 	and.w	r2, r3, #3
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 80be 	beq.w	8002d2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bb2:	4b66      	ldr	r3, [pc, #408]	; (8002d4c <HAL_GPIO_Init+0x324>)
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	4a65      	ldr	r2, [pc, #404]	; (8002d4c <HAL_GPIO_Init+0x324>)
 8002bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bbc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bbe:	4b63      	ldr	r3, [pc, #396]	; (8002d4c <HAL_GPIO_Init+0x324>)
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002bca:	4a61      	ldr	r2, [pc, #388]	; (8002d50 <HAL_GPIO_Init+0x328>)
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	089b      	lsrs	r3, r3, #2
 8002bd0:	3302      	adds	r3, #2
 8002bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	220f      	movs	r2, #15
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	43db      	mvns	r3, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4013      	ands	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a58      	ldr	r2, [pc, #352]	; (8002d54 <HAL_GPIO_Init+0x32c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d037      	beq.n	8002c66 <HAL_GPIO_Init+0x23e>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a57      	ldr	r2, [pc, #348]	; (8002d58 <HAL_GPIO_Init+0x330>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d031      	beq.n	8002c62 <HAL_GPIO_Init+0x23a>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a56      	ldr	r2, [pc, #344]	; (8002d5c <HAL_GPIO_Init+0x334>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d02b      	beq.n	8002c5e <HAL_GPIO_Init+0x236>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a55      	ldr	r2, [pc, #340]	; (8002d60 <HAL_GPIO_Init+0x338>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d025      	beq.n	8002c5a <HAL_GPIO_Init+0x232>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a54      	ldr	r2, [pc, #336]	; (8002d64 <HAL_GPIO_Init+0x33c>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d01f      	beq.n	8002c56 <HAL_GPIO_Init+0x22e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a53      	ldr	r2, [pc, #332]	; (8002d68 <HAL_GPIO_Init+0x340>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d019      	beq.n	8002c52 <HAL_GPIO_Init+0x22a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a52      	ldr	r2, [pc, #328]	; (8002d6c <HAL_GPIO_Init+0x344>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d013      	beq.n	8002c4e <HAL_GPIO_Init+0x226>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a51      	ldr	r2, [pc, #324]	; (8002d70 <HAL_GPIO_Init+0x348>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d00d      	beq.n	8002c4a <HAL_GPIO_Init+0x222>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a50      	ldr	r2, [pc, #320]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d007      	beq.n	8002c46 <HAL_GPIO_Init+0x21e>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4f      	ldr	r2, [pc, #316]	; (8002d78 <HAL_GPIO_Init+0x350>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d101      	bne.n	8002c42 <HAL_GPIO_Init+0x21a>
 8002c3e:	2309      	movs	r3, #9
 8002c40:	e012      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c42:	230a      	movs	r3, #10
 8002c44:	e010      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c46:	2308      	movs	r3, #8
 8002c48:	e00e      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c4a:	2307      	movs	r3, #7
 8002c4c:	e00c      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c4e:	2306      	movs	r3, #6
 8002c50:	e00a      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c52:	2305      	movs	r3, #5
 8002c54:	e008      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c56:	2304      	movs	r3, #4
 8002c58:	e006      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e004      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e002      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e000      	b.n	8002c68 <HAL_GPIO_Init+0x240>
 8002c66:	2300      	movs	r3, #0
 8002c68:	69fa      	ldr	r2, [r7, #28]
 8002c6a:	f002 0203 	and.w	r2, r2, #3
 8002c6e:	0092      	lsls	r2, r2, #2
 8002c70:	4093      	lsls	r3, r2
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002c78:	4935      	ldr	r1, [pc, #212]	; (8002d50 <HAL_GPIO_Init+0x328>)
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	089b      	lsrs	r3, r3, #2
 8002c7e:	3302      	adds	r3, #2
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c86:	4b3d      	ldr	r3, [pc, #244]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4013      	ands	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002caa:	4a34      	ldr	r2, [pc, #208]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cb0:	4b32      	ldr	r3, [pc, #200]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cd4:	4a29      	ldr	r2, [pc, #164]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cda:	4b28      	ldr	r3, [pc, #160]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cfe:	4a1f      	ldr	r2, [pc, #124]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d04:	4b1d      	ldr	r3, [pc, #116]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d28:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <HAL_GPIO_Init+0x354>)
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3301      	adds	r3, #1
 8002d32:	61fb      	str	r3, [r7, #28]
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	2b0f      	cmp	r3, #15
 8002d38:	f67f ae86 	bls.w	8002a48 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d3c:	bf00      	nop
 8002d3e:	bf00      	nop
 8002d40:	3724      	adds	r7, #36	; 0x24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40013800 	.word	0x40013800
 8002d54:	40020000 	.word	0x40020000
 8002d58:	40020400 	.word	0x40020400
 8002d5c:	40020800 	.word	0x40020800
 8002d60:	40020c00 	.word	0x40020c00
 8002d64:	40021000 	.word	0x40021000
 8002d68:	40021400 	.word	0x40021400
 8002d6c:	40021800 	.word	0x40021800
 8002d70:	40021c00 	.word	0x40021c00
 8002d74:	40022000 	.word	0x40022000
 8002d78:	40022400 	.word	0x40022400
 8002d7c:	40013c00 	.word	0x40013c00

08002d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	807b      	strh	r3, [r7, #2]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d90:	787b      	ldrb	r3, [r7, #1]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d96:	887a      	ldrh	r2, [r7, #2]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002d9c:	e003      	b.n	8002da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002d9e:	887b      	ldrh	r3, [r7, #2]
 8002da0:	041a      	lsls	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	619a      	str	r2, [r3, #24]
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002db2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db4:	b08f      	sub	sp, #60	; 0x3c
 8002db6:	af0a      	add	r7, sp, #40	; 0x28
 8002db8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e116      	b.n	8002ff2 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe ff2c 	bl	8001c3c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2203      	movs	r2, #3
 8002de8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d102      	bne.n	8002dfe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f004 fa80 	bl	8007308 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	603b      	str	r3, [r7, #0]
 8002e0e:	687e      	ldr	r6, [r7, #4]
 8002e10:	466d      	mov	r5, sp
 8002e12:	f106 0410 	add.w	r4, r6, #16
 8002e16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e1e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e22:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e26:	1d33      	adds	r3, r6, #4
 8002e28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e2a:	6838      	ldr	r0, [r7, #0]
 8002e2c:	f004 fa14 	bl	8007258 <USB_CoreInit>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d005      	beq.n	8002e42 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2202      	movs	r2, #2
 8002e3a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e0d7      	b.n	8002ff2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2100      	movs	r1, #0
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f004 fa6e 	bl	800732a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e4e:	2300      	movs	r3, #0
 8002e50:	73fb      	strb	r3, [r7, #15]
 8002e52:	e04a      	b.n	8002eea <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e54:	7bfa      	ldrb	r2, [r7, #15]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	333d      	adds	r3, #61	; 0x3d
 8002e64:	2201      	movs	r2, #1
 8002e66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e68:	7bfa      	ldrb	r2, [r7, #15]
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	4413      	add	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	333c      	adds	r3, #60	; 0x3c
 8002e78:	7bfa      	ldrb	r2, [r7, #15]
 8002e7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e7c:	7bfa      	ldrb	r2, [r7, #15]
 8002e7e:	7bfb      	ldrb	r3, [r7, #15]
 8002e80:	b298      	uxth	r0, r3
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	4613      	mov	r3, r2
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	440b      	add	r3, r1
 8002e8e:	3344      	adds	r3, #68	; 0x44
 8002e90:	4602      	mov	r2, r0
 8002e92:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e94:	7bfa      	ldrb	r2, [r7, #15]
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	3340      	adds	r3, #64	; 0x40
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ea8:	7bfa      	ldrb	r2, [r7, #15]
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	3348      	adds	r3, #72	; 0x48
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ebc:	7bfa      	ldrb	r2, [r7, #15]
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	440b      	add	r3, r1
 8002eca:	334c      	adds	r3, #76	; 0x4c
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ed0:	7bfa      	ldrb	r2, [r7, #15]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	3354      	adds	r3, #84	; 0x54
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	73fb      	strb	r3, [r7, #15]
 8002eea:	7bfa      	ldrb	r2, [r7, #15]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d3af      	bcc.n	8002e54 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	73fb      	strb	r3, [r7, #15]
 8002ef8:	e044      	b.n	8002f84 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002efa:	7bfa      	ldrb	r2, [r7, #15]
 8002efc:	6879      	ldr	r1, [r7, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	4413      	add	r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	440b      	add	r3, r1
 8002f08:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f10:	7bfa      	ldrb	r2, [r7, #15]
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002f22:	7bfa      	ldrb	r2, [r7, #15]
 8002f24:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f26:	7bfa      	ldrb	r2, [r7, #15]
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	4413      	add	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	440b      	add	r3, r1
 8002f34:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002f38:	2200      	movs	r2, #0
 8002f3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f3c:	7bfa      	ldrb	r2, [r7, #15]
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	4613      	mov	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002f4e:	2200      	movs	r2, #0
 8002f50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f68:	7bfa      	ldrb	r2, [r7, #15]
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	3301      	adds	r3, #1
 8002f82:	73fb      	strb	r3, [r7, #15]
 8002f84:	7bfa      	ldrb	r2, [r7, #15]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d3b5      	bcc.n	8002efa <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	603b      	str	r3, [r7, #0]
 8002f94:	687e      	ldr	r6, [r7, #4]
 8002f96:	466d      	mov	r5, sp
 8002f98:	f106 0410 	add.w	r4, r6, #16
 8002f9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fa4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002fa8:	e885 0003 	stmia.w	r5, {r0, r1}
 8002fac:	1d33      	adds	r3, r6, #4
 8002fae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fb0:	6838      	ldr	r0, [r7, #0]
 8002fb2:	f004 fa07 	bl	80073c4 <USB_DevInit>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e014      	b.n	8002ff2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d102      	bne.n	8002fe6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f80b 	bl	8002ffc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f004 fbc5 	bl	800777a <USB_DevDisconnect>

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002ffc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800302a:	4b05      	ldr	r3, [pc, #20]	; (8003040 <HAL_PCDEx_ActivateLPM+0x44>)
 800302c:	4313      	orrs	r3, r2
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	10000003 	.word	0x10000003

08003044 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a04      	ldr	r2, [pc, #16]	; (8003060 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800304e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003052:	6013      	str	r3, [r2, #0]
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40007000 	.word	0x40007000

08003064 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800306c:	2300      	movs	r3, #0
 800306e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e291      	b.n	800359e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	f000 8087 	beq.w	8003196 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003088:	4b96      	ldr	r3, [pc, #600]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f003 030c 	and.w	r3, r3, #12
 8003090:	2b04      	cmp	r3, #4
 8003092:	d00c      	beq.n	80030ae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003094:	4b93      	ldr	r3, [pc, #588]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 030c 	and.w	r3, r3, #12
 800309c:	2b08      	cmp	r3, #8
 800309e:	d112      	bne.n	80030c6 <HAL_RCC_OscConfig+0x62>
 80030a0:	4b90      	ldr	r3, [pc, #576]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030ac:	d10b      	bne.n	80030c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ae:	4b8d      	ldr	r3, [pc, #564]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d06c      	beq.n	8003194 <HAL_RCC_OscConfig+0x130>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d168      	bne.n	8003194 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e26b      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030ce:	d106      	bne.n	80030de <HAL_RCC_OscConfig+0x7a>
 80030d0:	4b84      	ldr	r3, [pc, #528]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a83      	ldr	r2, [pc, #524]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	e02e      	b.n	800313c <HAL_RCC_OscConfig+0xd8>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10c      	bne.n	8003100 <HAL_RCC_OscConfig+0x9c>
 80030e6:	4b7f      	ldr	r3, [pc, #508]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a7e      	ldr	r2, [pc, #504]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f0:	6013      	str	r3, [r2, #0]
 80030f2:	4b7c      	ldr	r3, [pc, #496]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a7b      	ldr	r2, [pc, #492]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80030f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	e01d      	b.n	800313c <HAL_RCC_OscConfig+0xd8>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0xc0>
 800310a:	4b76      	ldr	r3, [pc, #472]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a75      	ldr	r2, [pc, #468]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b73      	ldr	r3, [pc, #460]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a72      	ldr	r2, [pc, #456]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e00b      	b.n	800313c <HAL_RCC_OscConfig+0xd8>
 8003124:	4b6f      	ldr	r3, [pc, #444]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a6e      	ldr	r2, [pc, #440]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800312a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b6c      	ldr	r3, [pc, #432]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a6b      	ldr	r2, [pc, #428]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800313a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d013      	beq.n	800316c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003144:	f7fe ff76 	bl	8002034 <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800314c:	f7fe ff72 	bl	8002034 <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b64      	cmp	r3, #100	; 0x64
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e21f      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	4b61      	ldr	r3, [pc, #388]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0f0      	beq.n	800314c <HAL_RCC_OscConfig+0xe8>
 800316a:	e014      	b.n	8003196 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316c:	f7fe ff62 	bl	8002034 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003174:	f7fe ff5e 	bl	8002034 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b64      	cmp	r3, #100	; 0x64
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e20b      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	4b57      	ldr	r3, [pc, #348]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0x110>
 8003192:	e000      	b.n	8003196 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d069      	beq.n	8003276 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031a2:	4b50      	ldr	r3, [pc, #320]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00b      	beq.n	80031c6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ae:	4b4d      	ldr	r3, [pc, #308]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d11c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x190>
 80031ba:	4b4a      	ldr	r3, [pc, #296]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d116      	bne.n	80031f4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031c6:	4b47      	ldr	r3, [pc, #284]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_RCC_OscConfig+0x17a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d001      	beq.n	80031de <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e1df      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031de:	4b41      	ldr	r3, [pc, #260]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	493d      	ldr	r1, [pc, #244]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f2:	e040      	b.n	8003276 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d023      	beq.n	8003244 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031fc:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a38      	ldr	r2, [pc, #224]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003208:	f7fe ff14 	bl	8002034 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003210:	f7fe ff10 	bl	8002034 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e1bd      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003222:	4b30      	ldr	r3, [pc, #192]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0f0      	beq.n	8003210 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800322e:	4b2d      	ldr	r3, [pc, #180]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	4929      	ldr	r1, [pc, #164]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800323e:	4313      	orrs	r3, r2
 8003240:	600b      	str	r3, [r1, #0]
 8003242:	e018      	b.n	8003276 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003244:	4b27      	ldr	r3, [pc, #156]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a26      	ldr	r2, [pc, #152]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800324a:	f023 0301 	bic.w	r3, r3, #1
 800324e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003250:	f7fe fef0 	bl	8002034 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003258:	f7fe feec 	bl	8002034 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e199      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326a:	4b1e      	ldr	r3, [pc, #120]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1f0      	bne.n	8003258 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d038      	beq.n	80032f4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d019      	beq.n	80032be <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800328a:	4b16      	ldr	r3, [pc, #88]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 800328c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800328e:	4a15      	ldr	r2, [pc, #84]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003296:	f7fe fecd 	bl	8002034 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329e:	f7fe fec9 	bl	8002034 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e176      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b0:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80032b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f0      	beq.n	800329e <HAL_RCC_OscConfig+0x23a>
 80032bc:	e01a      	b.n	80032f4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032be:	4b09      	ldr	r3, [pc, #36]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80032c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032c2:	4a08      	ldr	r2, [pc, #32]	; (80032e4 <HAL_RCC_OscConfig+0x280>)
 80032c4:	f023 0301 	bic.w	r3, r3, #1
 80032c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ca:	f7fe feb3 	bl	8002034 <HAL_GetTick>
 80032ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d0:	e00a      	b.n	80032e8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d2:	f7fe feaf 	bl	8002034 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d903      	bls.n	80032e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e15c      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
 80032e4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e8:	4b91      	ldr	r3, [pc, #580]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80032ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1ee      	bne.n	80032d2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80a4 	beq.w	800344a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003302:	4b8b      	ldr	r3, [pc, #556]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10d      	bne.n	800332a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800330e:	4b88      	ldr	r3, [pc, #544]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	4a87      	ldr	r2, [pc, #540]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003318:	6413      	str	r3, [r2, #64]	; 0x40
 800331a:	4b85      	ldr	r3, [pc, #532]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003322:	60bb      	str	r3, [r7, #8]
 8003324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003326:	2301      	movs	r3, #1
 8003328:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800332a:	4b82      	ldr	r3, [pc, #520]	; (8003534 <HAL_RCC_OscConfig+0x4d0>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003332:	2b00      	cmp	r3, #0
 8003334:	d118      	bne.n	8003368 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003336:	4b7f      	ldr	r3, [pc, #508]	; (8003534 <HAL_RCC_OscConfig+0x4d0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a7e      	ldr	r2, [pc, #504]	; (8003534 <HAL_RCC_OscConfig+0x4d0>)
 800333c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003342:	f7fe fe77 	bl	8002034 <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800334a:	f7fe fe73 	bl	8002034 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b64      	cmp	r3, #100	; 0x64
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e120      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800335c:	4b75      	ldr	r3, [pc, #468]	; (8003534 <HAL_RCC_OscConfig+0x4d0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0f0      	beq.n	800334a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d106      	bne.n	800337e <HAL_RCC_OscConfig+0x31a>
 8003370:	4b6f      	ldr	r3, [pc, #444]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003374:	4a6e      	ldr	r2, [pc, #440]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003376:	f043 0301 	orr.w	r3, r3, #1
 800337a:	6713      	str	r3, [r2, #112]	; 0x70
 800337c:	e02d      	b.n	80033da <HAL_RCC_OscConfig+0x376>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10c      	bne.n	80033a0 <HAL_RCC_OscConfig+0x33c>
 8003386:	4b6a      	ldr	r3, [pc, #424]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338a:	4a69      	ldr	r2, [pc, #420]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 800338c:	f023 0301 	bic.w	r3, r3, #1
 8003390:	6713      	str	r3, [r2, #112]	; 0x70
 8003392:	4b67      	ldr	r3, [pc, #412]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003396:	4a66      	ldr	r2, [pc, #408]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003398:	f023 0304 	bic.w	r3, r3, #4
 800339c:	6713      	str	r3, [r2, #112]	; 0x70
 800339e:	e01c      	b.n	80033da <HAL_RCC_OscConfig+0x376>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	2b05      	cmp	r3, #5
 80033a6:	d10c      	bne.n	80033c2 <HAL_RCC_OscConfig+0x35e>
 80033a8:	4b61      	ldr	r3, [pc, #388]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ac:	4a60      	ldr	r2, [pc, #384]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033ae:	f043 0304 	orr.w	r3, r3, #4
 80033b2:	6713      	str	r3, [r2, #112]	; 0x70
 80033b4:	4b5e      	ldr	r3, [pc, #376]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b8:	4a5d      	ldr	r2, [pc, #372]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	6713      	str	r3, [r2, #112]	; 0x70
 80033c0:	e00b      	b.n	80033da <HAL_RCC_OscConfig+0x376>
 80033c2:	4b5b      	ldr	r3, [pc, #364]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c6:	4a5a      	ldr	r2, [pc, #360]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	6713      	str	r3, [r2, #112]	; 0x70
 80033ce:	4b58      	ldr	r3, [pc, #352]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d2:	4a57      	ldr	r2, [pc, #348]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80033d4:	f023 0304 	bic.w	r3, r3, #4
 80033d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d015      	beq.n	800340e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e2:	f7fe fe27 	bl	8002034 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e8:	e00a      	b.n	8003400 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fe fe23 	bl	8002034 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e0ce      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003400:	4b4b      	ldr	r3, [pc, #300]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0ee      	beq.n	80033ea <HAL_RCC_OscConfig+0x386>
 800340c:	e014      	b.n	8003438 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340e:	f7fe fe11 	bl	8002034 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003414:	e00a      	b.n	800342c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003416:	f7fe fe0d 	bl	8002034 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	f241 3288 	movw	r2, #5000	; 0x1388
 8003424:	4293      	cmp	r3, r2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e0b8      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342c:	4b40      	ldr	r3, [pc, #256]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 800342e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1ee      	bne.n	8003416 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003438:	7dfb      	ldrb	r3, [r7, #23]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d105      	bne.n	800344a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343e:	4b3c      	ldr	r3, [pc, #240]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	4a3b      	ldr	r2, [pc, #236]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003448:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 80a4 	beq.w	800359c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003454:	4b36      	ldr	r3, [pc, #216]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	2b08      	cmp	r3, #8
 800345e:	d06b      	beq.n	8003538 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	2b02      	cmp	r3, #2
 8003466:	d149      	bne.n	80034fc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003468:	4b31      	ldr	r3, [pc, #196]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a30      	ldr	r2, [pc, #192]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 800346e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003474:	f7fe fdde 	bl	8002034 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800347c:	f7fe fdda 	bl	8002034 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e087      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348e:	4b28      	ldr	r3, [pc, #160]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69da      	ldr	r2, [r3, #28]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	431a      	orrs	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	019b      	lsls	r3, r3, #6
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b0:	085b      	lsrs	r3, r3, #1
 80034b2:	3b01      	subs	r3, #1
 80034b4:	041b      	lsls	r3, r3, #16
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	061b      	lsls	r3, r3, #24
 80034be:	4313      	orrs	r3, r2
 80034c0:	4a1b      	ldr	r2, [pc, #108]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80034c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80034c6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034c8:	4b19      	ldr	r3, [pc, #100]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a18      	ldr	r2, [pc, #96]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80034ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d4:	f7fe fdae 	bl	8002034 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034dc:	f7fe fdaa 	bl	8002034 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e057      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ee:	4b10      	ldr	r3, [pc, #64]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0x478>
 80034fa:	e04f      	b.n	800359c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034fc:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a0b      	ldr	r2, [pc, #44]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003508:	f7fe fd94 	bl	8002034 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003510:	f7fe fd90 	bl	8002034 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e03d      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003522:	4b03      	ldr	r3, [pc, #12]	; (8003530 <HAL_RCC_OscConfig+0x4cc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1f0      	bne.n	8003510 <HAL_RCC_OscConfig+0x4ac>
 800352e:	e035      	b.n	800359c <HAL_RCC_OscConfig+0x538>
 8003530:	40023800 	.word	0x40023800
 8003534:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003538:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <HAL_RCC_OscConfig+0x544>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d028      	beq.n	8003598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003550:	429a      	cmp	r2, r3
 8003552:	d121      	bne.n	8003598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800355e:	429a      	cmp	r2, r3
 8003560:	d11a      	bne.n	8003598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003568:	4013      	ands	r3, r2
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800356e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003570:	4293      	cmp	r3, r2
 8003572:	d111      	bne.n	8003598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357e:	085b      	lsrs	r3, r3, #1
 8003580:	3b01      	subs	r3, #1
 8003582:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003584:	429a      	cmp	r2, r3
 8003586:	d107      	bne.n	8003598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003592:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e000      	b.n	800359e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3718      	adds	r7, #24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40023800 	.word	0x40023800

080035ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0d0      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035c4:	4b6a      	ldr	r3, [pc, #424]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d910      	bls.n	80035f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d2:	4b67      	ldr	r3, [pc, #412]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 020f 	bic.w	r2, r3, #15
 80035da:	4965      	ldr	r1, [pc, #404]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	4313      	orrs	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e2:	4b63      	ldr	r3, [pc, #396]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d001      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e0b8      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d020      	beq.n	8003642 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0304 	and.w	r3, r3, #4
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800360c:	4b59      	ldr	r3, [pc, #356]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	4a58      	ldr	r2, [pc, #352]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003612:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003616:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0308 	and.w	r3, r3, #8
 8003620:	2b00      	cmp	r3, #0
 8003622:	d005      	beq.n	8003630 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003624:	4b53      	ldr	r3, [pc, #332]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	4a52      	ldr	r2, [pc, #328]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800362a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800362e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003630:	4b50      	ldr	r3, [pc, #320]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	494d      	ldr	r1, [pc, #308]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800363e:	4313      	orrs	r3, r2
 8003640:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	d040      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d107      	bne.n	8003666 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003656:	4b47      	ldr	r3, [pc, #284]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d115      	bne.n	800368e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e07f      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d107      	bne.n	800367e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800366e:	4b41      	ldr	r3, [pc, #260]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d109      	bne.n	800368e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e073      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800367e:	4b3d      	ldr	r3, [pc, #244]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e06b      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800368e:	4b39      	ldr	r3, [pc, #228]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f023 0203 	bic.w	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	4936      	ldr	r1, [pc, #216]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800369c:	4313      	orrs	r3, r2
 800369e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036a0:	f7fe fcc8 	bl	8002034 <HAL_GetTick>
 80036a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a6:	e00a      	b.n	80036be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a8:	f7fe fcc4 	bl	8002034 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e053      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036be:	4b2d      	ldr	r3, [pc, #180]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 020c 	and.w	r2, r3, #12
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d1eb      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036d0:	4b27      	ldr	r3, [pc, #156]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d210      	bcs.n	8003700 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036de:	4b24      	ldr	r3, [pc, #144]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f023 020f 	bic.w	r2, r3, #15
 80036e6:	4922      	ldr	r1, [pc, #136]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ee:	4b20      	ldr	r3, [pc, #128]	; (8003770 <HAL_RCC_ClockConfig+0x1c4>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d001      	beq.n	8003700 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e032      	b.n	8003766 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	d008      	beq.n	800371e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800370c:	4b19      	ldr	r3, [pc, #100]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	4916      	ldr	r1, [pc, #88]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800371a:	4313      	orrs	r3, r2
 800371c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b00      	cmp	r3, #0
 8003728:	d009      	beq.n	800373e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800372a:	4b12      	ldr	r3, [pc, #72]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	490e      	ldr	r1, [pc, #56]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 800373a:	4313      	orrs	r3, r2
 800373c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800373e:	f000 f821 	bl	8003784 <HAL_RCC_GetSysClockFreq>
 8003742:	4602      	mov	r2, r0
 8003744:	4b0b      	ldr	r3, [pc, #44]	; (8003774 <HAL_RCC_ClockConfig+0x1c8>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	490a      	ldr	r1, [pc, #40]	; (8003778 <HAL_RCC_ClockConfig+0x1cc>)
 8003750:	5ccb      	ldrb	r3, [r1, r3]
 8003752:	fa22 f303 	lsr.w	r3, r2, r3
 8003756:	4a09      	ldr	r2, [pc, #36]	; (800377c <HAL_RCC_ClockConfig+0x1d0>)
 8003758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800375a:	4b09      	ldr	r3, [pc, #36]	; (8003780 <HAL_RCC_ClockConfig+0x1d4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe fc24 	bl	8001fac <HAL_InitTick>

  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40023c00 	.word	0x40023c00
 8003774:	40023800 	.word	0x40023800
 8003778:	08008824 	.word	0x08008824
 800377c:	2000000c 	.word	0x2000000c
 8003780:	20000010 	.word	0x20000010

08003784 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003788:	b094      	sub	sp, #80	; 0x50
 800378a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800378c:	2300      	movs	r3, #0
 800378e:	647b      	str	r3, [r7, #68]	; 0x44
 8003790:	2300      	movs	r3, #0
 8003792:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003794:	2300      	movs	r3, #0
 8003796:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800379c:	4b79      	ldr	r3, [pc, #484]	; (8003984 <HAL_RCC_GetSysClockFreq+0x200>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f003 030c 	and.w	r3, r3, #12
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d00d      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x40>
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	f200 80e1 	bhi.w	8003970 <HAL_RCC_GetSysClockFreq+0x1ec>
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <HAL_RCC_GetSysClockFreq+0x34>
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d003      	beq.n	80037be <HAL_RCC_GetSysClockFreq+0x3a>
 80037b6:	e0db      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4b73      	ldr	r3, [pc, #460]	; (8003988 <HAL_RCC_GetSysClockFreq+0x204>)
 80037ba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037bc:	e0db      	b.n	8003976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037be:	4b73      	ldr	r3, [pc, #460]	; (800398c <HAL_RCC_GetSysClockFreq+0x208>)
 80037c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037c2:	e0d8      	b.n	8003976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c4:	4b6f      	ldr	r3, [pc, #444]	; (8003984 <HAL_RCC_GetSysClockFreq+0x200>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037cc:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037ce:	4b6d      	ldr	r3, [pc, #436]	; (8003984 <HAL_RCC_GetSysClockFreq+0x200>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d063      	beq.n	80038a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037da:	4b6a      	ldr	r3, [pc, #424]	; (8003984 <HAL_RCC_GetSysClockFreq+0x200>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	099b      	lsrs	r3, r3, #6
 80037e0:	2200      	movs	r2, #0
 80037e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80037e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80037e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ec:	633b      	str	r3, [r7, #48]	; 0x30
 80037ee:	2300      	movs	r3, #0
 80037f0:	637b      	str	r3, [r7, #52]	; 0x34
 80037f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80037f6:	4622      	mov	r2, r4
 80037f8:	462b      	mov	r3, r5
 80037fa:	f04f 0000 	mov.w	r0, #0
 80037fe:	f04f 0100 	mov.w	r1, #0
 8003802:	0159      	lsls	r1, r3, #5
 8003804:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003808:	0150      	lsls	r0, r2, #5
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4621      	mov	r1, r4
 8003810:	1a51      	subs	r1, r2, r1
 8003812:	6139      	str	r1, [r7, #16]
 8003814:	4629      	mov	r1, r5
 8003816:	eb63 0301 	sbc.w	r3, r3, r1
 800381a:	617b      	str	r3, [r7, #20]
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	f04f 0300 	mov.w	r3, #0
 8003824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003828:	4659      	mov	r1, fp
 800382a:	018b      	lsls	r3, r1, #6
 800382c:	4651      	mov	r1, sl
 800382e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003832:	4651      	mov	r1, sl
 8003834:	018a      	lsls	r2, r1, #6
 8003836:	4651      	mov	r1, sl
 8003838:	ebb2 0801 	subs.w	r8, r2, r1
 800383c:	4659      	mov	r1, fp
 800383e:	eb63 0901 	sbc.w	r9, r3, r1
 8003842:	f04f 0200 	mov.w	r2, #0
 8003846:	f04f 0300 	mov.w	r3, #0
 800384a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800384e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003856:	4690      	mov	r8, r2
 8003858:	4699      	mov	r9, r3
 800385a:	4623      	mov	r3, r4
 800385c:	eb18 0303 	adds.w	r3, r8, r3
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	462b      	mov	r3, r5
 8003864:	eb49 0303 	adc.w	r3, r9, r3
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003876:	4629      	mov	r1, r5
 8003878:	024b      	lsls	r3, r1, #9
 800387a:	4621      	mov	r1, r4
 800387c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003880:	4621      	mov	r1, r4
 8003882:	024a      	lsls	r2, r1, #9
 8003884:	4610      	mov	r0, r2
 8003886:	4619      	mov	r1, r3
 8003888:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800388a:	2200      	movs	r2, #0
 800388c:	62bb      	str	r3, [r7, #40]	; 0x28
 800388e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003890:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003894:	f7fd f8fa 	bl	8000a8c <__aeabi_uldivmod>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4613      	mov	r3, r2
 800389e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038a0:	e058      	b.n	8003954 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038a2:	4b38      	ldr	r3, [pc, #224]	; (8003984 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	099b      	lsrs	r3, r3, #6
 80038a8:	2200      	movs	r2, #0
 80038aa:	4618      	mov	r0, r3
 80038ac:	4611      	mov	r1, r2
 80038ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038b2:	623b      	str	r3, [r7, #32]
 80038b4:	2300      	movs	r3, #0
 80038b6:	627b      	str	r3, [r7, #36]	; 0x24
 80038b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038bc:	4642      	mov	r2, r8
 80038be:	464b      	mov	r3, r9
 80038c0:	f04f 0000 	mov.w	r0, #0
 80038c4:	f04f 0100 	mov.w	r1, #0
 80038c8:	0159      	lsls	r1, r3, #5
 80038ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038ce:	0150      	lsls	r0, r2, #5
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	4641      	mov	r1, r8
 80038d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80038da:	4649      	mov	r1, r9
 80038dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80038e0:	f04f 0200 	mov.w	r2, #0
 80038e4:	f04f 0300 	mov.w	r3, #0
 80038e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038f4:	ebb2 040a 	subs.w	r4, r2, sl
 80038f8:	eb63 050b 	sbc.w	r5, r3, fp
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	00eb      	lsls	r3, r5, #3
 8003906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800390a:	00e2      	lsls	r2, r4, #3
 800390c:	4614      	mov	r4, r2
 800390e:	461d      	mov	r5, r3
 8003910:	4643      	mov	r3, r8
 8003912:	18e3      	adds	r3, r4, r3
 8003914:	603b      	str	r3, [r7, #0]
 8003916:	464b      	mov	r3, r9
 8003918:	eb45 0303 	adc.w	r3, r5, r3
 800391c:	607b      	str	r3, [r7, #4]
 800391e:	f04f 0200 	mov.w	r2, #0
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	e9d7 4500 	ldrd	r4, r5, [r7]
 800392a:	4629      	mov	r1, r5
 800392c:	028b      	lsls	r3, r1, #10
 800392e:	4621      	mov	r1, r4
 8003930:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003934:	4621      	mov	r1, r4
 8003936:	028a      	lsls	r2, r1, #10
 8003938:	4610      	mov	r0, r2
 800393a:	4619      	mov	r1, r3
 800393c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800393e:	2200      	movs	r2, #0
 8003940:	61bb      	str	r3, [r7, #24]
 8003942:	61fa      	str	r2, [r7, #28]
 8003944:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003948:	f7fd f8a0 	bl	8000a8c <__aeabi_uldivmod>
 800394c:	4602      	mov	r2, r0
 800394e:	460b      	mov	r3, r1
 8003950:	4613      	mov	r3, r2
 8003952:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003954:	4b0b      	ldr	r3, [pc, #44]	; (8003984 <HAL_RCC_GetSysClockFreq+0x200>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	0c1b      	lsrs	r3, r3, #16
 800395a:	f003 0303 	and.w	r3, r3, #3
 800395e:	3301      	adds	r3, #1
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003964:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003966:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003968:	fbb2 f3f3 	udiv	r3, r2, r3
 800396c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800396e:	e002      	b.n	8003976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003970:	4b05      	ldr	r3, [pc, #20]	; (8003988 <HAL_RCC_GetSysClockFreq+0x204>)
 8003972:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003974:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003976:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003978:	4618      	mov	r0, r3
 800397a:	3750      	adds	r7, #80	; 0x50
 800397c:	46bd      	mov	sp, r7
 800397e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003982:	bf00      	nop
 8003984:	40023800 	.word	0x40023800
 8003988:	00f42400 	.word	0x00f42400
 800398c:	007a1200 	.word	0x007a1200

08003990 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003994:	4b03      	ldr	r3, [pc, #12]	; (80039a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003996:	681b      	ldr	r3, [r3, #0]
}
 8003998:	4618      	mov	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	2000000c 	.word	0x2000000c

080039a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039ac:	f7ff fff0 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039b0:	4602      	mov	r2, r0
 80039b2:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	0a9b      	lsrs	r3, r3, #10
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	4903      	ldr	r1, [pc, #12]	; (80039cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039be:	5ccb      	ldrb	r3, [r1, r3]
 80039c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40023800 	.word	0x40023800
 80039cc:	08008834 	.word	0x08008834

080039d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039d4:	f7ff ffdc 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039d8:	4602      	mov	r2, r0
 80039da:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	0b5b      	lsrs	r3, r3, #13
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	4903      	ldr	r1, [pc, #12]	; (80039f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039e6:	5ccb      	ldrb	r3, [r1, r3]
 80039e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	40023800 	.word	0x40023800
 80039f4:	08008834 	.word	0x08008834

080039f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b088      	sub	sp, #32
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a00:	2300      	movs	r3, #0
 8003a02:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a04:	2300      	movs	r3, #0
 8003a06:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a10:	2300      	movs	r3, #0
 8003a12:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d012      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a20:	4b69      	ldr	r3, [pc, #420]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a68      	ldr	r2, [pc, #416]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a26:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003a2a:	6093      	str	r3, [r2, #8]
 8003a2c:	4b66      	ldr	r3, [pc, #408]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a34:	4964      	ldr	r1, [pc, #400]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003a42:	2301      	movs	r3, #1
 8003a44:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d017      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a52:	4b5d      	ldr	r3, [pc, #372]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a60:	4959      	ldr	r1, [pc, #356]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a70:	d101      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003a72:	2301      	movs	r3, #1
 8003a74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d017      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a8e:	4b4e      	ldr	r3, [pc, #312]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a94:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9c:	494a      	ldr	r1, [pc, #296]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aac:	d101      	bne.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003aba:	2301      	movs	r3, #1
 8003abc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003aca:	2301      	movs	r3, #1
 8003acc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0320 	and.w	r3, r3, #32
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f000 808b 	beq.w	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003adc:	4b3a      	ldr	r3, [pc, #232]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae0:	4a39      	ldr	r2, [pc, #228]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ae8:	4b37      	ldr	r3, [pc, #220]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003af4:	4b35      	ldr	r3, [pc, #212]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a34      	ldr	r2, [pc, #208]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003afa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003afe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b00:	f7fe fa98 	bl	8002034 <HAL_GetTick>
 8003b04:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b08:	f7fe fa94 	bl	8002034 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	; 0x64
 8003b14:	d901      	bls.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e357      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b1a:	4b2c      	ldr	r3, [pc, #176]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0f0      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b26:	4b28      	ldr	r3, [pc, #160]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b2e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d035      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d02e      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b44:	4b20      	ldr	r3, [pc, #128]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b4c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b4e:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b52:	4a1d      	ldr	r2, [pc, #116]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b58:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b5e:	4a1a      	ldr	r2, [pc, #104]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b64:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b66:	4a18      	ldr	r2, [pc, #96]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b6c:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d114      	bne.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b78:	f7fe fa5c 	bl	8002034 <HAL_GetTick>
 8003b7c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b7e:	e00a      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b80:	f7fe fa58 	bl	8002034 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e319      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b96:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d0ee      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003baa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bae:	d111      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003bb0:	4b05      	ldr	r3, [pc, #20]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bbc:	4b04      	ldr	r3, [pc, #16]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003bbe:	400b      	ands	r3, r1
 8003bc0:	4901      	ldr	r1, [pc, #4]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
 8003bc6:	e00b      	b.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	40007000 	.word	0x40007000
 8003bd0:	0ffffcff 	.word	0x0ffffcff
 8003bd4:	4baa      	ldr	r3, [pc, #680]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	4aa9      	ldr	r2, [pc, #676]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bda:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003bde:	6093      	str	r3, [r2, #8]
 8003be0:	4ba7      	ldr	r3, [pc, #668]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003be2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bec:	49a4      	ldr	r1, [pc, #656]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0310 	and.w	r3, r3, #16
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d010      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003bfe:	4ba0      	ldr	r3, [pc, #640]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c04:	4a9e      	ldr	r2, [pc, #632]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c0a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003c0e:	4b9c      	ldr	r3, [pc, #624]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c10:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c18:	4999      	ldr	r1, [pc, #612]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00a      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c2c:	4b94      	ldr	r3, [pc, #592]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c3a:	4991      	ldr	r1, [pc, #580]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00a      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c4e:	4b8c      	ldr	r3, [pc, #560]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c5c:	4988      	ldr	r1, [pc, #544]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00a      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c70:	4b83      	ldr	r3, [pc, #524]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c7e:	4980      	ldr	r1, [pc, #512]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00a      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c92:	4b7b      	ldr	r3, [pc, #492]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca0:	4977      	ldr	r1, [pc, #476]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00a      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cb4:	4b72      	ldr	r3, [pc, #456]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cba:	f023 0203 	bic.w	r2, r3, #3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	496f      	ldr	r1, [pc, #444]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00a      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cd6:	4b6a      	ldr	r3, [pc, #424]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cdc:	f023 020c 	bic.w	r2, r3, #12
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ce4:	4966      	ldr	r1, [pc, #408]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00a      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cf8:	4b61      	ldr	r3, [pc, #388]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfe:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d06:	495e      	ldr	r1, [pc, #376]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00a      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d1a:	4b59      	ldr	r3, [pc, #356]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d20:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d28:	4955      	ldr	r1, [pc, #340]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00a      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d3c:	4b50      	ldr	r3, [pc, #320]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d4a:	494d      	ldr	r1, [pc, #308]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00a      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d5e:	4b48      	ldr	r3, [pc, #288]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d64:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6c:	4944      	ldr	r1, [pc, #272]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00a      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d80:	4b3f      	ldr	r3, [pc, #252]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d86:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8e:	493c      	ldr	r1, [pc, #240]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003da2:	4b37      	ldr	r3, [pc, #220]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003da8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db0:	4933      	ldr	r1, [pc, #204]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003dc4:	4b2e      	ldr	r3, [pc, #184]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dca:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dd2:	492b      	ldr	r1, [pc, #172]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d011      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003de6:	4b26      	ldr	r3, [pc, #152]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dec:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003df4:	4922      	ldr	r1, [pc, #136]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e04:	d101      	bne.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003e06:	2301      	movs	r3, #1
 8003e08:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0308 	and.w	r3, r3, #8
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003e16:	2301      	movs	r3, #1
 8003e18:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e26:	4b16      	ldr	r3, [pc, #88]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e2c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e34:	4912      	ldr	r1, [pc, #72]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00b      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e48:	4b0d      	ldr	r3, [pc, #52]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e4e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e58:	4909      	ldr	r1, [pc, #36]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d006      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 80d9 	beq.w	8004026 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e74:	4b02      	ldr	r3, [pc, #8]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a01      	ldr	r2, [pc, #4]	; (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e7e:	e001      	b.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003e80:	40023800 	.word	0x40023800
 8003e84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e86:	f7fe f8d5 	bl	8002034 <HAL_GetTick>
 8003e8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e8c:	e008      	b.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e8e:	f7fe f8d1 	bl	8002034 <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	2b64      	cmp	r3, #100	; 0x64
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e194      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ea0:	4b6c      	ldr	r3, [pc, #432]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1f0      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d021      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d11d      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ec0:	4b64      	ldr	r3, [pc, #400]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ec6:	0c1b      	lsrs	r3, r3, #16
 8003ec8:	f003 0303 	and.w	r3, r3, #3
 8003ecc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ece:	4b61      	ldr	r3, [pc, #388]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ed4:	0e1b      	lsrs	r3, r3, #24
 8003ed6:	f003 030f 	and.w	r3, r3, #15
 8003eda:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	019a      	lsls	r2, r3, #6
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	041b      	lsls	r3, r3, #16
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	061b      	lsls	r3, r3, #24
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	071b      	lsls	r3, r3, #28
 8003ef4:	4957      	ldr	r1, [pc, #348]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d004      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f10:	d00a      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d02e      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f26:	d129      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f28:	4b4a      	ldr	r3, [pc, #296]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f2e:	0c1b      	lsrs	r3, r3, #16
 8003f30:	f003 0303 	and.w	r3, r3, #3
 8003f34:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f36:	4b47      	ldr	r3, [pc, #284]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f3c:	0f1b      	lsrs	r3, r3, #28
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	019a      	lsls	r2, r3, #6
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	041b      	lsls	r3, r3, #16
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	061b      	lsls	r3, r3, #24
 8003f56:	431a      	orrs	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	071b      	lsls	r3, r3, #28
 8003f5c:	493d      	ldr	r1, [pc, #244]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f64:	4b3b      	ldr	r3, [pc, #236]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f6a:	f023 021f 	bic.w	r2, r3, #31
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	3b01      	subs	r3, #1
 8003f74:	4937      	ldr	r1, [pc, #220]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d01d      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f88:	4b32      	ldr	r3, [pc, #200]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f8e:	0e1b      	lsrs	r3, r3, #24
 8003f90:	f003 030f 	and.w	r3, r3, #15
 8003f94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f96:	4b2f      	ldr	r3, [pc, #188]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f9c:	0f1b      	lsrs	r3, r3, #28
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	019a      	lsls	r2, r3, #6
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	041b      	lsls	r3, r3, #16
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	061b      	lsls	r3, r3, #24
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	071b      	lsls	r3, r3, #28
 8003fbc:	4925      	ldr	r1, [pc, #148]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d011      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	019a      	lsls	r2, r3, #6
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	041b      	lsls	r3, r3, #16
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	061b      	lsls	r3, r3, #24
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	071b      	lsls	r3, r3, #28
 8003fec:	4919      	ldr	r1, [pc, #100]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ff4:	4b17      	ldr	r3, [pc, #92]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a16      	ldr	r2, [pc, #88]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ffa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ffe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004000:	f7fe f818 	bl	8002034 <HAL_GetTick>
 8004004:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004006:	e008      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004008:	f7fe f814 	bl	8002034 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	; 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e0d7      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800401a:	4b0e      	ldr	r3, [pc, #56]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d0f0      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	2b01      	cmp	r3, #1
 800402a:	f040 80cd 	bne.w	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800402e:	4b09      	ldr	r3, [pc, #36]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a08      	ldr	r2, [pc, #32]	; (8004054 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004038:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800403a:	f7fd fffb 	bl	8002034 <HAL_GetTick>
 800403e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004040:	e00a      	b.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004042:	f7fd fff7 	bl	8002034 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b64      	cmp	r3, #100	; 0x64
 800404e:	d903      	bls.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e0ba      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004054:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004058:	4b5e      	ldr	r3, [pc, #376]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004060:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004064:	d0ed      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004076:	2b00      	cmp	r3, #0
 8004078:	d009      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004082:	2b00      	cmp	r3, #0
 8004084:	d02e      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	2b00      	cmp	r3, #0
 800408c:	d12a      	bne.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800408e:	4b51      	ldr	r3, [pc, #324]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004094:	0c1b      	lsrs	r3, r3, #16
 8004096:	f003 0303 	and.w	r3, r3, #3
 800409a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800409c:	4b4d      	ldr	r3, [pc, #308]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a2:	0f1b      	lsrs	r3, r3, #28
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	019a      	lsls	r2, r3, #6
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	041b      	lsls	r3, r3, #16
 80040b4:	431a      	orrs	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	061b      	lsls	r3, r3, #24
 80040bc:	431a      	orrs	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	071b      	lsls	r3, r3, #28
 80040c2:	4944      	ldr	r1, [pc, #272]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80040ca:	4b42      	ldr	r3, [pc, #264]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040d0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d8:	3b01      	subs	r3, #1
 80040da:	021b      	lsls	r3, r3, #8
 80040dc:	493d      	ldr	r1, [pc, #244]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d022      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040f8:	d11d      	bne.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040fa:	4b36      	ldr	r3, [pc, #216]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004100:	0e1b      	lsrs	r3, r3, #24
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004108:	4b32      	ldr	r3, [pc, #200]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800410a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800410e:	0f1b      	lsrs	r3, r3, #28
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	019a      	lsls	r2, r3, #6
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	041b      	lsls	r3, r3, #16
 8004122:	431a      	orrs	r2, r3
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	061b      	lsls	r3, r3, #24
 8004128:	431a      	orrs	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	071b      	lsls	r3, r3, #28
 800412e:	4929      	ldr	r1, [pc, #164]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0308 	and.w	r3, r3, #8
 800413e:	2b00      	cmp	r3, #0
 8004140:	d028      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004142:	4b24      	ldr	r3, [pc, #144]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004148:	0e1b      	lsrs	r3, r3, #24
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004150:	4b20      	ldr	r3, [pc, #128]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004156:	0c1b      	lsrs	r3, r3, #16
 8004158:	f003 0303 	and.w	r3, r3, #3
 800415c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	019a      	lsls	r2, r3, #6
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	041b      	lsls	r3, r3, #16
 8004168:	431a      	orrs	r2, r3
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	061b      	lsls	r3, r3, #24
 800416e:	431a      	orrs	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	071b      	lsls	r3, r3, #28
 8004176:	4917      	ldr	r1, [pc, #92]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800417e:	4b15      	ldr	r3, [pc, #84]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004180:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004184:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	4911      	ldr	r1, [pc, #68]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800418e:	4313      	orrs	r3, r2
 8004190:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004194:	4b0f      	ldr	r3, [pc, #60]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a0e      	ldr	r2, [pc, #56]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800419a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800419e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a0:	f7fd ff48 	bl	8002034 <HAL_GetTick>
 80041a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80041a8:	f7fd ff44 	bl	8002034 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b64      	cmp	r3, #100	; 0x64
 80041b4:	d901      	bls.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e007      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041ba:	4b06      	ldr	r3, [pc, #24]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041c6:	d1ef      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3720      	adds	r7, #32
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	40023800 	.word	0x40023800

080041d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d101      	bne.n	80041ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e049      	b.n	800427e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f7fd fc1c 	bl	8001a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3304      	adds	r3, #4
 8004214:	4619      	mov	r1, r3
 8004216:	4610      	mov	r0, r2
 8004218:	f000 ffae 	bl	8005178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b01      	cmp	r3, #1
 800429a:	d001      	beq.n	80042a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e054      	b.n	800434a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 0201 	orr.w	r2, r2, #1
 80042b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a26      	ldr	r2, [pc, #152]	; (8004358 <HAL_TIM_Base_Start_IT+0xd0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d022      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ca:	d01d      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a22      	ldr	r2, [pc, #136]	; (800435c <HAL_TIM_Base_Start_IT+0xd4>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d018      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a21      	ldr	r2, [pc, #132]	; (8004360 <HAL_TIM_Base_Start_IT+0xd8>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d013      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a1f      	ldr	r2, [pc, #124]	; (8004364 <HAL_TIM_Base_Start_IT+0xdc>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d00e      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1e      	ldr	r2, [pc, #120]	; (8004368 <HAL_TIM_Base_Start_IT+0xe0>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d009      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a1c      	ldr	r2, [pc, #112]	; (800436c <HAL_TIM_Base_Start_IT+0xe4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d004      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x80>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a1b      	ldr	r2, [pc, #108]	; (8004370 <HAL_TIM_Base_Start_IT+0xe8>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d115      	bne.n	8004334 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689a      	ldr	r2, [r3, #8]
 800430e:	4b19      	ldr	r3, [pc, #100]	; (8004374 <HAL_TIM_Base_Start_IT+0xec>)
 8004310:	4013      	ands	r3, r2
 8004312:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b06      	cmp	r3, #6
 8004318:	d015      	beq.n	8004346 <HAL_TIM_Base_Start_IT+0xbe>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004320:	d011      	beq.n	8004346 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f042 0201 	orr.w	r2, r2, #1
 8004330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004332:	e008      	b.n	8004346 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f042 0201 	orr.w	r2, r2, #1
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	e000      	b.n	8004348 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004346:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40010000 	.word	0x40010000
 800435c:	40000400 	.word	0x40000400
 8004360:	40000800 	.word	0x40000800
 8004364:	40000c00 	.word	0x40000c00
 8004368:	40010400 	.word	0x40010400
 800436c:	40014000 	.word	0x40014000
 8004370:	40001800 	.word	0x40001800
 8004374:	00010007 	.word	0x00010007

08004378 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e049      	b.n	800441e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 f841 	bl	8004426 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	4619      	mov	r1, r3
 80043b6:	4610      	mov	r0, r2
 80043b8:	f000 fede 	bl	8005178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004426:	b480      	push	{r7}
 8004428:	b083      	sub	sp, #12
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800442e:	bf00      	nop
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
	...

0800443c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d109      	bne.n	8004460 <HAL_TIM_PWM_Start+0x24>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b01      	cmp	r3, #1
 8004456:	bf14      	ite	ne
 8004458:	2301      	movne	r3, #1
 800445a:	2300      	moveq	r3, #0
 800445c:	b2db      	uxtb	r3, r3
 800445e:	e03c      	b.n	80044da <HAL_TIM_PWM_Start+0x9e>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2b04      	cmp	r3, #4
 8004464:	d109      	bne.n	800447a <HAL_TIM_PWM_Start+0x3e>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b01      	cmp	r3, #1
 8004470:	bf14      	ite	ne
 8004472:	2301      	movne	r3, #1
 8004474:	2300      	moveq	r3, #0
 8004476:	b2db      	uxtb	r3, r3
 8004478:	e02f      	b.n	80044da <HAL_TIM_PWM_Start+0x9e>
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b08      	cmp	r3, #8
 800447e:	d109      	bne.n	8004494 <HAL_TIM_PWM_Start+0x58>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b01      	cmp	r3, #1
 800448a:	bf14      	ite	ne
 800448c:	2301      	movne	r3, #1
 800448e:	2300      	moveq	r3, #0
 8004490:	b2db      	uxtb	r3, r3
 8004492:	e022      	b.n	80044da <HAL_TIM_PWM_Start+0x9e>
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	2b0c      	cmp	r3, #12
 8004498:	d109      	bne.n	80044ae <HAL_TIM_PWM_Start+0x72>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	bf14      	ite	ne
 80044a6:	2301      	movne	r3, #1
 80044a8:	2300      	moveq	r3, #0
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	e015      	b.n	80044da <HAL_TIM_PWM_Start+0x9e>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b10      	cmp	r3, #16
 80044b2:	d109      	bne.n	80044c8 <HAL_TIM_PWM_Start+0x8c>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b01      	cmp	r3, #1
 80044be:	bf14      	ite	ne
 80044c0:	2301      	movne	r3, #1
 80044c2:	2300      	moveq	r3, #0
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	e008      	b.n	80044da <HAL_TIM_PWM_Start+0x9e>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	bf14      	ite	ne
 80044d4:	2301      	movne	r3, #1
 80044d6:	2300      	moveq	r3, #0
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e092      	b.n	8004608 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d104      	bne.n	80044f2 <HAL_TIM_PWM_Start+0xb6>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044f0:	e023      	b.n	800453a <HAL_TIM_PWM_Start+0xfe>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d104      	bne.n	8004502 <HAL_TIM_PWM_Start+0xc6>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004500:	e01b      	b.n	800453a <HAL_TIM_PWM_Start+0xfe>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	2b08      	cmp	r3, #8
 8004506:	d104      	bne.n	8004512 <HAL_TIM_PWM_Start+0xd6>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004510:	e013      	b.n	800453a <HAL_TIM_PWM_Start+0xfe>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b0c      	cmp	r3, #12
 8004516:	d104      	bne.n	8004522 <HAL_TIM_PWM_Start+0xe6>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004520:	e00b      	b.n	800453a <HAL_TIM_PWM_Start+0xfe>
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b10      	cmp	r3, #16
 8004526:	d104      	bne.n	8004532 <HAL_TIM_PWM_Start+0xf6>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004530:	e003      	b.n	800453a <HAL_TIM_PWM_Start+0xfe>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2202      	movs	r2, #2
 8004536:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2201      	movs	r2, #1
 8004540:	6839      	ldr	r1, [r7, #0]
 8004542:	4618      	mov	r0, r3
 8004544:	f001 fada 	bl	8005afc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a30      	ldr	r2, [pc, #192]	; (8004610 <HAL_TIM_PWM_Start+0x1d4>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d004      	beq.n	800455c <HAL_TIM_PWM_Start+0x120>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a2f      	ldr	r2, [pc, #188]	; (8004614 <HAL_TIM_PWM_Start+0x1d8>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d101      	bne.n	8004560 <HAL_TIM_PWM_Start+0x124>
 800455c:	2301      	movs	r3, #1
 800455e:	e000      	b.n	8004562 <HAL_TIM_PWM_Start+0x126>
 8004560:	2300      	movs	r3, #0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d007      	beq.n	8004576 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004574:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a25      	ldr	r2, [pc, #148]	; (8004610 <HAL_TIM_PWM_Start+0x1d4>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d022      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004588:	d01d      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a22      	ldr	r2, [pc, #136]	; (8004618 <HAL_TIM_PWM_Start+0x1dc>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d018      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a20      	ldr	r2, [pc, #128]	; (800461c <HAL_TIM_PWM_Start+0x1e0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d013      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a1f      	ldr	r2, [pc, #124]	; (8004620 <HAL_TIM_PWM_Start+0x1e4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d00e      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a19      	ldr	r2, [pc, #100]	; (8004614 <HAL_TIM_PWM_Start+0x1d8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d009      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a1b      	ldr	r2, [pc, #108]	; (8004624 <HAL_TIM_PWM_Start+0x1e8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d004      	beq.n	80045c6 <HAL_TIM_PWM_Start+0x18a>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a19      	ldr	r2, [pc, #100]	; (8004628 <HAL_TIM_PWM_Start+0x1ec>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d115      	bne.n	80045f2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689a      	ldr	r2, [r3, #8]
 80045cc:	4b17      	ldr	r3, [pc, #92]	; (800462c <HAL_TIM_PWM_Start+0x1f0>)
 80045ce:	4013      	ands	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2b06      	cmp	r3, #6
 80045d6:	d015      	beq.n	8004604 <HAL_TIM_PWM_Start+0x1c8>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045de:	d011      	beq.n	8004604 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 0201 	orr.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f0:	e008      	b.n	8004604 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0201 	orr.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	e000      	b.n	8004606 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004604:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40010000 	.word	0x40010000
 8004614:	40010400 	.word	0x40010400
 8004618:	40000400 	.word	0x40000400
 800461c:	40000800 	.word	0x40000800
 8004620:	40000c00 	.word	0x40000c00
 8004624:	40014000 	.word	0x40014000
 8004628:	40001800 	.word	0x40001800
 800462c:	00010007 	.word	0x00010007

08004630 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e049      	b.n	80046d6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d106      	bne.n	800465c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7fd f9a4 	bl	80019a4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3304      	adds	r3, #4
 800466c:	4619      	mov	r1, r3
 800466e:	4610      	mov	r0, r2
 8004670:	f000 fd82 	bl	8005178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
	...

080046e0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ea:	2300      	movs	r3, #0
 80046ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d104      	bne.n	80046fe <HAL_TIM_IC_Start_IT+0x1e>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	e023      	b.n	8004746 <HAL_TIM_IC_Start_IT+0x66>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b04      	cmp	r3, #4
 8004702:	d104      	bne.n	800470e <HAL_TIM_IC_Start_IT+0x2e>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800470a:	b2db      	uxtb	r3, r3
 800470c:	e01b      	b.n	8004746 <HAL_TIM_IC_Start_IT+0x66>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b08      	cmp	r3, #8
 8004712:	d104      	bne.n	800471e <HAL_TIM_IC_Start_IT+0x3e>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800471a:	b2db      	uxtb	r3, r3
 800471c:	e013      	b.n	8004746 <HAL_TIM_IC_Start_IT+0x66>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b0c      	cmp	r3, #12
 8004722:	d104      	bne.n	800472e <HAL_TIM_IC_Start_IT+0x4e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800472a:	b2db      	uxtb	r3, r3
 800472c:	e00b      	b.n	8004746 <HAL_TIM_IC_Start_IT+0x66>
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	2b10      	cmp	r3, #16
 8004732:	d104      	bne.n	800473e <HAL_TIM_IC_Start_IT+0x5e>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800473a:	b2db      	uxtb	r3, r3
 800473c:	e003      	b.n	8004746 <HAL_TIM_IC_Start_IT+0x66>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004744:	b2db      	uxtb	r3, r3
 8004746:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d104      	bne.n	8004758 <HAL_TIM_IC_Start_IT+0x78>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e013      	b.n	8004780 <HAL_TIM_IC_Start_IT+0xa0>
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2b04      	cmp	r3, #4
 800475c:	d104      	bne.n	8004768 <HAL_TIM_IC_Start_IT+0x88>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004764:	b2db      	uxtb	r3, r3
 8004766:	e00b      	b.n	8004780 <HAL_TIM_IC_Start_IT+0xa0>
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	2b08      	cmp	r3, #8
 800476c:	d104      	bne.n	8004778 <HAL_TIM_IC_Start_IT+0x98>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004774:	b2db      	uxtb	r3, r3
 8004776:	e003      	b.n	8004780 <HAL_TIM_IC_Start_IT+0xa0>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800477e:	b2db      	uxtb	r3, r3
 8004780:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004782:	7bbb      	ldrb	r3, [r7, #14]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d102      	bne.n	800478e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004788:	7b7b      	ldrb	r3, [r7, #13]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d001      	beq.n	8004792 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e0e2      	b.n	8004958 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d104      	bne.n	80047a2 <HAL_TIM_IC_Start_IT+0xc2>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047a0:	e023      	b.n	80047ea <HAL_TIM_IC_Start_IT+0x10a>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2b04      	cmp	r3, #4
 80047a6:	d104      	bne.n	80047b2 <HAL_TIM_IC_Start_IT+0xd2>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047b0:	e01b      	b.n	80047ea <HAL_TIM_IC_Start_IT+0x10a>
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b08      	cmp	r3, #8
 80047b6:	d104      	bne.n	80047c2 <HAL_TIM_IC_Start_IT+0xe2>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047c0:	e013      	b.n	80047ea <HAL_TIM_IC_Start_IT+0x10a>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b0c      	cmp	r3, #12
 80047c6:	d104      	bne.n	80047d2 <HAL_TIM_IC_Start_IT+0xf2>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2202      	movs	r2, #2
 80047cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80047d0:	e00b      	b.n	80047ea <HAL_TIM_IC_Start_IT+0x10a>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b10      	cmp	r3, #16
 80047d6:	d104      	bne.n	80047e2 <HAL_TIM_IC_Start_IT+0x102>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047e0:	e003      	b.n	80047ea <HAL_TIM_IC_Start_IT+0x10a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d104      	bne.n	80047fa <HAL_TIM_IC_Start_IT+0x11a>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047f8:	e013      	b.n	8004822 <HAL_TIM_IC_Start_IT+0x142>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d104      	bne.n	800480a <HAL_TIM_IC_Start_IT+0x12a>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004808:	e00b      	b.n	8004822 <HAL_TIM_IC_Start_IT+0x142>
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b08      	cmp	r3, #8
 800480e:	d104      	bne.n	800481a <HAL_TIM_IC_Start_IT+0x13a>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2202      	movs	r2, #2
 8004814:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004818:	e003      	b.n	8004822 <HAL_TIM_IC_Start_IT+0x142>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b0c      	cmp	r3, #12
 8004826:	d841      	bhi.n	80048ac <HAL_TIM_IC_Start_IT+0x1cc>
 8004828:	a201      	add	r2, pc, #4	; (adr r2, 8004830 <HAL_TIM_IC_Start_IT+0x150>)
 800482a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482e:	bf00      	nop
 8004830:	08004865 	.word	0x08004865
 8004834:	080048ad 	.word	0x080048ad
 8004838:	080048ad 	.word	0x080048ad
 800483c:	080048ad 	.word	0x080048ad
 8004840:	08004877 	.word	0x08004877
 8004844:	080048ad 	.word	0x080048ad
 8004848:	080048ad 	.word	0x080048ad
 800484c:	080048ad 	.word	0x080048ad
 8004850:	08004889 	.word	0x08004889
 8004854:	080048ad 	.word	0x080048ad
 8004858:	080048ad 	.word	0x080048ad
 800485c:	080048ad 	.word	0x080048ad
 8004860:	0800489b 	.word	0x0800489b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68da      	ldr	r2, [r3, #12]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0202 	orr.w	r2, r2, #2
 8004872:	60da      	str	r2, [r3, #12]
      break;
 8004874:	e01d      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 0204 	orr.w	r2, r2, #4
 8004884:	60da      	str	r2, [r3, #12]
      break;
 8004886:	e014      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0208 	orr.w	r2, r2, #8
 8004896:	60da      	str	r2, [r3, #12]
      break;
 8004898:	e00b      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68da      	ldr	r2, [r3, #12]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f042 0210 	orr.w	r2, r2, #16
 80048a8:	60da      	str	r2, [r3, #12]
      break;
 80048aa:	e002      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	73fb      	strb	r3, [r7, #15]
      break;
 80048b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80048b2:	7bfb      	ldrb	r3, [r7, #15]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d14e      	bne.n	8004956 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2201      	movs	r2, #1
 80048be:	6839      	ldr	r1, [r7, #0]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f001 f91b 	bl	8005afc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a25      	ldr	r2, [pc, #148]	; (8004960 <HAL_TIM_IC_Start_IT+0x280>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d022      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d8:	d01d      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a21      	ldr	r2, [pc, #132]	; (8004964 <HAL_TIM_IC_Start_IT+0x284>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d018      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a1f      	ldr	r2, [pc, #124]	; (8004968 <HAL_TIM_IC_Start_IT+0x288>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d013      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1e      	ldr	r2, [pc, #120]	; (800496c <HAL_TIM_IC_Start_IT+0x28c>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d00e      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a1c      	ldr	r2, [pc, #112]	; (8004970 <HAL_TIM_IC_Start_IT+0x290>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d009      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a1b      	ldr	r2, [pc, #108]	; (8004974 <HAL_TIM_IC_Start_IT+0x294>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d004      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x236>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a19      	ldr	r2, [pc, #100]	; (8004978 <HAL_TIM_IC_Start_IT+0x298>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d115      	bne.n	8004942 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	4b17      	ldr	r3, [pc, #92]	; (800497c <HAL_TIM_IC_Start_IT+0x29c>)
 800491e:	4013      	ands	r3, r2
 8004920:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b06      	cmp	r3, #6
 8004926:	d015      	beq.n	8004954 <HAL_TIM_IC_Start_IT+0x274>
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800492e:	d011      	beq.n	8004954 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004940:	e008      	b.n	8004954 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	e000      	b.n	8004956 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004954:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004956:	7bfb      	ldrb	r3, [r7, #15]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	40010000 	.word	0x40010000
 8004964:	40000400 	.word	0x40000400
 8004968:	40000800 	.word	0x40000800
 800496c:	40000c00 	.word	0x40000c00
 8004970:	40010400 	.word	0x40010400
 8004974:	40014000 	.word	0x40014000
 8004978:	40001800 	.word	0x40001800
 800497c:	00010007 	.word	0x00010007

08004980 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b02      	cmp	r3, #2
 8004994:	d122      	bne.n	80049dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f003 0302 	and.w	r3, r3, #2
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d11b      	bne.n	80049dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0202 	mvn.w	r2, #2
 80049ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7fc f9e0 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 80049c8:	e005      	b.n	80049d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 fbb6 	bl	800513c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fbbd 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f003 0304 	and.w	r3, r3, #4
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d122      	bne.n	8004a30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d11b      	bne.n	8004a30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0204 	mvn.w	r2, #4
 8004a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2202      	movs	r2, #2
 8004a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7fc f9b6 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8004a1c:	e005      	b.n	8004a2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 fb8c 	bl	800513c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 fb93 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b08      	cmp	r3, #8
 8004a3c:	d122      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f003 0308 	and.w	r3, r3, #8
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d11b      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f06f 0208 	mvn.w	r2, #8
 8004a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2204      	movs	r2, #4
 8004a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	69db      	ldr	r3, [r3, #28]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fc f98c 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8004a70:	e005      	b.n	8004a7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 fb62 	bl	800513c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 fb69 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f003 0310 	and.w	r3, r3, #16
 8004a8e:	2b10      	cmp	r3, #16
 8004a90:	d122      	bne.n	8004ad8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 0310 	and.w	r3, r3, #16
 8004a9c:	2b10      	cmp	r3, #16
 8004a9e:	d11b      	bne.n	8004ad8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0210 	mvn.w	r2, #16
 8004aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2208      	movs	r2, #8
 8004aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7fc f962 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8004ac4:	e005      	b.n	8004ad2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 fb38 	bl	800513c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fb3f 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d10e      	bne.n	8004b04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d107      	bne.n	8004b04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f06f 0201 	mvn.w	r2, #1
 8004afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f7fc fa72 	bl	8000fe8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0e:	2b80      	cmp	r3, #128	; 0x80
 8004b10:	d10e      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b1c:	2b80      	cmp	r3, #128	; 0x80
 8004b1e:	d107      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f001 f8a4 	bl	8005c78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b3e:	d10e      	bne.n	8004b5e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b4a:	2b80      	cmp	r3, #128	; 0x80
 8004b4c:	d107      	bne.n	8004b5e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f001 f897 	bl	8005c8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b68:	2b40      	cmp	r3, #64	; 0x40
 8004b6a:	d10e      	bne.n	8004b8a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b76:	2b40      	cmp	r3, #64	; 0x40
 8004b78:	d107      	bne.n	8004b8a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 faed 	bl	8005164 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	f003 0320 	and.w	r3, r3, #32
 8004b94:	2b20      	cmp	r3, #32
 8004b96:	d10e      	bne.n	8004bb6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f003 0320 	and.w	r3, r3, #32
 8004ba2:	2b20      	cmp	r3, #32
 8004ba4:	d107      	bne.n	8004bb6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f06f 0220 	mvn.w	r2, #32
 8004bae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f001 f857 	bl	8005c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bb6:	bf00      	nop
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b086      	sub	sp, #24
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d101      	bne.n	8004bdc <HAL_TIM_IC_ConfigChannel+0x1e>
 8004bd8:	2302      	movs	r3, #2
 8004bda:	e088      	b.n	8004cee <HAL_TIM_IC_ConfigChannel+0x130>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d11b      	bne.n	8004c22 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004bfa:	f000 fdbb 	bl	8005774 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	699a      	ldr	r2, [r3, #24]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 020c 	bic.w	r2, r2, #12
 8004c0c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6999      	ldr	r1, [r3, #24]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	619a      	str	r2, [r3, #24]
 8004c20:	e060      	b.n	8004ce4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d11c      	bne.n	8004c62 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004c38:	f000 fe3f 	bl	80058ba <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699a      	ldr	r2, [r3, #24]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c4a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6999      	ldr	r1, [r3, #24]
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	021a      	lsls	r2, r3, #8
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	619a      	str	r2, [r3, #24]
 8004c60:	e040      	b.n	8004ce4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d11b      	bne.n	8004ca0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004c78:	f000 fe8c 	bl	8005994 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	69da      	ldr	r2, [r3, #28]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 020c 	bic.w	r2, r2, #12
 8004c8a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	69d9      	ldr	r1, [r3, #28]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	689a      	ldr	r2, [r3, #8]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	61da      	str	r2, [r3, #28]
 8004c9e:	e021      	b.n	8004ce4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b0c      	cmp	r3, #12
 8004ca4:	d11c      	bne.n	8004ce0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004cb6:	f000 fea9 	bl	8005a0c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	69da      	ldr	r2, [r3, #28]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004cc8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	69d9      	ldr	r1, [r3, #28]
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	021a      	lsls	r2, r3, #8
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	61da      	str	r2, [r3, #28]
 8004cde:	e001      	b.n	8004ce4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004cec:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3718      	adds	r7, #24
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
	...

08004cf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d101      	bne.n	8004d16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d12:	2302      	movs	r3, #2
 8004d14:	e0ff      	b.n	8004f16 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b14      	cmp	r3, #20
 8004d22:	f200 80f0 	bhi.w	8004f06 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004d26:	a201      	add	r2, pc, #4	; (adr r2, 8004d2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d81 	.word	0x08004d81
 8004d30:	08004f07 	.word	0x08004f07
 8004d34:	08004f07 	.word	0x08004f07
 8004d38:	08004f07 	.word	0x08004f07
 8004d3c:	08004dc1 	.word	0x08004dc1
 8004d40:	08004f07 	.word	0x08004f07
 8004d44:	08004f07 	.word	0x08004f07
 8004d48:	08004f07 	.word	0x08004f07
 8004d4c:	08004e03 	.word	0x08004e03
 8004d50:	08004f07 	.word	0x08004f07
 8004d54:	08004f07 	.word	0x08004f07
 8004d58:	08004f07 	.word	0x08004f07
 8004d5c:	08004e43 	.word	0x08004e43
 8004d60:	08004f07 	.word	0x08004f07
 8004d64:	08004f07 	.word	0x08004f07
 8004d68:	08004f07 	.word	0x08004f07
 8004d6c:	08004e85 	.word	0x08004e85
 8004d70:	08004f07 	.word	0x08004f07
 8004d74:	08004f07 	.word	0x08004f07
 8004d78:	08004f07 	.word	0x08004f07
 8004d7c:	08004ec5 	.word	0x08004ec5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68b9      	ldr	r1, [r7, #8]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 fa96 	bl	80052b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699a      	ldr	r2, [r3, #24]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f042 0208 	orr.w	r2, r2, #8
 8004d9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699a      	ldr	r2, [r3, #24]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f022 0204 	bic.w	r2, r2, #4
 8004daa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6999      	ldr	r1, [r3, #24]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	691a      	ldr	r2, [r3, #16]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	619a      	str	r2, [r3, #24]
      break;
 8004dbe:	e0a5      	b.n	8004f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fae8 	bl	800539c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699a      	ldr	r2, [r3, #24]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699a      	ldr	r2, [r3, #24]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6999      	ldr	r1, [r3, #24]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	021a      	lsls	r2, r3, #8
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	619a      	str	r2, [r3, #24]
      break;
 8004e00:	e084      	b.n	8004f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68b9      	ldr	r1, [r7, #8]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f000 fb3f 	bl	800548c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	69da      	ldr	r2, [r3, #28]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0208 	orr.w	r2, r2, #8
 8004e1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	69da      	ldr	r2, [r3, #28]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 0204 	bic.w	r2, r2, #4
 8004e2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	69d9      	ldr	r1, [r3, #28]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	691a      	ldr	r2, [r3, #16]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	61da      	str	r2, [r3, #28]
      break;
 8004e40:	e064      	b.n	8004f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fb95 	bl	8005578 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69da      	ldr	r2, [r3, #28]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69da      	ldr	r2, [r3, #28]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69d9      	ldr	r1, [r3, #28]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	021a      	lsls	r2, r3, #8
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	61da      	str	r2, [r3, #28]
      break;
 8004e82:	e043      	b.n	8004f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68b9      	ldr	r1, [r7, #8]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 fbcc 	bl	8005628 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f042 0208 	orr.w	r2, r2, #8
 8004e9e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0204 	bic.w	r2, r2, #4
 8004eae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	691a      	ldr	r2, [r3, #16]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004ec2:	e023      	b.n	8004f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68b9      	ldr	r1, [r7, #8]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 fbfe 	bl	80056cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ede:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	021a      	lsls	r2, r3, #8
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	430a      	orrs	r2, r1
 8004f02:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004f04:	e002      	b.n	8004f0c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	75fb      	strb	r3, [r7, #23]
      break;
 8004f0a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3718      	adds	r7, #24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop

08004f20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <HAL_TIM_ConfigClockSource+0x1c>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e0b4      	b.n	80050a6 <HAL_TIM_ConfigClockSource+0x186>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	4b56      	ldr	r3, [pc, #344]	; (80050b0 <HAL_TIM_ConfigClockSource+0x190>)
 8004f58:	4013      	ands	r3, r2
 8004f5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f74:	d03e      	beq.n	8004ff4 <HAL_TIM_ConfigClockSource+0xd4>
 8004f76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f7a:	f200 8087 	bhi.w	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f82:	f000 8086 	beq.w	8005092 <HAL_TIM_ConfigClockSource+0x172>
 8004f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f8a:	d87f      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f8c:	2b70      	cmp	r3, #112	; 0x70
 8004f8e:	d01a      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0xa6>
 8004f90:	2b70      	cmp	r3, #112	; 0x70
 8004f92:	d87b      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f94:	2b60      	cmp	r3, #96	; 0x60
 8004f96:	d050      	beq.n	800503a <HAL_TIM_ConfigClockSource+0x11a>
 8004f98:	2b60      	cmp	r3, #96	; 0x60
 8004f9a:	d877      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f9c:	2b50      	cmp	r3, #80	; 0x50
 8004f9e:	d03c      	beq.n	800501a <HAL_TIM_ConfigClockSource+0xfa>
 8004fa0:	2b50      	cmp	r3, #80	; 0x50
 8004fa2:	d873      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fa4:	2b40      	cmp	r3, #64	; 0x40
 8004fa6:	d058      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x13a>
 8004fa8:	2b40      	cmp	r3, #64	; 0x40
 8004faa:	d86f      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fac:	2b30      	cmp	r3, #48	; 0x30
 8004fae:	d064      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fb0:	2b30      	cmp	r3, #48	; 0x30
 8004fb2:	d86b      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fb4:	2b20      	cmp	r3, #32
 8004fb6:	d060      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d867      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d05c      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fc0:	2b10      	cmp	r3, #16
 8004fc2:	d05a      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fc4:	e062      	b.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fd6:	f000 fd71 	bl	8005abc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004fe8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	609a      	str	r2, [r3, #8]
      break;
 8004ff2:	e04f      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005004:	f000 fd5a 	bl	8005abc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005016:	609a      	str	r2, [r3, #8]
      break;
 8005018:	e03c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005026:	461a      	mov	r2, r3
 8005028:	f000 fc18 	bl	800585c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2150      	movs	r1, #80	; 0x50
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fd27 	bl	8005a86 <TIM_ITRx_SetConfig>
      break;
 8005038:	e02c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005046:	461a      	mov	r2, r3
 8005048:	f000 fc74 	bl	8005934 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2160      	movs	r1, #96	; 0x60
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fd17 	bl	8005a86 <TIM_ITRx_SetConfig>
      break;
 8005058:	e01c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005066:	461a      	mov	r2, r3
 8005068:	f000 fbf8 	bl	800585c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2140      	movs	r1, #64	; 0x40
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fd07 	bl	8005a86 <TIM_ITRx_SetConfig>
      break;
 8005078:	e00c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4619      	mov	r1, r3
 8005084:	4610      	mov	r0, r2
 8005086:	f000 fcfe 	bl	8005a86 <TIM_ITRx_SetConfig>
      break;
 800508a:	e003      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	73fb      	strb	r3, [r7, #15]
      break;
 8005090:	e000      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005092:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	fffeff88 	.word	0xfffeff88

080050b4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b0c      	cmp	r3, #12
 80050c6:	d831      	bhi.n	800512c <HAL_TIM_ReadCapturedValue+0x78>
 80050c8:	a201      	add	r2, pc, #4	; (adr r2, 80050d0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80050ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ce:	bf00      	nop
 80050d0:	08005105 	.word	0x08005105
 80050d4:	0800512d 	.word	0x0800512d
 80050d8:	0800512d 	.word	0x0800512d
 80050dc:	0800512d 	.word	0x0800512d
 80050e0:	0800510f 	.word	0x0800510f
 80050e4:	0800512d 	.word	0x0800512d
 80050e8:	0800512d 	.word	0x0800512d
 80050ec:	0800512d 	.word	0x0800512d
 80050f0:	08005119 	.word	0x08005119
 80050f4:	0800512d 	.word	0x0800512d
 80050f8:	0800512d 	.word	0x0800512d
 80050fc:	0800512d 	.word	0x0800512d
 8005100:	08005123 	.word	0x08005123
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800510a:	60fb      	str	r3, [r7, #12]

      break;
 800510c:	e00f      	b.n	800512e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005114:	60fb      	str	r3, [r7, #12]

      break;
 8005116:	e00a      	b.n	800512e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800511e:	60fb      	str	r3, [r7, #12]

      break;
 8005120:	e005      	b.n	800512e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005128:	60fb      	str	r3, [r7, #12]

      break;
 800512a:	e000      	b.n	800512e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800512c:	bf00      	nop
  }

  return tmpreg;
 800512e:	68fb      	ldr	r3, [r7, #12]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a40      	ldr	r2, [pc, #256]	; (800528c <TIM_Base_SetConfig+0x114>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d013      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005196:	d00f      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a3d      	ldr	r2, [pc, #244]	; (8005290 <TIM_Base_SetConfig+0x118>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d00b      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a3c      	ldr	r2, [pc, #240]	; (8005294 <TIM_Base_SetConfig+0x11c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d007      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a3b      	ldr	r2, [pc, #236]	; (8005298 <TIM_Base_SetConfig+0x120>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d003      	beq.n	80051b8 <TIM_Base_SetConfig+0x40>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a3a      	ldr	r2, [pc, #232]	; (800529c <TIM_Base_SetConfig+0x124>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d108      	bne.n	80051ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a2f      	ldr	r2, [pc, #188]	; (800528c <TIM_Base_SetConfig+0x114>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d02b      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051d8:	d027      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a2c      	ldr	r2, [pc, #176]	; (8005290 <TIM_Base_SetConfig+0x118>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d023      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a2b      	ldr	r2, [pc, #172]	; (8005294 <TIM_Base_SetConfig+0x11c>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d01f      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a2a      	ldr	r2, [pc, #168]	; (8005298 <TIM_Base_SetConfig+0x120>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d01b      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a29      	ldr	r2, [pc, #164]	; (800529c <TIM_Base_SetConfig+0x124>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d017      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a28      	ldr	r2, [pc, #160]	; (80052a0 <TIM_Base_SetConfig+0x128>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d013      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a27      	ldr	r2, [pc, #156]	; (80052a4 <TIM_Base_SetConfig+0x12c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d00f      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a26      	ldr	r2, [pc, #152]	; (80052a8 <TIM_Base_SetConfig+0x130>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00b      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a25      	ldr	r2, [pc, #148]	; (80052ac <TIM_Base_SetConfig+0x134>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d007      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a24      	ldr	r2, [pc, #144]	; (80052b0 <TIM_Base_SetConfig+0x138>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d003      	beq.n	800522a <TIM_Base_SetConfig+0xb2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a23      	ldr	r2, [pc, #140]	; (80052b4 <TIM_Base_SetConfig+0x13c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d108      	bne.n	800523c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005230:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	4313      	orrs	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689a      	ldr	r2, [r3, #8]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a0a      	ldr	r2, [pc, #40]	; (800528c <TIM_Base_SetConfig+0x114>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d003      	beq.n	8005270 <TIM_Base_SetConfig+0xf8>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a0c      	ldr	r2, [pc, #48]	; (800529c <TIM_Base_SetConfig+0x124>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d103      	bne.n	8005278 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	691a      	ldr	r2, [r3, #16]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	615a      	str	r2, [r3, #20]
}
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40010000 	.word	0x40010000
 8005290:	40000400 	.word	0x40000400
 8005294:	40000800 	.word	0x40000800
 8005298:	40000c00 	.word	0x40000c00
 800529c:	40010400 	.word	0x40010400
 80052a0:	40014000 	.word	0x40014000
 80052a4:	40014400 	.word	0x40014400
 80052a8:	40014800 	.word	0x40014800
 80052ac:	40001800 	.word	0x40001800
 80052b0:	40001c00 	.word	0x40001c00
 80052b4:	40002000 	.word	0x40002000

080052b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f023 0201 	bic.w	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4b2b      	ldr	r3, [pc, #172]	; (8005390 <TIM_OC1_SetConfig+0xd8>)
 80052e4:	4013      	ands	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0303 	bic.w	r3, r3, #3
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f023 0302 	bic.w	r3, r3, #2
 8005300:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	4313      	orrs	r3, r2
 800530a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a21      	ldr	r2, [pc, #132]	; (8005394 <TIM_OC1_SetConfig+0xdc>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d003      	beq.n	800531c <TIM_OC1_SetConfig+0x64>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a20      	ldr	r2, [pc, #128]	; (8005398 <TIM_OC1_SetConfig+0xe0>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d10c      	bne.n	8005336 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f023 0308 	bic.w	r3, r3, #8
 8005322:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f023 0304 	bic.w	r3, r3, #4
 8005334:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a16      	ldr	r2, [pc, #88]	; (8005394 <TIM_OC1_SetConfig+0xdc>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <TIM_OC1_SetConfig+0x8e>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a15      	ldr	r2, [pc, #84]	; (8005398 <TIM_OC1_SetConfig+0xe0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d111      	bne.n	800536a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800534c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005354:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	4313      	orrs	r3, r2
 8005368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	621a      	str	r2, [r3, #32]
}
 8005384:	bf00      	nop
 8005386:	371c      	adds	r7, #28
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	fffeff8f 	.word	0xfffeff8f
 8005394:	40010000 	.word	0x40010000
 8005398:	40010400 	.word	0x40010400

0800539c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	f023 0210 	bic.w	r2, r3, #16
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4b2e      	ldr	r3, [pc, #184]	; (8005480 <TIM_OC2_SetConfig+0xe4>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	021b      	lsls	r3, r3, #8
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	4313      	orrs	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	f023 0320 	bic.w	r3, r3, #32
 80053e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	011b      	lsls	r3, r3, #4
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a23      	ldr	r2, [pc, #140]	; (8005484 <TIM_OC2_SetConfig+0xe8>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d003      	beq.n	8005404 <TIM_OC2_SetConfig+0x68>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a22      	ldr	r2, [pc, #136]	; (8005488 <TIM_OC2_SetConfig+0xec>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d10d      	bne.n	8005420 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800540a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	011b      	lsls	r3, r3, #4
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	4313      	orrs	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800541e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a18      	ldr	r2, [pc, #96]	; (8005484 <TIM_OC2_SetConfig+0xe8>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d003      	beq.n	8005430 <TIM_OC2_SetConfig+0x94>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a17      	ldr	r2, [pc, #92]	; (8005488 <TIM_OC2_SetConfig+0xec>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d113      	bne.n	8005458 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005436:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800543e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	feff8fff 	.word	0xfeff8fff
 8005484:	40010000 	.word	0x40010000
 8005488:	40010400 	.word	0x40010400

0800548c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800548c:	b480      	push	{r7}
 800548e:	b087      	sub	sp, #28
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	69db      	ldr	r3, [r3, #28]
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4b2d      	ldr	r3, [pc, #180]	; (800556c <TIM_OC3_SetConfig+0xe0>)
 80054b8:	4013      	ands	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f023 0303 	bic.w	r3, r3, #3
 80054c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	021b      	lsls	r3, r3, #8
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	4313      	orrs	r3, r2
 80054e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a22      	ldr	r2, [pc, #136]	; (8005570 <TIM_OC3_SetConfig+0xe4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d003      	beq.n	80054f2 <TIM_OC3_SetConfig+0x66>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a21      	ldr	r2, [pc, #132]	; (8005574 <TIM_OC3_SetConfig+0xe8>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d10d      	bne.n	800550e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	021b      	lsls	r3, r3, #8
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	4313      	orrs	r3, r2
 8005504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800550c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a17      	ldr	r2, [pc, #92]	; (8005570 <TIM_OC3_SetConfig+0xe4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_OC3_SetConfig+0x92>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a16      	ldr	r2, [pc, #88]	; (8005574 <TIM_OC3_SetConfig+0xe8>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d113      	bne.n	8005546 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800552c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	011b      	lsls	r3, r3, #4
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	4313      	orrs	r3, r2
 8005538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	011b      	lsls	r3, r3, #4
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	4313      	orrs	r3, r2
 8005544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	621a      	str	r2, [r3, #32]
}
 8005560:	bf00      	nop
 8005562:	371c      	adds	r7, #28
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	fffeff8f 	.word	0xfffeff8f
 8005570:	40010000 	.word	0x40010000
 8005574:	40010400 	.word	0x40010400

08005578 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	69db      	ldr	r3, [r3, #28]
 800559e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	4b1e      	ldr	r3, [pc, #120]	; (800561c <TIM_OC4_SetConfig+0xa4>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	021b      	lsls	r3, r3, #8
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	031b      	lsls	r3, r3, #12
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a13      	ldr	r2, [pc, #76]	; (8005620 <TIM_OC4_SetConfig+0xa8>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d003      	beq.n	80055e0 <TIM_OC4_SetConfig+0x68>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a12      	ldr	r2, [pc, #72]	; (8005624 <TIM_OC4_SetConfig+0xac>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d109      	bne.n	80055f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	019b      	lsls	r3, r3, #6
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	621a      	str	r2, [r3, #32]
}
 800560e:	bf00      	nop
 8005610:	371c      	adds	r7, #28
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	feff8fff 	.word	0xfeff8fff
 8005620:	40010000 	.word	0x40010000
 8005624:	40010400 	.word	0x40010400

08005628 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a1b      	ldr	r3, [r3, #32]
 8005642:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <TIM_OC5_SetConfig+0x98>)
 8005654:	4013      	ands	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005668:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	041b      	lsls	r3, r3, #16
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a12      	ldr	r2, [pc, #72]	; (80056c4 <TIM_OC5_SetConfig+0x9c>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d003      	beq.n	8005686 <TIM_OC5_SetConfig+0x5e>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a11      	ldr	r2, [pc, #68]	; (80056c8 <TIM_OC5_SetConfig+0xa0>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d109      	bne.n	800569a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800568c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	021b      	lsls	r3, r3, #8
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	4313      	orrs	r3, r2
 8005698:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	621a      	str	r2, [r3, #32]
}
 80056b4:	bf00      	nop
 80056b6:	371c      	adds	r7, #28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr
 80056c0:	fffeff8f 	.word	0xfffeff8f
 80056c4:	40010000 	.word	0x40010000
 80056c8:	40010400 	.word	0x40010400

080056cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4b1c      	ldr	r3, [pc, #112]	; (8005768 <TIM_OC6_SetConfig+0x9c>)
 80056f8:	4013      	ands	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	021b      	lsls	r3, r3, #8
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	4313      	orrs	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800570e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	051b      	lsls	r3, r3, #20
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	4313      	orrs	r3, r2
 800571a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a13      	ldr	r2, [pc, #76]	; (800576c <TIM_OC6_SetConfig+0xa0>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d003      	beq.n	800572c <TIM_OC6_SetConfig+0x60>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a12      	ldr	r2, [pc, #72]	; (8005770 <TIM_OC6_SetConfig+0xa4>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d109      	bne.n	8005740 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005732:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	029b      	lsls	r3, r3, #10
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	621a      	str	r2, [r3, #32]
}
 800575a:	bf00      	nop
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	feff8fff 	.word	0xfeff8fff
 800576c:	40010000 	.word	0x40010000
 8005770:	40010400 	.word	0x40010400

08005774 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	f023 0201 	bic.w	r2, r3, #1
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4a28      	ldr	r2, [pc, #160]	; (8005840 <TIM_TI1_SetConfig+0xcc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d01b      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057a8:	d017      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	4a25      	ldr	r2, [pc, #148]	; (8005844 <TIM_TI1_SetConfig+0xd0>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d013      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4a24      	ldr	r2, [pc, #144]	; (8005848 <TIM_TI1_SetConfig+0xd4>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d00f      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	4a23      	ldr	r2, [pc, #140]	; (800584c <TIM_TI1_SetConfig+0xd8>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d00b      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	4a22      	ldr	r2, [pc, #136]	; (8005850 <TIM_TI1_SetConfig+0xdc>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d007      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	4a21      	ldr	r2, [pc, #132]	; (8005854 <TIM_TI1_SetConfig+0xe0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d003      	beq.n	80057da <TIM_TI1_SetConfig+0x66>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	4a20      	ldr	r2, [pc, #128]	; (8005858 <TIM_TI1_SetConfig+0xe4>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d101      	bne.n	80057de <TIM_TI1_SetConfig+0x6a>
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <TIM_TI1_SetConfig+0x6c>
 80057de:	2300      	movs	r3, #0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f023 0303 	bic.w	r3, r3, #3
 80057ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]
 80057f4:	e003      	b.n	80057fe <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f043 0301 	orr.w	r3, r3, #1
 80057fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005804:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	b2db      	uxtb	r3, r3
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	4313      	orrs	r3, r2
 8005810:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f023 030a 	bic.w	r3, r3, #10
 8005818:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	f003 030a 	and.w	r3, r3, #10
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	621a      	str	r2, [r3, #32]
}
 8005832:	bf00      	nop
 8005834:	371c      	adds	r7, #28
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	40010000 	.word	0x40010000
 8005844:	40000400 	.word	0x40000400
 8005848:	40000800 	.word	0x40000800
 800584c:	40000c00 	.word	0x40000c00
 8005850:	40010400 	.word	0x40010400
 8005854:	40014000 	.word	0x40014000
 8005858:	40001800 	.word	0x40001800

0800585c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800585c:	b480      	push	{r7}
 800585e:	b087      	sub	sp, #28
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	f023 0201 	bic.w	r2, r3, #1
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005886:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	011b      	lsls	r3, r3, #4
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	4313      	orrs	r3, r2
 8005890:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f023 030a 	bic.w	r3, r3, #10
 8005898:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800589a:	697a      	ldr	r2, [r7, #20]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	4313      	orrs	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	697a      	ldr	r2, [r7, #20]
 80058ac:	621a      	str	r2, [r3, #32]
}
 80058ae:	bf00      	nop
 80058b0:	371c      	adds	r7, #28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b087      	sub	sp, #28
 80058be:	af00      	add	r7, sp, #0
 80058c0:	60f8      	str	r0, [r7, #12]
 80058c2:	60b9      	str	r1, [r7, #8]
 80058c4:	607a      	str	r2, [r7, #4]
 80058c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6a1b      	ldr	r3, [r3, #32]
 80058cc:	f023 0210 	bic.w	r2, r3, #16
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	697a      	ldr	r2, [r7, #20]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	031b      	lsls	r3, r3, #12
 80058fe:	b29b      	uxth	r3, r3
 8005900:	697a      	ldr	r2, [r7, #20]
 8005902:	4313      	orrs	r3, r2
 8005904:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800590c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	011b      	lsls	r3, r3, #4
 8005912:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	621a      	str	r2, [r3, #32]
}
 8005928:	bf00      	nop
 800592a:	371c      	adds	r7, #28
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005934:	b480      	push	{r7}
 8005936:	b087      	sub	sp, #28
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f023 0210 	bic.w	r2, r3, #16
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800595e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	031b      	lsls	r3, r3, #12
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	4313      	orrs	r3, r2
 8005968:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005970:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	4313      	orrs	r3, r2
 800597a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	621a      	str	r2, [r3, #32]
}
 8005988:	bf00      	nop
 800598a:	371c      	adds	r7, #28
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
 80059a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f023 0303 	bic.w	r3, r3, #3
 80059c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059d0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80059e4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	021b      	lsls	r3, r3, #8
 80059ea:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	621a      	str	r2, [r3, #32]
}
 8005a00:	bf00      	nop
 8005a02:	371c      	adds	r7, #28
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
 8005a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	69db      	ldr	r3, [r3, #28]
 8005a2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a38:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	021b      	lsls	r3, r3, #8
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a4a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	031b      	lsls	r3, r3, #12
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	697a      	ldr	r2, [r7, #20]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005a5e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	031b      	lsls	r3, r3, #12
 8005a64:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	621a      	str	r2, [r3, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b085      	sub	sp, #20
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	f043 0307 	orr.w	r3, r3, #7
 8005aa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	609a      	str	r2, [r3, #8]
}
 8005ab0:	bf00      	nop
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b087      	sub	sp, #28
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
 8005ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	021a      	lsls	r2, r3, #8
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	609a      	str	r2, [r3, #8]
}
 8005af0:	bf00      	nop
 8005af2:	371c      	adds	r7, #28
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 031f 	and.w	r3, r3, #31
 8005b0e:	2201      	movs	r2, #1
 8005b10:	fa02 f303 	lsl.w	r3, r2, r3
 8005b14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6a1a      	ldr	r2, [r3, #32]
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	43db      	mvns	r3, r3
 8005b1e:	401a      	ands	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a1a      	ldr	r2, [r3, #32]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	f003 031f 	and.w	r3, r3, #31
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	fa01 f303 	lsl.w	r3, r1, r3
 8005b34:	431a      	orrs	r2, r3
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	621a      	str	r2, [r3, #32]
}
 8005b3a:	bf00      	nop
 8005b3c:	371c      	adds	r7, #28
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
	...

08005b48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	e06d      	b.n	8005c3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a30      	ldr	r2, [pc, #192]	; (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d004      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a2f      	ldr	r2, [pc, #188]	; (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d108      	bne.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b9a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a20      	ldr	r2, [pc, #128]	; (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d022      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd2:	d01d      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1d      	ldr	r2, [pc, #116]	; (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d018      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a1c      	ldr	r2, [pc, #112]	; (8005c54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d013      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a1a      	ldr	r2, [pc, #104]	; (8005c58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00e      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a15      	ldr	r2, [pc, #84]	; (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d009      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a16      	ldr	r2, [pc, #88]	; (8005c5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d004      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a15      	ldr	r2, [pc, #84]	; (8005c60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d10c      	bne.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	40010000 	.word	0x40010000
 8005c4c:	40010400 	.word	0x40010400
 8005c50:	40000400 	.word	0x40000400
 8005c54:	40000800 	.word	0x40000800
 8005c58:	40000c00 	.word	0x40000c00
 8005c5c:	40014000 	.word	0x40014000
 8005c60:	40001800 	.word	0x40001800

08005c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e040      	b.n	8005d34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d106      	bne.n	8005cc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f7fb ff52 	bl	8001b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2224      	movs	r2, #36	; 0x24
 8005ccc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 0201 	bic.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 fbe6 	bl	80064b0 <UART_SetConfig>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d101      	bne.n	8005cee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e022      	b.n	8005d34 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 fe3e 	bl	8006978 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689a      	ldr	r2, [r3, #8]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 fec5 	bl	8006abc <UART_CheckIdleState>
 8005d32:	4603      	mov	r3, r0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08a      	sub	sp, #40	; 0x28
 8005d40:	af02      	add	r7, sp, #8
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	603b      	str	r3, [r7, #0]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d50:	2b20      	cmp	r3, #32
 8005d52:	d171      	bne.n	8005e38 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <HAL_UART_Transmit+0x24>
 8005d5a:	88fb      	ldrh	r3, [r7, #6]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e06a      	b.n	8005e3a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2221      	movs	r2, #33	; 0x21
 8005d70:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d72:	f7fc f95f 	bl	8002034 <HAL_GetTick>
 8005d76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	88fa      	ldrh	r2, [r7, #6]
 8005d7c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	88fa      	ldrh	r2, [r7, #6]
 8005d84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d90:	d108      	bne.n	8005da4 <HAL_UART_Transmit+0x68>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d104      	bne.n	8005da4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	61bb      	str	r3, [r7, #24]
 8005da2:	e003      	b.n	8005dac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005da8:	2300      	movs	r3, #0
 8005daa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005dac:	e02c      	b.n	8005e08 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	2200      	movs	r2, #0
 8005db6:	2180      	movs	r1, #128	; 0x80
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f000 feb6 	bl	8006b2a <UART_WaitOnFlagUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d001      	beq.n	8005dc8 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e038      	b.n	8005e3a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10b      	bne.n	8005de6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	881b      	ldrh	r3, [r3, #0]
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ddc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	3302      	adds	r3, #2
 8005de2:	61bb      	str	r3, [r7, #24]
 8005de4:	e007      	b.n	8005df6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	781a      	ldrb	r2, [r3, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	3301      	adds	r3, #1
 8005df4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1cc      	bne.n	8005dae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2140      	movs	r1, #64	; 0x40
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 fe83 	bl	8006b2a <UART_WaitOnFlagUntilTimeout>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e005      	b.n	8005e3a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2220      	movs	r2, #32
 8005e32:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005e34:	2300      	movs	r3, #0
 8005e36:	e000      	b.n	8005e3a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005e38:	2302      	movs	r3, #2
  }
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3720      	adds	r7, #32
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b08a      	sub	sp, #40	; 0x28
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	60f8      	str	r0, [r7, #12]
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e56:	2b20      	cmp	r3, #32
 8005e58:	d132      	bne.n	8005ec0 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d002      	beq.n	8005e66 <HAL_UART_Receive_IT+0x24>
 8005e60:	88fb      	ldrh	r3, [r7, #6]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d101      	bne.n	8005e6a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e02b      	b.n	8005ec2 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d018      	beq.n	8005eb0 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	e853 3f00 	ldrex	r3, [r3]
 8005e8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e92:	627b      	str	r3, [r7, #36]	; 0x24
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	461a      	mov	r2, r3
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9c:	623b      	str	r3, [r7, #32]
 8005e9e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	69f9      	ldr	r1, [r7, #28]
 8005ea2:	6a3a      	ldr	r2, [r7, #32]
 8005ea4:	e841 2300 	strex	r3, r2, [r1]
 8005ea8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1e6      	bne.n	8005e7e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005eb0:	88fb      	ldrh	r3, [r7, #6]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	68b9      	ldr	r1, [r7, #8]
 8005eb6:	68f8      	ldr	r0, [r7, #12]
 8005eb8:	f000 fefe 	bl	8006cb8 <UART_Start_Receive_IT>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	e000      	b.n	8005ec2 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005ec0:	2302      	movs	r3, #2
  }
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3728      	adds	r7, #40	; 0x28
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b0ba      	sub	sp, #232	; 0xe8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	69db      	ldr	r3, [r3, #28]
 8005eda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005ef2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005ef6:	f640 030f 	movw	r3, #2063	; 0x80f
 8005efa:	4013      	ands	r3, r2
 8005efc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005f00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d115      	bne.n	8005f34 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f0c:	f003 0320 	and.w	r3, r3, #32
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00f      	beq.n	8005f34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f18:	f003 0320 	and.w	r3, r3, #32
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d009      	beq.n	8005f34 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f000 8297 	beq.w	8006458 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	4798      	blx	r3
      }
      return;
 8005f32:	e291      	b.n	8006458 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005f34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 8117 	beq.w	800616c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d106      	bne.n	8005f58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005f4e:	4b85      	ldr	r3, [pc, #532]	; (8006164 <HAL_UART_IRQHandler+0x298>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 810a 	beq.w	800616c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f5c:	f003 0301 	and.w	r3, r3, #1
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d011      	beq.n	8005f88 <HAL_UART_IRQHandler+0xbc>
 8005f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2201      	movs	r2, #1
 8005f76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f7e:	f043 0201 	orr.w	r2, r3, #1
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f8c:	f003 0302 	and.w	r3, r3, #2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d011      	beq.n	8005fb8 <HAL_UART_IRQHandler+0xec>
 8005f94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00b      	beq.n	8005fb8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2202      	movs	r2, #2
 8005fa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fae:	f043 0204 	orr.w	r2, r3, #4
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fbc:	f003 0304 	and.w	r3, r3, #4
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d011      	beq.n	8005fe8 <HAL_UART_IRQHandler+0x11c>
 8005fc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00b      	beq.n	8005fe8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2204      	movs	r2, #4
 8005fd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fde:	f043 0202 	orr.w	r2, r3, #2
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d017      	beq.n	8006024 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ff8:	f003 0320 	and.w	r3, r3, #32
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d105      	bne.n	800600c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006004:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00b      	beq.n	8006024 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2208      	movs	r2, #8
 8006012:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800601a:	f043 0208 	orr.w	r2, r3, #8
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006028:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800602c:	2b00      	cmp	r3, #0
 800602e:	d012      	beq.n	8006056 <HAL_UART_IRQHandler+0x18a>
 8006030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006034:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00c      	beq.n	8006056 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006044:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800604c:	f043 0220 	orr.w	r2, r3, #32
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 81fd 	beq.w	800645c <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006066:	f003 0320 	and.w	r3, r3, #32
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00d      	beq.n	800608a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800606e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006072:	f003 0320 	and.w	r3, r3, #32
 8006076:	2b00      	cmp	r3, #0
 8006078:	d007      	beq.n	800608a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800607e:	2b00      	cmp	r3, #0
 8006080:	d003      	beq.n	800608a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006090:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800609e:	2b40      	cmp	r3, #64	; 0x40
 80060a0:	d005      	beq.n	80060ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80060a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80060a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d04f      	beq.n	800614e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fec8 	bl	8006e44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060be:	2b40      	cmp	r3, #64	; 0x40
 80060c0:	d141      	bne.n	8006146 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	3308      	adds	r3, #8
 80060c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060d0:	e853 3f00 	ldrex	r3, [r3]
 80060d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80060d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80060dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	3308      	adds	r3, #8
 80060ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80060ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80060f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80060fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80060fe:	e841 2300 	strex	r3, r2, [r1]
 8006102:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006106:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1d9      	bne.n	80060c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006112:	2b00      	cmp	r3, #0
 8006114:	d013      	beq.n	800613e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800611a:	4a13      	ldr	r2, [pc, #76]	; (8006168 <HAL_UART_IRQHandler+0x29c>)
 800611c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006122:	4618      	mov	r0, r3
 8006124:	f7fc f937 	bl	8002396 <HAL_DMA_Abort_IT>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d017      	beq.n	800615e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006138:	4610      	mov	r0, r2
 800613a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800613c:	e00f      	b.n	800615e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f9a0 	bl	8006484 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006144:	e00b      	b.n	800615e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f99c 	bl	8006484 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800614c:	e007      	b.n	800615e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f998 	bl	8006484 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800615c:	e17e      	b.n	800645c <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800615e:	bf00      	nop
    return;
 8006160:	e17c      	b.n	800645c <HAL_UART_IRQHandler+0x590>
 8006162:	bf00      	nop
 8006164:	04000120 	.word	0x04000120
 8006168:	08006f0d 	.word	0x08006f0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006170:	2b01      	cmp	r3, #1
 8006172:	f040 814c 	bne.w	800640e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800617a:	f003 0310 	and.w	r3, r3, #16
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 8145 	beq.w	800640e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006188:	f003 0310 	and.w	r3, r3, #16
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 813e 	beq.w	800640e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2210      	movs	r2, #16
 8006198:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a4:	2b40      	cmp	r3, #64	; 0x40
 80061a6:	f040 80b6 	bne.w	8006316 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 8150 	beq.w	8006460 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80061c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061ca:	429a      	cmp	r2, r3
 80061cc:	f080 8148 	bcs.w	8006460 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061e4:	f000 8086 	beq.w	80062f4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80061f4:	e853 3f00 	ldrex	r3, [r3]
 80061f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80061fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006204:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	461a      	mov	r2, r3
 800620e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006212:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006216:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800621e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006222:	e841 2300 	strex	r3, r2, [r1]
 8006226:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800622a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1da      	bne.n	80061e8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	3308      	adds	r3, #8
 8006238:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800623c:	e853 3f00 	ldrex	r3, [r3]
 8006240:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006242:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006244:	f023 0301 	bic.w	r3, r3, #1
 8006248:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3308      	adds	r3, #8
 8006252:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006256:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800625a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800625e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006262:	e841 2300 	strex	r3, r2, [r1]
 8006266:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006268:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1e1      	bne.n	8006232 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	3308      	adds	r3, #8
 8006274:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006276:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800627e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006284:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	3308      	adds	r3, #8
 800628e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006292:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006294:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006296:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006298:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800629a:	e841 2300 	strex	r3, r2, [r1]
 800629e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80062a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1e3      	bne.n	800626e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2220      	movs	r2, #32
 80062aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062bc:	e853 3f00 	ldrex	r3, [r3]
 80062c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062c4:	f023 0310 	bic.w	r3, r3, #16
 80062c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	461a      	mov	r2, r3
 80062d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80062d8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80062dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062de:	e841 2300 	strex	r3, r2, [r1]
 80062e2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80062e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e4      	bne.n	80062b4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fb ffe1 	bl	80022b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2202      	movs	r2, #2
 80062f8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006306:	b29b      	uxth	r3, r3
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	b29b      	uxth	r3, r3
 800630c:	4619      	mov	r1, r3
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f8c2 	bl	8006498 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006314:	e0a4      	b.n	8006460 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006322:	b29b      	uxth	r3, r3
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006330:	b29b      	uxth	r3, r3
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 8096 	beq.w	8006464 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8006338:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800633c:	2b00      	cmp	r3, #0
 800633e:	f000 8091 	beq.w	8006464 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800634a:	e853 3f00 	ldrex	r3, [r3]
 800634e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006352:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006356:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	461a      	mov	r2, r3
 8006360:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006364:	647b      	str	r3, [r7, #68]	; 0x44
 8006366:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006368:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800636a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800636c:	e841 2300 	strex	r3, r2, [r1]
 8006370:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1e4      	bne.n	8006342 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3308      	adds	r3, #8
 800637e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006382:	e853 3f00 	ldrex	r3, [r3]
 8006386:	623b      	str	r3, [r7, #32]
   return(result);
 8006388:	6a3b      	ldr	r3, [r7, #32]
 800638a:	f023 0301 	bic.w	r3, r3, #1
 800638e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	3308      	adds	r3, #8
 8006398:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800639c:	633a      	str	r2, [r7, #48]	; 0x30
 800639e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063a4:	e841 2300 	strex	r3, r2, [r1]
 80063a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e3      	bne.n	8006378 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2220      	movs	r2, #32
 80063b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	e853 3f00 	ldrex	r3, [r3]
 80063d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f023 0310 	bic.w	r3, r3, #16
 80063d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80063e6:	61fb      	str	r3, [r7, #28]
 80063e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ea:	69b9      	ldr	r1, [r7, #24]
 80063ec:	69fa      	ldr	r2, [r7, #28]
 80063ee:	e841 2300 	strex	r3, r2, [r1]
 80063f2:	617b      	str	r3, [r7, #20]
   return(result);
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1e4      	bne.n	80063c4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2202      	movs	r2, #2
 80063fe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006400:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006404:	4619      	mov	r1, r3
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f846 	bl	8006498 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800640c:	e02a      	b.n	8006464 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800640e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00e      	beq.n	8006438 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800641a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800641e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006422:	2b00      	cmp	r3, #0
 8006424:	d008      	beq.n	8006438 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800642a:	2b00      	cmp	r3, #0
 800642c:	d01c      	beq.n	8006468 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	4798      	blx	r3
    }
    return;
 8006436:	e017      	b.n	8006468 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800643c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d012      	beq.n	800646a <HAL_UART_IRQHandler+0x59e>
 8006444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00c      	beq.n	800646a <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 fd71 	bl	8006f38 <UART_EndTransmit_IT>
    return;
 8006456:	e008      	b.n	800646a <HAL_UART_IRQHandler+0x59e>
      return;
 8006458:	bf00      	nop
 800645a:	e006      	b.n	800646a <HAL_UART_IRQHandler+0x59e>
    return;
 800645c:	bf00      	nop
 800645e:	e004      	b.n	800646a <HAL_UART_IRQHandler+0x59e>
      return;
 8006460:	bf00      	nop
 8006462:	e002      	b.n	800646a <HAL_UART_IRQHandler+0x59e>
      return;
 8006464:	bf00      	nop
 8006466:	e000      	b.n	800646a <HAL_UART_IRQHandler+0x59e>
    return;
 8006468:	bf00      	nop
  }

}
 800646a:	37e8      	adds	r7, #232	; 0xe8
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	460b      	mov	r3, r1
 80064a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b088      	sub	sp, #32
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	431a      	orrs	r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	431a      	orrs	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	4ba6      	ldr	r3, [pc, #664]	; (8006774 <UART_SetConfig+0x2c4>)
 80064dc:	4013      	ands	r3, r2
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	6812      	ldr	r2, [r2, #0]
 80064e2:	6979      	ldr	r1, [r7, #20]
 80064e4:	430b      	orrs	r3, r1
 80064e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	430a      	orrs	r2, r1
 80064fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a1b      	ldr	r3, [r3, #32]
 8006508:	697a      	ldr	r2, [r7, #20]
 800650a:	4313      	orrs	r3, r2
 800650c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	430a      	orrs	r2, r1
 8006520:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a94      	ldr	r2, [pc, #592]	; (8006778 <UART_SetConfig+0x2c8>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d120      	bne.n	800656e <UART_SetConfig+0xbe>
 800652c:	4b93      	ldr	r3, [pc, #588]	; (800677c <UART_SetConfig+0x2cc>)
 800652e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006532:	f003 0303 	and.w	r3, r3, #3
 8006536:	2b03      	cmp	r3, #3
 8006538:	d816      	bhi.n	8006568 <UART_SetConfig+0xb8>
 800653a:	a201      	add	r2, pc, #4	; (adr r2, 8006540 <UART_SetConfig+0x90>)
 800653c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006540:	08006551 	.word	0x08006551
 8006544:	0800655d 	.word	0x0800655d
 8006548:	08006557 	.word	0x08006557
 800654c:	08006563 	.word	0x08006563
 8006550:	2301      	movs	r3, #1
 8006552:	77fb      	strb	r3, [r7, #31]
 8006554:	e150      	b.n	80067f8 <UART_SetConfig+0x348>
 8006556:	2302      	movs	r3, #2
 8006558:	77fb      	strb	r3, [r7, #31]
 800655a:	e14d      	b.n	80067f8 <UART_SetConfig+0x348>
 800655c:	2304      	movs	r3, #4
 800655e:	77fb      	strb	r3, [r7, #31]
 8006560:	e14a      	b.n	80067f8 <UART_SetConfig+0x348>
 8006562:	2308      	movs	r3, #8
 8006564:	77fb      	strb	r3, [r7, #31]
 8006566:	e147      	b.n	80067f8 <UART_SetConfig+0x348>
 8006568:	2310      	movs	r3, #16
 800656a:	77fb      	strb	r3, [r7, #31]
 800656c:	e144      	b.n	80067f8 <UART_SetConfig+0x348>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a83      	ldr	r2, [pc, #524]	; (8006780 <UART_SetConfig+0x2d0>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d132      	bne.n	80065de <UART_SetConfig+0x12e>
 8006578:	4b80      	ldr	r3, [pc, #512]	; (800677c <UART_SetConfig+0x2cc>)
 800657a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800657e:	f003 030c 	and.w	r3, r3, #12
 8006582:	2b0c      	cmp	r3, #12
 8006584:	d828      	bhi.n	80065d8 <UART_SetConfig+0x128>
 8006586:	a201      	add	r2, pc, #4	; (adr r2, 800658c <UART_SetConfig+0xdc>)
 8006588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658c:	080065c1 	.word	0x080065c1
 8006590:	080065d9 	.word	0x080065d9
 8006594:	080065d9 	.word	0x080065d9
 8006598:	080065d9 	.word	0x080065d9
 800659c:	080065cd 	.word	0x080065cd
 80065a0:	080065d9 	.word	0x080065d9
 80065a4:	080065d9 	.word	0x080065d9
 80065a8:	080065d9 	.word	0x080065d9
 80065ac:	080065c7 	.word	0x080065c7
 80065b0:	080065d9 	.word	0x080065d9
 80065b4:	080065d9 	.word	0x080065d9
 80065b8:	080065d9 	.word	0x080065d9
 80065bc:	080065d3 	.word	0x080065d3
 80065c0:	2300      	movs	r3, #0
 80065c2:	77fb      	strb	r3, [r7, #31]
 80065c4:	e118      	b.n	80067f8 <UART_SetConfig+0x348>
 80065c6:	2302      	movs	r3, #2
 80065c8:	77fb      	strb	r3, [r7, #31]
 80065ca:	e115      	b.n	80067f8 <UART_SetConfig+0x348>
 80065cc:	2304      	movs	r3, #4
 80065ce:	77fb      	strb	r3, [r7, #31]
 80065d0:	e112      	b.n	80067f8 <UART_SetConfig+0x348>
 80065d2:	2308      	movs	r3, #8
 80065d4:	77fb      	strb	r3, [r7, #31]
 80065d6:	e10f      	b.n	80067f8 <UART_SetConfig+0x348>
 80065d8:	2310      	movs	r3, #16
 80065da:	77fb      	strb	r3, [r7, #31]
 80065dc:	e10c      	b.n	80067f8 <UART_SetConfig+0x348>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a68      	ldr	r2, [pc, #416]	; (8006784 <UART_SetConfig+0x2d4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d120      	bne.n	800662a <UART_SetConfig+0x17a>
 80065e8:	4b64      	ldr	r3, [pc, #400]	; (800677c <UART_SetConfig+0x2cc>)
 80065ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80065f2:	2b30      	cmp	r3, #48	; 0x30
 80065f4:	d013      	beq.n	800661e <UART_SetConfig+0x16e>
 80065f6:	2b30      	cmp	r3, #48	; 0x30
 80065f8:	d814      	bhi.n	8006624 <UART_SetConfig+0x174>
 80065fa:	2b20      	cmp	r3, #32
 80065fc:	d009      	beq.n	8006612 <UART_SetConfig+0x162>
 80065fe:	2b20      	cmp	r3, #32
 8006600:	d810      	bhi.n	8006624 <UART_SetConfig+0x174>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d002      	beq.n	800660c <UART_SetConfig+0x15c>
 8006606:	2b10      	cmp	r3, #16
 8006608:	d006      	beq.n	8006618 <UART_SetConfig+0x168>
 800660a:	e00b      	b.n	8006624 <UART_SetConfig+0x174>
 800660c:	2300      	movs	r3, #0
 800660e:	77fb      	strb	r3, [r7, #31]
 8006610:	e0f2      	b.n	80067f8 <UART_SetConfig+0x348>
 8006612:	2302      	movs	r3, #2
 8006614:	77fb      	strb	r3, [r7, #31]
 8006616:	e0ef      	b.n	80067f8 <UART_SetConfig+0x348>
 8006618:	2304      	movs	r3, #4
 800661a:	77fb      	strb	r3, [r7, #31]
 800661c:	e0ec      	b.n	80067f8 <UART_SetConfig+0x348>
 800661e:	2308      	movs	r3, #8
 8006620:	77fb      	strb	r3, [r7, #31]
 8006622:	e0e9      	b.n	80067f8 <UART_SetConfig+0x348>
 8006624:	2310      	movs	r3, #16
 8006626:	77fb      	strb	r3, [r7, #31]
 8006628:	e0e6      	b.n	80067f8 <UART_SetConfig+0x348>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a56      	ldr	r2, [pc, #344]	; (8006788 <UART_SetConfig+0x2d8>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d120      	bne.n	8006676 <UART_SetConfig+0x1c6>
 8006634:	4b51      	ldr	r3, [pc, #324]	; (800677c <UART_SetConfig+0x2cc>)
 8006636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800663a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800663e:	2bc0      	cmp	r3, #192	; 0xc0
 8006640:	d013      	beq.n	800666a <UART_SetConfig+0x1ba>
 8006642:	2bc0      	cmp	r3, #192	; 0xc0
 8006644:	d814      	bhi.n	8006670 <UART_SetConfig+0x1c0>
 8006646:	2b80      	cmp	r3, #128	; 0x80
 8006648:	d009      	beq.n	800665e <UART_SetConfig+0x1ae>
 800664a:	2b80      	cmp	r3, #128	; 0x80
 800664c:	d810      	bhi.n	8006670 <UART_SetConfig+0x1c0>
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <UART_SetConfig+0x1a8>
 8006652:	2b40      	cmp	r3, #64	; 0x40
 8006654:	d006      	beq.n	8006664 <UART_SetConfig+0x1b4>
 8006656:	e00b      	b.n	8006670 <UART_SetConfig+0x1c0>
 8006658:	2300      	movs	r3, #0
 800665a:	77fb      	strb	r3, [r7, #31]
 800665c:	e0cc      	b.n	80067f8 <UART_SetConfig+0x348>
 800665e:	2302      	movs	r3, #2
 8006660:	77fb      	strb	r3, [r7, #31]
 8006662:	e0c9      	b.n	80067f8 <UART_SetConfig+0x348>
 8006664:	2304      	movs	r3, #4
 8006666:	77fb      	strb	r3, [r7, #31]
 8006668:	e0c6      	b.n	80067f8 <UART_SetConfig+0x348>
 800666a:	2308      	movs	r3, #8
 800666c:	77fb      	strb	r3, [r7, #31]
 800666e:	e0c3      	b.n	80067f8 <UART_SetConfig+0x348>
 8006670:	2310      	movs	r3, #16
 8006672:	77fb      	strb	r3, [r7, #31]
 8006674:	e0c0      	b.n	80067f8 <UART_SetConfig+0x348>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a44      	ldr	r2, [pc, #272]	; (800678c <UART_SetConfig+0x2dc>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d125      	bne.n	80066cc <UART_SetConfig+0x21c>
 8006680:	4b3e      	ldr	r3, [pc, #248]	; (800677c <UART_SetConfig+0x2cc>)
 8006682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800668a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800668e:	d017      	beq.n	80066c0 <UART_SetConfig+0x210>
 8006690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006694:	d817      	bhi.n	80066c6 <UART_SetConfig+0x216>
 8006696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800669a:	d00b      	beq.n	80066b4 <UART_SetConfig+0x204>
 800669c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a0:	d811      	bhi.n	80066c6 <UART_SetConfig+0x216>
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d003      	beq.n	80066ae <UART_SetConfig+0x1fe>
 80066a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066aa:	d006      	beq.n	80066ba <UART_SetConfig+0x20a>
 80066ac:	e00b      	b.n	80066c6 <UART_SetConfig+0x216>
 80066ae:	2300      	movs	r3, #0
 80066b0:	77fb      	strb	r3, [r7, #31]
 80066b2:	e0a1      	b.n	80067f8 <UART_SetConfig+0x348>
 80066b4:	2302      	movs	r3, #2
 80066b6:	77fb      	strb	r3, [r7, #31]
 80066b8:	e09e      	b.n	80067f8 <UART_SetConfig+0x348>
 80066ba:	2304      	movs	r3, #4
 80066bc:	77fb      	strb	r3, [r7, #31]
 80066be:	e09b      	b.n	80067f8 <UART_SetConfig+0x348>
 80066c0:	2308      	movs	r3, #8
 80066c2:	77fb      	strb	r3, [r7, #31]
 80066c4:	e098      	b.n	80067f8 <UART_SetConfig+0x348>
 80066c6:	2310      	movs	r3, #16
 80066c8:	77fb      	strb	r3, [r7, #31]
 80066ca:	e095      	b.n	80067f8 <UART_SetConfig+0x348>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a2f      	ldr	r2, [pc, #188]	; (8006790 <UART_SetConfig+0x2e0>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d125      	bne.n	8006722 <UART_SetConfig+0x272>
 80066d6:	4b29      	ldr	r3, [pc, #164]	; (800677c <UART_SetConfig+0x2cc>)
 80066d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80066e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066e4:	d017      	beq.n	8006716 <UART_SetConfig+0x266>
 80066e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066ea:	d817      	bhi.n	800671c <UART_SetConfig+0x26c>
 80066ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066f0:	d00b      	beq.n	800670a <UART_SetConfig+0x25a>
 80066f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066f6:	d811      	bhi.n	800671c <UART_SetConfig+0x26c>
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d003      	beq.n	8006704 <UART_SetConfig+0x254>
 80066fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006700:	d006      	beq.n	8006710 <UART_SetConfig+0x260>
 8006702:	e00b      	b.n	800671c <UART_SetConfig+0x26c>
 8006704:	2301      	movs	r3, #1
 8006706:	77fb      	strb	r3, [r7, #31]
 8006708:	e076      	b.n	80067f8 <UART_SetConfig+0x348>
 800670a:	2302      	movs	r3, #2
 800670c:	77fb      	strb	r3, [r7, #31]
 800670e:	e073      	b.n	80067f8 <UART_SetConfig+0x348>
 8006710:	2304      	movs	r3, #4
 8006712:	77fb      	strb	r3, [r7, #31]
 8006714:	e070      	b.n	80067f8 <UART_SetConfig+0x348>
 8006716:	2308      	movs	r3, #8
 8006718:	77fb      	strb	r3, [r7, #31]
 800671a:	e06d      	b.n	80067f8 <UART_SetConfig+0x348>
 800671c:	2310      	movs	r3, #16
 800671e:	77fb      	strb	r3, [r7, #31]
 8006720:	e06a      	b.n	80067f8 <UART_SetConfig+0x348>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a1b      	ldr	r2, [pc, #108]	; (8006794 <UART_SetConfig+0x2e4>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d138      	bne.n	800679e <UART_SetConfig+0x2ee>
 800672c:	4b13      	ldr	r3, [pc, #76]	; (800677c <UART_SetConfig+0x2cc>)
 800672e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006732:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006736:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800673a:	d017      	beq.n	800676c <UART_SetConfig+0x2bc>
 800673c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006740:	d82a      	bhi.n	8006798 <UART_SetConfig+0x2e8>
 8006742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006746:	d00b      	beq.n	8006760 <UART_SetConfig+0x2b0>
 8006748:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800674c:	d824      	bhi.n	8006798 <UART_SetConfig+0x2e8>
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <UART_SetConfig+0x2aa>
 8006752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006756:	d006      	beq.n	8006766 <UART_SetConfig+0x2b6>
 8006758:	e01e      	b.n	8006798 <UART_SetConfig+0x2e8>
 800675a:	2300      	movs	r3, #0
 800675c:	77fb      	strb	r3, [r7, #31]
 800675e:	e04b      	b.n	80067f8 <UART_SetConfig+0x348>
 8006760:	2302      	movs	r3, #2
 8006762:	77fb      	strb	r3, [r7, #31]
 8006764:	e048      	b.n	80067f8 <UART_SetConfig+0x348>
 8006766:	2304      	movs	r3, #4
 8006768:	77fb      	strb	r3, [r7, #31]
 800676a:	e045      	b.n	80067f8 <UART_SetConfig+0x348>
 800676c:	2308      	movs	r3, #8
 800676e:	77fb      	strb	r3, [r7, #31]
 8006770:	e042      	b.n	80067f8 <UART_SetConfig+0x348>
 8006772:	bf00      	nop
 8006774:	efff69f3 	.word	0xefff69f3
 8006778:	40011000 	.word	0x40011000
 800677c:	40023800 	.word	0x40023800
 8006780:	40004400 	.word	0x40004400
 8006784:	40004800 	.word	0x40004800
 8006788:	40004c00 	.word	0x40004c00
 800678c:	40005000 	.word	0x40005000
 8006790:	40011400 	.word	0x40011400
 8006794:	40007800 	.word	0x40007800
 8006798:	2310      	movs	r3, #16
 800679a:	77fb      	strb	r3, [r7, #31]
 800679c:	e02c      	b.n	80067f8 <UART_SetConfig+0x348>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a72      	ldr	r2, [pc, #456]	; (800696c <UART_SetConfig+0x4bc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d125      	bne.n	80067f4 <UART_SetConfig+0x344>
 80067a8:	4b71      	ldr	r3, [pc, #452]	; (8006970 <UART_SetConfig+0x4c0>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80067b2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067b6:	d017      	beq.n	80067e8 <UART_SetConfig+0x338>
 80067b8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067bc:	d817      	bhi.n	80067ee <UART_SetConfig+0x33e>
 80067be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067c2:	d00b      	beq.n	80067dc <UART_SetConfig+0x32c>
 80067c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067c8:	d811      	bhi.n	80067ee <UART_SetConfig+0x33e>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <UART_SetConfig+0x326>
 80067ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067d2:	d006      	beq.n	80067e2 <UART_SetConfig+0x332>
 80067d4:	e00b      	b.n	80067ee <UART_SetConfig+0x33e>
 80067d6:	2300      	movs	r3, #0
 80067d8:	77fb      	strb	r3, [r7, #31]
 80067da:	e00d      	b.n	80067f8 <UART_SetConfig+0x348>
 80067dc:	2302      	movs	r3, #2
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e00a      	b.n	80067f8 <UART_SetConfig+0x348>
 80067e2:	2304      	movs	r3, #4
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e007      	b.n	80067f8 <UART_SetConfig+0x348>
 80067e8:	2308      	movs	r3, #8
 80067ea:	77fb      	strb	r3, [r7, #31]
 80067ec:	e004      	b.n	80067f8 <UART_SetConfig+0x348>
 80067ee:	2310      	movs	r3, #16
 80067f0:	77fb      	strb	r3, [r7, #31]
 80067f2:	e001      	b.n	80067f8 <UART_SetConfig+0x348>
 80067f4:	2310      	movs	r3, #16
 80067f6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006800:	d15b      	bne.n	80068ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006802:	7ffb      	ldrb	r3, [r7, #31]
 8006804:	2b08      	cmp	r3, #8
 8006806:	d828      	bhi.n	800685a <UART_SetConfig+0x3aa>
 8006808:	a201      	add	r2, pc, #4	; (adr r2, 8006810 <UART_SetConfig+0x360>)
 800680a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800680e:	bf00      	nop
 8006810:	08006835 	.word	0x08006835
 8006814:	0800683d 	.word	0x0800683d
 8006818:	08006845 	.word	0x08006845
 800681c:	0800685b 	.word	0x0800685b
 8006820:	0800684b 	.word	0x0800684b
 8006824:	0800685b 	.word	0x0800685b
 8006828:	0800685b 	.word	0x0800685b
 800682c:	0800685b 	.word	0x0800685b
 8006830:	08006853 	.word	0x08006853
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006834:	f7fd f8b8 	bl	80039a8 <HAL_RCC_GetPCLK1Freq>
 8006838:	61b8      	str	r0, [r7, #24]
        break;
 800683a:	e013      	b.n	8006864 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800683c:	f7fd f8c8 	bl	80039d0 <HAL_RCC_GetPCLK2Freq>
 8006840:	61b8      	str	r0, [r7, #24]
        break;
 8006842:	e00f      	b.n	8006864 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006844:	4b4b      	ldr	r3, [pc, #300]	; (8006974 <UART_SetConfig+0x4c4>)
 8006846:	61bb      	str	r3, [r7, #24]
        break;
 8006848:	e00c      	b.n	8006864 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800684a:	f7fc ff9b 	bl	8003784 <HAL_RCC_GetSysClockFreq>
 800684e:	61b8      	str	r0, [r7, #24]
        break;
 8006850:	e008      	b.n	8006864 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006852:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006856:	61bb      	str	r3, [r7, #24]
        break;
 8006858:	e004      	b.n	8006864 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	77bb      	strb	r3, [r7, #30]
        break;
 8006862:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d074      	beq.n	8006954 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	005a      	lsls	r2, r3, #1
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	085b      	lsrs	r3, r3, #1
 8006874:	441a      	add	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	fbb2 f3f3 	udiv	r3, r2, r3
 800687e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	2b0f      	cmp	r3, #15
 8006884:	d916      	bls.n	80068b4 <UART_SetConfig+0x404>
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800688c:	d212      	bcs.n	80068b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	b29b      	uxth	r3, r3
 8006892:	f023 030f 	bic.w	r3, r3, #15
 8006896:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	085b      	lsrs	r3, r3, #1
 800689c:	b29b      	uxth	r3, r3
 800689e:	f003 0307 	and.w	r3, r3, #7
 80068a2:	b29a      	uxth	r2, r3
 80068a4:	89fb      	ldrh	r3, [r7, #14]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	89fa      	ldrh	r2, [r7, #14]
 80068b0:	60da      	str	r2, [r3, #12]
 80068b2:	e04f      	b.n	8006954 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	77bb      	strb	r3, [r7, #30]
 80068b8:	e04c      	b.n	8006954 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068ba:	7ffb      	ldrb	r3, [r7, #31]
 80068bc:	2b08      	cmp	r3, #8
 80068be:	d828      	bhi.n	8006912 <UART_SetConfig+0x462>
 80068c0:	a201      	add	r2, pc, #4	; (adr r2, 80068c8 <UART_SetConfig+0x418>)
 80068c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c6:	bf00      	nop
 80068c8:	080068ed 	.word	0x080068ed
 80068cc:	080068f5 	.word	0x080068f5
 80068d0:	080068fd 	.word	0x080068fd
 80068d4:	08006913 	.word	0x08006913
 80068d8:	08006903 	.word	0x08006903
 80068dc:	08006913 	.word	0x08006913
 80068e0:	08006913 	.word	0x08006913
 80068e4:	08006913 	.word	0x08006913
 80068e8:	0800690b 	.word	0x0800690b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068ec:	f7fd f85c 	bl	80039a8 <HAL_RCC_GetPCLK1Freq>
 80068f0:	61b8      	str	r0, [r7, #24]
        break;
 80068f2:	e013      	b.n	800691c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068f4:	f7fd f86c 	bl	80039d0 <HAL_RCC_GetPCLK2Freq>
 80068f8:	61b8      	str	r0, [r7, #24]
        break;
 80068fa:	e00f      	b.n	800691c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068fc:	4b1d      	ldr	r3, [pc, #116]	; (8006974 <UART_SetConfig+0x4c4>)
 80068fe:	61bb      	str	r3, [r7, #24]
        break;
 8006900:	e00c      	b.n	800691c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006902:	f7fc ff3f 	bl	8003784 <HAL_RCC_GetSysClockFreq>
 8006906:	61b8      	str	r0, [r7, #24]
        break;
 8006908:	e008      	b.n	800691c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800690a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800690e:	61bb      	str	r3, [r7, #24]
        break;
 8006910:	e004      	b.n	800691c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006912:	2300      	movs	r3, #0
 8006914:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	77bb      	strb	r3, [r7, #30]
        break;
 800691a:	bf00      	nop
    }

    if (pclk != 0U)
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d018      	beq.n	8006954 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	085a      	lsrs	r2, r3, #1
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	441a      	add	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	fbb2 f3f3 	udiv	r3, r2, r3
 8006934:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b0f      	cmp	r3, #15
 800693a:	d909      	bls.n	8006950 <UART_SetConfig+0x4a0>
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006942:	d205      	bcs.n	8006950 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	b29a      	uxth	r2, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	60da      	str	r2, [r3, #12]
 800694e:	e001      	b.n	8006954 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006960:	7fbb      	ldrb	r3, [r7, #30]
}
 8006962:	4618      	mov	r0, r3
 8006964:	3720      	adds	r7, #32
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	40007c00 	.word	0x40007c00
 8006970:	40023800 	.word	0x40023800
 8006974:	00f42400 	.word	0x00f42400

08006978 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00a      	beq.n	80069a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	430a      	orrs	r2, r1
 80069a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00a      	beq.n	80069c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00a      	beq.n	80069e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ea:	f003 0308 	and.w	r3, r3, #8
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00a      	beq.n	8006a08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	430a      	orrs	r2, r1
 8006a06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0c:	f003 0310 	and.w	r3, r3, #16
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00a      	beq.n	8006a2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2e:	f003 0320 	and.w	r3, r3, #32
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00a      	beq.n	8006a4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d01a      	beq.n	8006a8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a76:	d10a      	bne.n	8006a8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	605a      	str	r2, [r3, #4]
  }
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af02      	add	r7, sp, #8
 8006ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006acc:	f7fb fab2 	bl	8002034 <HAL_GetTick>
 8006ad0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0308 	and.w	r3, r3, #8
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d10e      	bne.n	8006afe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ae0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f81b 	bl	8006b2a <UART_WaitOnFlagUntilTimeout>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e011      	b.n	8006b22 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2220      	movs	r2, #32
 8006b02:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2220      	movs	r2, #32
 8006b08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b09c      	sub	sp, #112	; 0x70
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	60f8      	str	r0, [r7, #12]
 8006b32:	60b9      	str	r1, [r7, #8]
 8006b34:	603b      	str	r3, [r7, #0]
 8006b36:	4613      	mov	r3, r2
 8006b38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b3a:	e0a7      	b.n	8006c8c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b42:	f000 80a3 	beq.w	8006c8c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b46:	f7fb fa75 	bl	8002034 <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d302      	bcc.n	8006b5c <UART_WaitOnFlagUntilTimeout+0x32>
 8006b56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d13f      	bne.n	8006bdc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b64:	e853 3f00 	ldrex	r3, [r3]
 8006b68:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b6c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006b70:	667b      	str	r3, [r7, #100]	; 0x64
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b7c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b80:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006b82:	e841 2300 	strex	r3, r2, [r1]
 8006b86:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006b88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1e6      	bne.n	8006b5c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	3308      	adds	r3, #8
 8006b94:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b98:	e853 3f00 	ldrex	r3, [r3]
 8006b9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba0:	f023 0301 	bic.w	r3, r3, #1
 8006ba4:	663b      	str	r3, [r7, #96]	; 0x60
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3308      	adds	r3, #8
 8006bac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006bae:	64ba      	str	r2, [r7, #72]	; 0x48
 8006bb0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006bb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bb6:	e841 2300 	strex	r3, r2, [r1]
 8006bba:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d1e5      	bne.n	8006b8e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e068      	b.n	8006cae <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0304 	and.w	r3, r3, #4
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d050      	beq.n	8006c8c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bf8:	d148      	bne.n	8006c8c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c02:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c18:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c22:	637b      	str	r3, [r7, #52]	; 0x34
 8006c24:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e6      	bne.n	8006c04 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	3308      	adds	r3, #8
 8006c3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	613b      	str	r3, [r7, #16]
   return(result);
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f023 0301 	bic.w	r3, r3, #1
 8006c4c:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3308      	adds	r3, #8
 8006c54:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c56:	623a      	str	r2, [r7, #32]
 8006c58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	69f9      	ldr	r1, [r7, #28]
 8006c5c:	6a3a      	ldr	r2, [r7, #32]
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e5      	bne.n	8006c36 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e010      	b.n	8006cae <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	69da      	ldr	r2, [r3, #28]
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	4013      	ands	r3, r2
 8006c96:	68ba      	ldr	r2, [r7, #8]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	bf0c      	ite	eq
 8006c9c:	2301      	moveq	r3, #1
 8006c9e:	2300      	movne	r3, #0
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	79fb      	ldrb	r3, [r7, #7]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	f43f af48 	beq.w	8006b3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3770      	adds	r7, #112	; 0x70
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
	...

08006cb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b097      	sub	sp, #92	; 0x5c
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	4613      	mov	r3, r2
 8006cc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	88fa      	ldrh	r2, [r7, #6]
 8006cd0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	88fa      	ldrh	r2, [r7, #6]
 8006cd8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cea:	d10e      	bne.n	8006d0a <UART_Start_Receive_IT+0x52>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d105      	bne.n	8006d00 <UART_Start_Receive_IT+0x48>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006cfa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006cfe:	e02d      	b.n	8006d5c <UART_Start_Receive_IT+0xa4>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	22ff      	movs	r2, #255	; 0xff
 8006d04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d08:	e028      	b.n	8006d5c <UART_Start_Receive_IT+0xa4>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10d      	bne.n	8006d2e <UART_Start_Receive_IT+0x76>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d104      	bne.n	8006d24 <UART_Start_Receive_IT+0x6c>
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	22ff      	movs	r2, #255	; 0xff
 8006d1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d22:	e01b      	b.n	8006d5c <UART_Start_Receive_IT+0xa4>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	227f      	movs	r2, #127	; 0x7f
 8006d28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d2c:	e016      	b.n	8006d5c <UART_Start_Receive_IT+0xa4>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d36:	d10d      	bne.n	8006d54 <UART_Start_Receive_IT+0x9c>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d104      	bne.n	8006d4a <UART_Start_Receive_IT+0x92>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	227f      	movs	r2, #127	; 0x7f
 8006d44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d48:	e008      	b.n	8006d5c <UART_Start_Receive_IT+0xa4>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	223f      	movs	r2, #63	; 0x3f
 8006d4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d52:	e003      	b.n	8006d5c <UART_Start_Receive_IT+0xa4>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2222      	movs	r2, #34	; 0x22
 8006d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	3308      	adds	r3, #8
 8006d72:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d76:	e853 3f00 	ldrex	r3, [r3]
 8006d7a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7e:	f043 0301 	orr.w	r3, r3, #1
 8006d82:	657b      	str	r3, [r7, #84]	; 0x54
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3308      	adds	r3, #8
 8006d8a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d8c:	64ba      	str	r2, [r7, #72]	; 0x48
 8006d8e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006d92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006d9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e5      	bne.n	8006d6c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006da8:	d107      	bne.n	8006dba <UART_Start_Receive_IT+0x102>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d103      	bne.n	8006dba <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	4a21      	ldr	r2, [pc, #132]	; (8006e3c <UART_Start_Receive_IT+0x184>)
 8006db6:	669a      	str	r2, [r3, #104]	; 0x68
 8006db8:	e002      	b.n	8006dc0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	4a20      	ldr	r2, [pc, #128]	; (8006e40 <UART_Start_Receive_IT+0x188>)
 8006dbe:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d019      	beq.n	8006dfc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd0:	e853 3f00 	ldrex	r3, [r3]
 8006dd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006ddc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	461a      	mov	r2, r3
 8006de4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006de6:	637b      	str	r3, [r7, #52]	; 0x34
 8006de8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006dec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dee:	e841 2300 	strex	r3, r2, [r1]
 8006df2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1e6      	bne.n	8006dc8 <UART_Start_Receive_IT+0x110>
 8006dfa:	e018      	b.n	8006e2e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	e853 3f00 	ldrex	r3, [r3]
 8006e08:	613b      	str	r3, [r7, #16]
   return(result);
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f043 0320 	orr.w	r3, r3, #32
 8006e10:	653b      	str	r3, [r7, #80]	; 0x50
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e1a:	623b      	str	r3, [r7, #32]
 8006e1c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	69f9      	ldr	r1, [r7, #28]
 8006e20:	6a3a      	ldr	r2, [r7, #32]
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1e6      	bne.n	8006dfc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	375c      	adds	r7, #92	; 0x5c
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	080070f3 	.word	0x080070f3
 8006e40:	08006f8d 	.word	0x08006f8d

08006e44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b095      	sub	sp, #84	; 0x54
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e54:	e853 3f00 	ldrex	r3, [r3]
 8006e58:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	461a      	mov	r2, r3
 8006e68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e6a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e6c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e72:	e841 2300 	strex	r3, r2, [r1]
 8006e76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1e6      	bne.n	8006e4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3308      	adds	r3, #8
 8006e84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	e853 3f00 	ldrex	r3, [r3]
 8006e8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	f023 0301 	bic.w	r3, r3, #1
 8006e94:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	3308      	adds	r3, #8
 8006e9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ea0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ea4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ea6:	e841 2300 	strex	r3, r2, [r1]
 8006eaa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1e5      	bne.n	8006e7e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d118      	bne.n	8006eec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	e853 3f00 	ldrex	r3, [r3]
 8006ec6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f023 0310 	bic.w	r3, r3, #16
 8006ece:	647b      	str	r3, [r7, #68]	; 0x44
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ed8:	61bb      	str	r3, [r7, #24]
 8006eda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006edc:	6979      	ldr	r1, [r7, #20]
 8006ede:	69ba      	ldr	r2, [r7, #24]
 8006ee0:	e841 2300 	strex	r3, r2, [r1]
 8006ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1e6      	bne.n	8006eba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006f00:	bf00      	nop
 8006f02:	3754      	adds	r7, #84	; 0x54
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f7ff faaa 	bl	8006484 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f30:	bf00      	nop
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b088      	sub	sp, #32
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	e853 3f00 	ldrex	r3, [r3]
 8006f4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f54:	61fb      	str	r3, [r7, #28]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	61bb      	str	r3, [r7, #24]
 8006f60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f62:	6979      	ldr	r1, [r7, #20]
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	e841 2300 	strex	r3, r2, [r1]
 8006f6a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1e6      	bne.n	8006f40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f7ff fa76 	bl	8006470 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f84:	bf00      	nop
 8006f86:	3720      	adds	r7, #32
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b096      	sub	sp, #88	; 0x58
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f9a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fa4:	2b22      	cmp	r3, #34	; 0x22
 8006fa6:	f040 8098 	bne.w	80070da <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006fb4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006fb8:	b2d9      	uxtb	r1, r3
 8006fba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc4:	400a      	ands	r2, r1
 8006fc6:	b2d2      	uxtb	r2, r2
 8006fc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fce:	1c5a      	adds	r2, r3, #1
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	b29a      	uxth	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d17b      	bne.n	80070ea <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ffa:	e853 3f00 	ldrex	r3, [r3]
 8006ffe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007002:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007006:	653b      	str	r3, [r7, #80]	; 0x50
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	461a      	mov	r2, r3
 800700e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007010:	647b      	str	r3, [r7, #68]	; 0x44
 8007012:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007014:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007016:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007018:	e841 2300 	strex	r3, r2, [r1]
 800701c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800701e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1e6      	bne.n	8006ff2 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3308      	adds	r3, #8
 800702a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702e:	e853 3f00 	ldrex	r3, [r3]
 8007032:	623b      	str	r3, [r7, #32]
   return(result);
 8007034:	6a3b      	ldr	r3, [r7, #32]
 8007036:	f023 0301 	bic.w	r3, r3, #1
 800703a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	3308      	adds	r3, #8
 8007042:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007044:	633a      	str	r2, [r7, #48]	; 0x30
 8007046:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007048:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800704a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800704c:	e841 2300 	strex	r3, r2, [r1]
 8007050:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1e5      	bne.n	8007024 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2220      	movs	r2, #32
 800705c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007070:	2b01      	cmp	r3, #1
 8007072:	d12e      	bne.n	80070d2 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	e853 3f00 	ldrex	r3, [r3]
 8007086:	60fb      	str	r3, [r7, #12]
   return(result);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f023 0310 	bic.w	r3, r3, #16
 800708e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	461a      	mov	r2, r3
 8007096:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007098:	61fb      	str	r3, [r7, #28]
 800709a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709c:	69b9      	ldr	r1, [r7, #24]
 800709e:	69fa      	ldr	r2, [r7, #28]
 80070a0:	e841 2300 	strex	r3, r2, [r1]
 80070a4:	617b      	str	r3, [r7, #20]
   return(result);
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1e6      	bne.n	800707a <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	f003 0310 	and.w	r3, r3, #16
 80070b6:	2b10      	cmp	r3, #16
 80070b8:	d103      	bne.n	80070c2 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2210      	movs	r2, #16
 80070c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80070c8:	4619      	mov	r1, r3
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f7ff f9e4 	bl	8006498 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80070d0:	e00b      	b.n	80070ea <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7f9 ff4a 	bl	8000f6c <HAL_UART_RxCpltCallback>
}
 80070d8:	e007      	b.n	80070ea <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	699a      	ldr	r2, [r3, #24]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f042 0208 	orr.w	r2, r2, #8
 80070e8:	619a      	str	r2, [r3, #24]
}
 80070ea:	bf00      	nop
 80070ec:	3758      	adds	r7, #88	; 0x58
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b096      	sub	sp, #88	; 0x58
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007100:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800710a:	2b22      	cmp	r3, #34	; 0x22
 800710c:	f040 8098 	bne.w	8007240 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007116:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007120:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007124:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007128:	4013      	ands	r3, r2
 800712a:	b29a      	uxth	r2, r3
 800712c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800712e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007134:	1c9a      	adds	r2, r3, #2
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007140:	b29b      	uxth	r3, r3
 8007142:	3b01      	subs	r3, #1
 8007144:	b29a      	uxth	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007152:	b29b      	uxth	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	d17b      	bne.n	8007250 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007160:	e853 3f00 	ldrex	r3, [r3]
 8007164:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007168:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800716c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007176:	643b      	str	r3, [r7, #64]	; 0x40
 8007178:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800717c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800717e:	e841 2300 	strex	r3, r2, [r1]
 8007182:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1e6      	bne.n	8007158 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3308      	adds	r3, #8
 8007190:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007192:	6a3b      	ldr	r3, [r7, #32]
 8007194:	e853 3f00 	ldrex	r3, [r3]
 8007198:	61fb      	str	r3, [r7, #28]
   return(result);
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	3308      	adds	r3, #8
 80071a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071b2:	e841 2300 	strex	r3, r2, [r1]
 80071b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1e5      	bne.n	800718a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2220      	movs	r2, #32
 80071c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d12e      	bne.n	8007238 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	f023 0310 	bic.w	r3, r3, #16
 80071f4:	647b      	str	r3, [r7, #68]	; 0x44
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	461a      	mov	r2, r3
 80071fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071fe:	61bb      	str	r3, [r7, #24]
 8007200:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	6979      	ldr	r1, [r7, #20]
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	613b      	str	r3, [r7, #16]
   return(result);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e6      	bne.n	80071e0 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	69db      	ldr	r3, [r3, #28]
 8007218:	f003 0310 	and.w	r3, r3, #16
 800721c:	2b10      	cmp	r3, #16
 800721e:	d103      	bne.n	8007228 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2210      	movs	r2, #16
 8007226:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800722e:	4619      	mov	r1, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f7ff f931 	bl	8006498 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007236:	e00b      	b.n	8007250 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7f9 fe97 	bl	8000f6c <HAL_UART_RxCpltCallback>
}
 800723e:	e007      	b.n	8007250 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	699a      	ldr	r2, [r3, #24]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f042 0208 	orr.w	r2, r2, #8
 800724e:	619a      	str	r2, [r3, #24]
}
 8007250:	bf00      	nop
 8007252:	3758      	adds	r7, #88	; 0x58
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007258:	b084      	sub	sp, #16
 800725a:	b580      	push	{r7, lr}
 800725c:	b084      	sub	sp, #16
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	f107 001c 	add.w	r0, r7, #28
 8007266:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800726a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726c:	2b01      	cmp	r3, #1
 800726e:	d120      	bne.n	80072b2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007274:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68da      	ldr	r2, [r3, #12]
 8007280:	4b20      	ldr	r3, [pc, #128]	; (8007304 <USB_CoreInit+0xac>)
 8007282:	4013      	ands	r3, r2
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007294:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007296:	2b01      	cmp	r3, #1
 8007298:	d105      	bne.n	80072a6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 fa96 	bl	80077d8 <USB_CoreReset>
 80072ac:	4603      	mov	r3, r0
 80072ae:	73fb      	strb	r3, [r7, #15]
 80072b0:	e010      	b.n	80072d4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fa8a 	bl	80077d8 <USB_CoreReset>
 80072c4:	4603      	mov	r3, r0
 80072c6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80072d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d10b      	bne.n	80072f2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f043 0206 	orr.w	r2, r3, #6
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f043 0220 	orr.w	r2, r3, #32
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80072f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3710      	adds	r7, #16
 80072f8:	46bd      	mov	sp, r7
 80072fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072fe:	b004      	add	sp, #16
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	ffbdffbf 	.word	0xffbdffbf

08007308 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f023 0201 	bic.w	r2, r3, #1
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
 8007332:	460b      	mov	r3, r1
 8007334:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007336:	2300      	movs	r3, #0
 8007338:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007346:	78fb      	ldrb	r3, [r7, #3]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d115      	bne.n	8007378 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007358:	2001      	movs	r0, #1
 800735a:	f7fa fe77 	bl	800204c <HAL_Delay>
      ms++;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	3301      	adds	r3, #1
 8007362:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fa29 	bl	80077bc <USB_GetMode>
 800736a:	4603      	mov	r3, r0
 800736c:	2b01      	cmp	r3, #1
 800736e:	d01e      	beq.n	80073ae <USB_SetCurrentMode+0x84>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b31      	cmp	r3, #49	; 0x31
 8007374:	d9f0      	bls.n	8007358 <USB_SetCurrentMode+0x2e>
 8007376:	e01a      	b.n	80073ae <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007378:	78fb      	ldrb	r3, [r7, #3]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d115      	bne.n	80073aa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800738a:	2001      	movs	r0, #1
 800738c:	f7fa fe5e 	bl	800204c <HAL_Delay>
      ms++;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	3301      	adds	r3, #1
 8007394:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fa10 	bl	80077bc <USB_GetMode>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d005      	beq.n	80073ae <USB_SetCurrentMode+0x84>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2b31      	cmp	r3, #49	; 0x31
 80073a6:	d9f0      	bls.n	800738a <USB_SetCurrentMode+0x60>
 80073a8:	e001      	b.n	80073ae <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e005      	b.n	80073ba <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2b32      	cmp	r3, #50	; 0x32
 80073b2:	d101      	bne.n	80073b8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e000      	b.n	80073ba <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3710      	adds	r7, #16
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
	...

080073c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073c4:	b084      	sub	sp, #16
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b086      	sub	sp, #24
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80073d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073d6:	2300      	movs	r3, #0
 80073d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80073de:	2300      	movs	r3, #0
 80073e0:	613b      	str	r3, [r7, #16]
 80073e2:	e009      	b.n	80073f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	3340      	adds	r3, #64	; 0x40
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	3301      	adds	r3, #1
 80073f6:	613b      	str	r3, [r7, #16]
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	2b0e      	cmp	r3, #14
 80073fc:	d9f2      	bls.n	80073e4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007400:	2b00      	cmp	r3, #0
 8007402:	d11c      	bne.n	800743e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007412:	f043 0302 	orr.w	r3, r3, #2
 8007416:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	e005      	b.n	800744a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007442:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007450:	461a      	mov	r2, r3
 8007452:	2300      	movs	r3, #0
 8007454:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745c:	4619      	mov	r1, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007464:	461a      	mov	r2, r3
 8007466:	680b      	ldr	r3, [r1, #0]
 8007468:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800746a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800746c:	2b01      	cmp	r3, #1
 800746e:	d10c      	bne.n	800748a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007472:	2b00      	cmp	r3, #0
 8007474:	d104      	bne.n	8007480 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007476:	2100      	movs	r1, #0
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f965 	bl	8007748 <USB_SetDevSpeed>
 800747e:	e008      	b.n	8007492 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007480:	2101      	movs	r1, #1
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f960 	bl	8007748 <USB_SetDevSpeed>
 8007488:	e003      	b.n	8007492 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800748a:	2103      	movs	r1, #3
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 f95b 	bl	8007748 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007492:	2110      	movs	r1, #16
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 f8f3 	bl	8007680 <USB_FlushTxFifo>
 800749a:	4603      	mov	r3, r0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d001      	beq.n	80074a4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 f91f 	bl	80076e8 <USB_FlushRxFifo>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ba:	461a      	mov	r2, r3
 80074bc:	2300      	movs	r3, #0
 80074be:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c6:	461a      	mov	r2, r3
 80074c8:	2300      	movs	r3, #0
 80074ca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d2:	461a      	mov	r2, r3
 80074d4:	2300      	movs	r3, #0
 80074d6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074d8:	2300      	movs	r3, #0
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	e043      	b.n	8007566 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	015a      	lsls	r2, r3, #5
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	4413      	add	r3, r2
 80074e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074f4:	d118      	bne.n	8007528 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10a      	bne.n	8007512 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007508:	461a      	mov	r2, r3
 800750a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800750e:	6013      	str	r3, [r2, #0]
 8007510:	e013      	b.n	800753a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	4413      	add	r3, r2
 800751a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751e:	461a      	mov	r2, r3
 8007520:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007524:	6013      	str	r3, [r2, #0]
 8007526:	e008      	b.n	800753a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007534:	461a      	mov	r2, r3
 8007536:	2300      	movs	r3, #0
 8007538:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	015a      	lsls	r2, r3, #5
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	4413      	add	r3, r2
 8007542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007546:	461a      	mov	r2, r3
 8007548:	2300      	movs	r3, #0
 800754a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007558:	461a      	mov	r2, r3
 800755a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800755e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	3301      	adds	r3, #1
 8007564:	613b      	str	r3, [r7, #16]
 8007566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007568:	693a      	ldr	r2, [r7, #16]
 800756a:	429a      	cmp	r2, r3
 800756c:	d3b7      	bcc.n	80074de <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800756e:	2300      	movs	r3, #0
 8007570:	613b      	str	r3, [r7, #16]
 8007572:	e043      	b.n	80075fc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	015a      	lsls	r2, r3, #5
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	4413      	add	r3, r2
 800757c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007586:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800758a:	d118      	bne.n	80075be <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d10a      	bne.n	80075a8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	4413      	add	r3, r2
 800759a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759e:	461a      	mov	r2, r3
 80075a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	e013      	b.n	80075d0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b4:	461a      	mov	r2, r3
 80075b6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80075ba:	6013      	str	r3, [r2, #0]
 80075bc:	e008      	b.n	80075d0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	015a      	lsls	r2, r3, #5
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	4413      	add	r3, r2
 80075c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ca:	461a      	mov	r2, r3
 80075cc:	2300      	movs	r3, #0
 80075ce:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075dc:	461a      	mov	r2, r3
 80075de:	2300      	movs	r3, #0
 80075e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ee:	461a      	mov	r2, r3
 80075f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075f4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	3301      	adds	r3, #1
 80075fa:	613b      	str	r3, [r7, #16]
 80075fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	429a      	cmp	r2, r3
 8007602:	d3b7      	bcc.n	8007574 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007612:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007616:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007624:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	2b00      	cmp	r3, #0
 800762a:	d105      	bne.n	8007638 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	f043 0210 	orr.w	r2, r3, #16
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	699a      	ldr	r2, [r3, #24]
 800763c:	4b0e      	ldr	r3, [pc, #56]	; (8007678 <USB_DevInit+0x2b4>)
 800763e:	4313      	orrs	r3, r2
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f043 0208 	orr.w	r2, r3, #8
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007658:	2b01      	cmp	r3, #1
 800765a:	d105      	bne.n	8007668 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	699a      	ldr	r2, [r3, #24]
 8007660:	4b06      	ldr	r3, [pc, #24]	; (800767c <USB_DevInit+0x2b8>)
 8007662:	4313      	orrs	r3, r2
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007668:	7dfb      	ldrb	r3, [r7, #23]
}
 800766a:	4618      	mov	r0, r3
 800766c:	3718      	adds	r7, #24
 800766e:	46bd      	mov	sp, r7
 8007670:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007674:	b004      	add	sp, #16
 8007676:	4770      	bx	lr
 8007678:	803c3800 	.word	0x803c3800
 800767c:	40000004 	.word	0x40000004

08007680 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800768a:	2300      	movs	r3, #0
 800768c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	3301      	adds	r3, #1
 8007692:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4a13      	ldr	r2, [pc, #76]	; (80076e4 <USB_FlushTxFifo+0x64>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d901      	bls.n	80076a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800769c:	2303      	movs	r3, #3
 800769e:	e01b      	b.n	80076d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	daf2      	bge.n	800768e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	019b      	lsls	r3, r3, #6
 80076b0:	f043 0220 	orr.w	r2, r3, #32
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	3301      	adds	r3, #1
 80076bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	4a08      	ldr	r2, [pc, #32]	; (80076e4 <USB_FlushTxFifo+0x64>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d901      	bls.n	80076ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80076c6:	2303      	movs	r3, #3
 80076c8:	e006      	b.n	80076d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	f003 0320 	and.w	r3, r3, #32
 80076d2:	2b20      	cmp	r3, #32
 80076d4:	d0f0      	beq.n	80076b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	00030d40 	.word	0x00030d40

080076e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	3301      	adds	r3, #1
 80076f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	4a11      	ldr	r2, [pc, #68]	; (8007744 <USB_FlushRxFifo+0x5c>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d901      	bls.n	8007706 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e018      	b.n	8007738 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	2b00      	cmp	r3, #0
 800770c:	daf2      	bge.n	80076f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800770e:	2300      	movs	r3, #0
 8007710:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2210      	movs	r2, #16
 8007716:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	3301      	adds	r3, #1
 800771c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	4a08      	ldr	r2, [pc, #32]	; (8007744 <USB_FlushRxFifo+0x5c>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d901      	bls.n	800772a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007726:	2303      	movs	r3, #3
 8007728:	e006      	b.n	8007738 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	f003 0310 	and.w	r3, r3, #16
 8007732:	2b10      	cmp	r3, #16
 8007734:	d0f0      	beq.n	8007718 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	00030d40 	.word	0x00030d40

08007748 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	460b      	mov	r3, r1
 8007752:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	78fb      	ldrb	r3, [r7, #3]
 8007762:	68f9      	ldr	r1, [r7, #12]
 8007764:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007768:	4313      	orrs	r3, r2
 800776a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3714      	adds	r7, #20
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800777a:	b480      	push	{r7}
 800777c:	b085      	sub	sp, #20
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007794:	f023 0303 	bic.w	r3, r3, #3
 8007798:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077a8:	f043 0302 	orr.w	r3, r3, #2
 80077ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077ae:	2300      	movs	r3, #0
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	f003 0301 	and.w	r3, r3, #1
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	3301      	adds	r3, #1
 80077e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4a13      	ldr	r2, [pc, #76]	; (800783c <USB_CoreReset+0x64>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d901      	bls.n	80077f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80077f2:	2303      	movs	r3, #3
 80077f4:	e01b      	b.n	800782e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	daf2      	bge.n	80077e4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80077fe:	2300      	movs	r3, #0
 8007800:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	f043 0201 	orr.w	r2, r3, #1
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	3301      	adds	r3, #1
 8007812:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	4a09      	ldr	r2, [pc, #36]	; (800783c <USB_CoreReset+0x64>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d901      	bls.n	8007820 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e006      	b.n	800782e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b01      	cmp	r3, #1
 800782a:	d0f0      	beq.n	800780e <USB_CoreReset+0x36>

  return HAL_OK;
 800782c:	2300      	movs	r3, #0
}
 800782e:	4618      	mov	r0, r3
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	00030d40 	.word	0x00030d40

08007840 <_strtol_l.constprop.0>:
 8007840:	2b01      	cmp	r3, #1
 8007842:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007846:	d001      	beq.n	800784c <_strtol_l.constprop.0+0xc>
 8007848:	2b24      	cmp	r3, #36	; 0x24
 800784a:	d906      	bls.n	800785a <_strtol_l.constprop.0+0x1a>
 800784c:	f000 f9ea 	bl	8007c24 <__errno>
 8007850:	2316      	movs	r3, #22
 8007852:	6003      	str	r3, [r0, #0]
 8007854:	2000      	movs	r0, #0
 8007856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800785a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007940 <_strtol_l.constprop.0+0x100>
 800785e:	460d      	mov	r5, r1
 8007860:	462e      	mov	r6, r5
 8007862:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007866:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800786a:	f017 0708 	ands.w	r7, r7, #8
 800786e:	d1f7      	bne.n	8007860 <_strtol_l.constprop.0+0x20>
 8007870:	2c2d      	cmp	r4, #45	; 0x2d
 8007872:	d132      	bne.n	80078da <_strtol_l.constprop.0+0x9a>
 8007874:	782c      	ldrb	r4, [r5, #0]
 8007876:	2701      	movs	r7, #1
 8007878:	1cb5      	adds	r5, r6, #2
 800787a:	2b00      	cmp	r3, #0
 800787c:	d05b      	beq.n	8007936 <_strtol_l.constprop.0+0xf6>
 800787e:	2b10      	cmp	r3, #16
 8007880:	d109      	bne.n	8007896 <_strtol_l.constprop.0+0x56>
 8007882:	2c30      	cmp	r4, #48	; 0x30
 8007884:	d107      	bne.n	8007896 <_strtol_l.constprop.0+0x56>
 8007886:	782c      	ldrb	r4, [r5, #0]
 8007888:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800788c:	2c58      	cmp	r4, #88	; 0x58
 800788e:	d14d      	bne.n	800792c <_strtol_l.constprop.0+0xec>
 8007890:	786c      	ldrb	r4, [r5, #1]
 8007892:	2310      	movs	r3, #16
 8007894:	3502      	adds	r5, #2
 8007896:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800789a:	f108 38ff 	add.w	r8, r8, #4294967295
 800789e:	f04f 0e00 	mov.w	lr, #0
 80078a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80078a6:	4676      	mov	r6, lr
 80078a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80078ac:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80078b0:	f1bc 0f09 	cmp.w	ip, #9
 80078b4:	d816      	bhi.n	80078e4 <_strtol_l.constprop.0+0xa4>
 80078b6:	4664      	mov	r4, ip
 80078b8:	42a3      	cmp	r3, r4
 80078ba:	dd24      	ble.n	8007906 <_strtol_l.constprop.0+0xc6>
 80078bc:	f1be 3fff 	cmp.w	lr, #4294967295
 80078c0:	d008      	beq.n	80078d4 <_strtol_l.constprop.0+0x94>
 80078c2:	45b1      	cmp	r9, r6
 80078c4:	d31c      	bcc.n	8007900 <_strtol_l.constprop.0+0xc0>
 80078c6:	d101      	bne.n	80078cc <_strtol_l.constprop.0+0x8c>
 80078c8:	45a2      	cmp	sl, r4
 80078ca:	db19      	blt.n	8007900 <_strtol_l.constprop.0+0xc0>
 80078cc:	fb06 4603 	mla	r6, r6, r3, r4
 80078d0:	f04f 0e01 	mov.w	lr, #1
 80078d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078d8:	e7e8      	b.n	80078ac <_strtol_l.constprop.0+0x6c>
 80078da:	2c2b      	cmp	r4, #43	; 0x2b
 80078dc:	bf04      	itt	eq
 80078de:	782c      	ldrbeq	r4, [r5, #0]
 80078e0:	1cb5      	addeq	r5, r6, #2
 80078e2:	e7ca      	b.n	800787a <_strtol_l.constprop.0+0x3a>
 80078e4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80078e8:	f1bc 0f19 	cmp.w	ip, #25
 80078ec:	d801      	bhi.n	80078f2 <_strtol_l.constprop.0+0xb2>
 80078ee:	3c37      	subs	r4, #55	; 0x37
 80078f0:	e7e2      	b.n	80078b8 <_strtol_l.constprop.0+0x78>
 80078f2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80078f6:	f1bc 0f19 	cmp.w	ip, #25
 80078fa:	d804      	bhi.n	8007906 <_strtol_l.constprop.0+0xc6>
 80078fc:	3c57      	subs	r4, #87	; 0x57
 80078fe:	e7db      	b.n	80078b8 <_strtol_l.constprop.0+0x78>
 8007900:	f04f 3eff 	mov.w	lr, #4294967295
 8007904:	e7e6      	b.n	80078d4 <_strtol_l.constprop.0+0x94>
 8007906:	f1be 3fff 	cmp.w	lr, #4294967295
 800790a:	d105      	bne.n	8007918 <_strtol_l.constprop.0+0xd8>
 800790c:	2322      	movs	r3, #34	; 0x22
 800790e:	6003      	str	r3, [r0, #0]
 8007910:	4646      	mov	r6, r8
 8007912:	b942      	cbnz	r2, 8007926 <_strtol_l.constprop.0+0xe6>
 8007914:	4630      	mov	r0, r6
 8007916:	e79e      	b.n	8007856 <_strtol_l.constprop.0+0x16>
 8007918:	b107      	cbz	r7, 800791c <_strtol_l.constprop.0+0xdc>
 800791a:	4276      	negs	r6, r6
 800791c:	2a00      	cmp	r2, #0
 800791e:	d0f9      	beq.n	8007914 <_strtol_l.constprop.0+0xd4>
 8007920:	f1be 0f00 	cmp.w	lr, #0
 8007924:	d000      	beq.n	8007928 <_strtol_l.constprop.0+0xe8>
 8007926:	1e69      	subs	r1, r5, #1
 8007928:	6011      	str	r1, [r2, #0]
 800792a:	e7f3      	b.n	8007914 <_strtol_l.constprop.0+0xd4>
 800792c:	2430      	movs	r4, #48	; 0x30
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1b1      	bne.n	8007896 <_strtol_l.constprop.0+0x56>
 8007932:	2308      	movs	r3, #8
 8007934:	e7af      	b.n	8007896 <_strtol_l.constprop.0+0x56>
 8007936:	2c30      	cmp	r4, #48	; 0x30
 8007938:	d0a5      	beq.n	8007886 <_strtol_l.constprop.0+0x46>
 800793a:	230a      	movs	r3, #10
 800793c:	e7ab      	b.n	8007896 <_strtol_l.constprop.0+0x56>
 800793e:	bf00      	nop
 8007940:	0800883d 	.word	0x0800883d

08007944 <strtol>:
 8007944:	4613      	mov	r3, r2
 8007946:	460a      	mov	r2, r1
 8007948:	4601      	mov	r1, r0
 800794a:	4802      	ldr	r0, [pc, #8]	; (8007954 <strtol+0x10>)
 800794c:	6800      	ldr	r0, [r0, #0]
 800794e:	f7ff bf77 	b.w	8007840 <_strtol_l.constprop.0>
 8007952:	bf00      	nop
 8007954:	20000070 	.word	0x20000070

08007958 <std>:
 8007958:	2300      	movs	r3, #0
 800795a:	b510      	push	{r4, lr}
 800795c:	4604      	mov	r4, r0
 800795e:	e9c0 3300 	strd	r3, r3, [r0]
 8007962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007966:	6083      	str	r3, [r0, #8]
 8007968:	8181      	strh	r1, [r0, #12]
 800796a:	6643      	str	r3, [r0, #100]	; 0x64
 800796c:	81c2      	strh	r2, [r0, #14]
 800796e:	6183      	str	r3, [r0, #24]
 8007970:	4619      	mov	r1, r3
 8007972:	2208      	movs	r2, #8
 8007974:	305c      	adds	r0, #92	; 0x5c
 8007976:	f000 f906 	bl	8007b86 <memset>
 800797a:	4b0d      	ldr	r3, [pc, #52]	; (80079b0 <std+0x58>)
 800797c:	6263      	str	r3, [r4, #36]	; 0x24
 800797e:	4b0d      	ldr	r3, [pc, #52]	; (80079b4 <std+0x5c>)
 8007980:	62a3      	str	r3, [r4, #40]	; 0x28
 8007982:	4b0d      	ldr	r3, [pc, #52]	; (80079b8 <std+0x60>)
 8007984:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007986:	4b0d      	ldr	r3, [pc, #52]	; (80079bc <std+0x64>)
 8007988:	6323      	str	r3, [r4, #48]	; 0x30
 800798a:	4b0d      	ldr	r3, [pc, #52]	; (80079c0 <std+0x68>)
 800798c:	6224      	str	r4, [r4, #32]
 800798e:	429c      	cmp	r4, r3
 8007990:	d006      	beq.n	80079a0 <std+0x48>
 8007992:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007996:	4294      	cmp	r4, r2
 8007998:	d002      	beq.n	80079a0 <std+0x48>
 800799a:	33d0      	adds	r3, #208	; 0xd0
 800799c:	429c      	cmp	r4, r3
 800799e:	d105      	bne.n	80079ac <std+0x54>
 80079a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80079a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079a8:	f000 b966 	b.w	8007c78 <__retarget_lock_init_recursive>
 80079ac:	bd10      	pop	{r4, pc}
 80079ae:	bf00      	nop
 80079b0:	08007b01 	.word	0x08007b01
 80079b4:	08007b23 	.word	0x08007b23
 80079b8:	08007b5b 	.word	0x08007b5b
 80079bc:	08007b7f 	.word	0x08007b7f
 80079c0:	2000096c 	.word	0x2000096c

080079c4 <stdio_exit_handler>:
 80079c4:	4a02      	ldr	r2, [pc, #8]	; (80079d0 <stdio_exit_handler+0xc>)
 80079c6:	4903      	ldr	r1, [pc, #12]	; (80079d4 <stdio_exit_handler+0x10>)
 80079c8:	4803      	ldr	r0, [pc, #12]	; (80079d8 <stdio_exit_handler+0x14>)
 80079ca:	f000 b869 	b.w	8007aa0 <_fwalk_sglue>
 80079ce:	bf00      	nop
 80079d0:	20000018 	.word	0x20000018
 80079d4:	08008525 	.word	0x08008525
 80079d8:	20000024 	.word	0x20000024

080079dc <cleanup_stdio>:
 80079dc:	6841      	ldr	r1, [r0, #4]
 80079de:	4b0c      	ldr	r3, [pc, #48]	; (8007a10 <cleanup_stdio+0x34>)
 80079e0:	4299      	cmp	r1, r3
 80079e2:	b510      	push	{r4, lr}
 80079e4:	4604      	mov	r4, r0
 80079e6:	d001      	beq.n	80079ec <cleanup_stdio+0x10>
 80079e8:	f000 fd9c 	bl	8008524 <_fflush_r>
 80079ec:	68a1      	ldr	r1, [r4, #8]
 80079ee:	4b09      	ldr	r3, [pc, #36]	; (8007a14 <cleanup_stdio+0x38>)
 80079f0:	4299      	cmp	r1, r3
 80079f2:	d002      	beq.n	80079fa <cleanup_stdio+0x1e>
 80079f4:	4620      	mov	r0, r4
 80079f6:	f000 fd95 	bl	8008524 <_fflush_r>
 80079fa:	68e1      	ldr	r1, [r4, #12]
 80079fc:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <cleanup_stdio+0x3c>)
 80079fe:	4299      	cmp	r1, r3
 8007a00:	d004      	beq.n	8007a0c <cleanup_stdio+0x30>
 8007a02:	4620      	mov	r0, r4
 8007a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a08:	f000 bd8c 	b.w	8008524 <_fflush_r>
 8007a0c:	bd10      	pop	{r4, pc}
 8007a0e:	bf00      	nop
 8007a10:	2000096c 	.word	0x2000096c
 8007a14:	200009d4 	.word	0x200009d4
 8007a18:	20000a3c 	.word	0x20000a3c

08007a1c <global_stdio_init.part.0>:
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	4b0b      	ldr	r3, [pc, #44]	; (8007a4c <global_stdio_init.part.0+0x30>)
 8007a20:	4c0b      	ldr	r4, [pc, #44]	; (8007a50 <global_stdio_init.part.0+0x34>)
 8007a22:	4a0c      	ldr	r2, [pc, #48]	; (8007a54 <global_stdio_init.part.0+0x38>)
 8007a24:	601a      	str	r2, [r3, #0]
 8007a26:	4620      	mov	r0, r4
 8007a28:	2200      	movs	r2, #0
 8007a2a:	2104      	movs	r1, #4
 8007a2c:	f7ff ff94 	bl	8007958 <std>
 8007a30:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007a34:	2201      	movs	r2, #1
 8007a36:	2109      	movs	r1, #9
 8007a38:	f7ff ff8e 	bl	8007958 <std>
 8007a3c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007a40:	2202      	movs	r2, #2
 8007a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a46:	2112      	movs	r1, #18
 8007a48:	f7ff bf86 	b.w	8007958 <std>
 8007a4c:	20000aa4 	.word	0x20000aa4
 8007a50:	2000096c 	.word	0x2000096c
 8007a54:	080079c5 	.word	0x080079c5

08007a58 <__sfp_lock_acquire>:
 8007a58:	4801      	ldr	r0, [pc, #4]	; (8007a60 <__sfp_lock_acquire+0x8>)
 8007a5a:	f000 b90e 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 8007a5e:	bf00      	nop
 8007a60:	20000aad 	.word	0x20000aad

08007a64 <__sfp_lock_release>:
 8007a64:	4801      	ldr	r0, [pc, #4]	; (8007a6c <__sfp_lock_release+0x8>)
 8007a66:	f000 b909 	b.w	8007c7c <__retarget_lock_release_recursive>
 8007a6a:	bf00      	nop
 8007a6c:	20000aad 	.word	0x20000aad

08007a70 <__sinit>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	4604      	mov	r4, r0
 8007a74:	f7ff fff0 	bl	8007a58 <__sfp_lock_acquire>
 8007a78:	6a23      	ldr	r3, [r4, #32]
 8007a7a:	b11b      	cbz	r3, 8007a84 <__sinit+0x14>
 8007a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a80:	f7ff bff0 	b.w	8007a64 <__sfp_lock_release>
 8007a84:	4b04      	ldr	r3, [pc, #16]	; (8007a98 <__sinit+0x28>)
 8007a86:	6223      	str	r3, [r4, #32]
 8007a88:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <__sinit+0x2c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1f5      	bne.n	8007a7c <__sinit+0xc>
 8007a90:	f7ff ffc4 	bl	8007a1c <global_stdio_init.part.0>
 8007a94:	e7f2      	b.n	8007a7c <__sinit+0xc>
 8007a96:	bf00      	nop
 8007a98:	080079dd 	.word	0x080079dd
 8007a9c:	20000aa4 	.word	0x20000aa4

08007aa0 <_fwalk_sglue>:
 8007aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa4:	4607      	mov	r7, r0
 8007aa6:	4688      	mov	r8, r1
 8007aa8:	4614      	mov	r4, r2
 8007aaa:	2600      	movs	r6, #0
 8007aac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ab0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ab4:	d505      	bpl.n	8007ac2 <_fwalk_sglue+0x22>
 8007ab6:	6824      	ldr	r4, [r4, #0]
 8007ab8:	2c00      	cmp	r4, #0
 8007aba:	d1f7      	bne.n	8007aac <_fwalk_sglue+0xc>
 8007abc:	4630      	mov	r0, r6
 8007abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ac2:	89ab      	ldrh	r3, [r5, #12]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d907      	bls.n	8007ad8 <_fwalk_sglue+0x38>
 8007ac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007acc:	3301      	adds	r3, #1
 8007ace:	d003      	beq.n	8007ad8 <_fwalk_sglue+0x38>
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	4638      	mov	r0, r7
 8007ad4:	47c0      	blx	r8
 8007ad6:	4306      	orrs	r6, r0
 8007ad8:	3568      	adds	r5, #104	; 0x68
 8007ada:	e7e9      	b.n	8007ab0 <_fwalk_sglue+0x10>

08007adc <iprintf>:
 8007adc:	b40f      	push	{r0, r1, r2, r3}
 8007ade:	b507      	push	{r0, r1, r2, lr}
 8007ae0:	4906      	ldr	r1, [pc, #24]	; (8007afc <iprintf+0x20>)
 8007ae2:	ab04      	add	r3, sp, #16
 8007ae4:	6808      	ldr	r0, [r1, #0]
 8007ae6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aea:	6881      	ldr	r1, [r0, #8]
 8007aec:	9301      	str	r3, [sp, #4]
 8007aee:	f000 f9e9 	bl	8007ec4 <_vfiprintf_r>
 8007af2:	b003      	add	sp, #12
 8007af4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007af8:	b004      	add	sp, #16
 8007afa:	4770      	bx	lr
 8007afc:	20000070 	.word	0x20000070

08007b00 <__sread>:
 8007b00:	b510      	push	{r4, lr}
 8007b02:	460c      	mov	r4, r1
 8007b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b08:	f000 f868 	bl	8007bdc <_read_r>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	bfab      	itete	ge
 8007b10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b12:	89a3      	ldrhlt	r3, [r4, #12]
 8007b14:	181b      	addge	r3, r3, r0
 8007b16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b1a:	bfac      	ite	ge
 8007b1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b1e:	81a3      	strhlt	r3, [r4, #12]
 8007b20:	bd10      	pop	{r4, pc}

08007b22 <__swrite>:
 8007b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b26:	461f      	mov	r7, r3
 8007b28:	898b      	ldrh	r3, [r1, #12]
 8007b2a:	05db      	lsls	r3, r3, #23
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	4616      	mov	r6, r2
 8007b32:	d505      	bpl.n	8007b40 <__swrite+0x1e>
 8007b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b38:	2302      	movs	r3, #2
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f000 f83c 	bl	8007bb8 <_lseek_r>
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b4a:	81a3      	strh	r3, [r4, #12]
 8007b4c:	4632      	mov	r2, r6
 8007b4e:	463b      	mov	r3, r7
 8007b50:	4628      	mov	r0, r5
 8007b52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b56:	f000 b853 	b.w	8007c00 <_write_r>

08007b5a <__sseek>:
 8007b5a:	b510      	push	{r4, lr}
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b62:	f000 f829 	bl	8007bb8 <_lseek_r>
 8007b66:	1c43      	adds	r3, r0, #1
 8007b68:	89a3      	ldrh	r3, [r4, #12]
 8007b6a:	bf15      	itete	ne
 8007b6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b76:	81a3      	strheq	r3, [r4, #12]
 8007b78:	bf18      	it	ne
 8007b7a:	81a3      	strhne	r3, [r4, #12]
 8007b7c:	bd10      	pop	{r4, pc}

08007b7e <__sclose>:
 8007b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b82:	f000 b809 	b.w	8007b98 <_close_r>

08007b86 <memset>:
 8007b86:	4402      	add	r2, r0
 8007b88:	4603      	mov	r3, r0
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d100      	bne.n	8007b90 <memset+0xa>
 8007b8e:	4770      	bx	lr
 8007b90:	f803 1b01 	strb.w	r1, [r3], #1
 8007b94:	e7f9      	b.n	8007b8a <memset+0x4>
	...

08007b98 <_close_r>:
 8007b98:	b538      	push	{r3, r4, r5, lr}
 8007b9a:	4d06      	ldr	r5, [pc, #24]	; (8007bb4 <_close_r+0x1c>)
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	4608      	mov	r0, r1
 8007ba2:	602b      	str	r3, [r5, #0]
 8007ba4:	f7fa f94f 	bl	8001e46 <_close>
 8007ba8:	1c43      	adds	r3, r0, #1
 8007baa:	d102      	bne.n	8007bb2 <_close_r+0x1a>
 8007bac:	682b      	ldr	r3, [r5, #0]
 8007bae:	b103      	cbz	r3, 8007bb2 <_close_r+0x1a>
 8007bb0:	6023      	str	r3, [r4, #0]
 8007bb2:	bd38      	pop	{r3, r4, r5, pc}
 8007bb4:	20000aa8 	.word	0x20000aa8

08007bb8 <_lseek_r>:
 8007bb8:	b538      	push	{r3, r4, r5, lr}
 8007bba:	4d07      	ldr	r5, [pc, #28]	; (8007bd8 <_lseek_r+0x20>)
 8007bbc:	4604      	mov	r4, r0
 8007bbe:	4608      	mov	r0, r1
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	602a      	str	r2, [r5, #0]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	f7fa f964 	bl	8001e94 <_lseek>
 8007bcc:	1c43      	adds	r3, r0, #1
 8007bce:	d102      	bne.n	8007bd6 <_lseek_r+0x1e>
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	b103      	cbz	r3, 8007bd6 <_lseek_r+0x1e>
 8007bd4:	6023      	str	r3, [r4, #0]
 8007bd6:	bd38      	pop	{r3, r4, r5, pc}
 8007bd8:	20000aa8 	.word	0x20000aa8

08007bdc <_read_r>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	4d07      	ldr	r5, [pc, #28]	; (8007bfc <_read_r+0x20>)
 8007be0:	4604      	mov	r4, r0
 8007be2:	4608      	mov	r0, r1
 8007be4:	4611      	mov	r1, r2
 8007be6:	2200      	movs	r2, #0
 8007be8:	602a      	str	r2, [r5, #0]
 8007bea:	461a      	mov	r2, r3
 8007bec:	f7fa f8f2 	bl	8001dd4 <_read>
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	d102      	bne.n	8007bfa <_read_r+0x1e>
 8007bf4:	682b      	ldr	r3, [r5, #0]
 8007bf6:	b103      	cbz	r3, 8007bfa <_read_r+0x1e>
 8007bf8:	6023      	str	r3, [r4, #0]
 8007bfa:	bd38      	pop	{r3, r4, r5, pc}
 8007bfc:	20000aa8 	.word	0x20000aa8

08007c00 <_write_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	4d07      	ldr	r5, [pc, #28]	; (8007c20 <_write_r+0x20>)
 8007c04:	4604      	mov	r4, r0
 8007c06:	4608      	mov	r0, r1
 8007c08:	4611      	mov	r1, r2
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	602a      	str	r2, [r5, #0]
 8007c0e:	461a      	mov	r2, r3
 8007c10:	f7fa f8fd 	bl	8001e0e <_write>
 8007c14:	1c43      	adds	r3, r0, #1
 8007c16:	d102      	bne.n	8007c1e <_write_r+0x1e>
 8007c18:	682b      	ldr	r3, [r5, #0]
 8007c1a:	b103      	cbz	r3, 8007c1e <_write_r+0x1e>
 8007c1c:	6023      	str	r3, [r4, #0]
 8007c1e:	bd38      	pop	{r3, r4, r5, pc}
 8007c20:	20000aa8 	.word	0x20000aa8

08007c24 <__errno>:
 8007c24:	4b01      	ldr	r3, [pc, #4]	; (8007c2c <__errno+0x8>)
 8007c26:	6818      	ldr	r0, [r3, #0]
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	20000070 	.word	0x20000070

08007c30 <__libc_init_array>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	4d0d      	ldr	r5, [pc, #52]	; (8007c68 <__libc_init_array+0x38>)
 8007c34:	4c0d      	ldr	r4, [pc, #52]	; (8007c6c <__libc_init_array+0x3c>)
 8007c36:	1b64      	subs	r4, r4, r5
 8007c38:	10a4      	asrs	r4, r4, #2
 8007c3a:	2600      	movs	r6, #0
 8007c3c:	42a6      	cmp	r6, r4
 8007c3e:	d109      	bne.n	8007c54 <__libc_init_array+0x24>
 8007c40:	4d0b      	ldr	r5, [pc, #44]	; (8007c70 <__libc_init_array+0x40>)
 8007c42:	4c0c      	ldr	r4, [pc, #48]	; (8007c74 <__libc_init_array+0x44>)
 8007c44:	f000 fdc0 	bl	80087c8 <_init>
 8007c48:	1b64      	subs	r4, r4, r5
 8007c4a:	10a4      	asrs	r4, r4, #2
 8007c4c:	2600      	movs	r6, #0
 8007c4e:	42a6      	cmp	r6, r4
 8007c50:	d105      	bne.n	8007c5e <__libc_init_array+0x2e>
 8007c52:	bd70      	pop	{r4, r5, r6, pc}
 8007c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c58:	4798      	blx	r3
 8007c5a:	3601      	adds	r6, #1
 8007c5c:	e7ee      	b.n	8007c3c <__libc_init_array+0xc>
 8007c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c62:	4798      	blx	r3
 8007c64:	3601      	adds	r6, #1
 8007c66:	e7f2      	b.n	8007c4e <__libc_init_array+0x1e>
 8007c68:	08008978 	.word	0x08008978
 8007c6c:	08008978 	.word	0x08008978
 8007c70:	08008978 	.word	0x08008978
 8007c74:	0800897c 	.word	0x0800897c

08007c78 <__retarget_lock_init_recursive>:
 8007c78:	4770      	bx	lr

08007c7a <__retarget_lock_acquire_recursive>:
 8007c7a:	4770      	bx	lr

08007c7c <__retarget_lock_release_recursive>:
 8007c7c:	4770      	bx	lr
	...

08007c80 <_free_r>:
 8007c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c82:	2900      	cmp	r1, #0
 8007c84:	d044      	beq.n	8007d10 <_free_r+0x90>
 8007c86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c8a:	9001      	str	r0, [sp, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f1a1 0404 	sub.w	r4, r1, #4
 8007c92:	bfb8      	it	lt
 8007c94:	18e4      	addlt	r4, r4, r3
 8007c96:	f000 f8df 	bl	8007e58 <__malloc_lock>
 8007c9a:	4a1e      	ldr	r2, [pc, #120]	; (8007d14 <_free_r+0x94>)
 8007c9c:	9801      	ldr	r0, [sp, #4]
 8007c9e:	6813      	ldr	r3, [r2, #0]
 8007ca0:	b933      	cbnz	r3, 8007cb0 <_free_r+0x30>
 8007ca2:	6063      	str	r3, [r4, #4]
 8007ca4:	6014      	str	r4, [r2, #0]
 8007ca6:	b003      	add	sp, #12
 8007ca8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cac:	f000 b8da 	b.w	8007e64 <__malloc_unlock>
 8007cb0:	42a3      	cmp	r3, r4
 8007cb2:	d908      	bls.n	8007cc6 <_free_r+0x46>
 8007cb4:	6825      	ldr	r5, [r4, #0]
 8007cb6:	1961      	adds	r1, r4, r5
 8007cb8:	428b      	cmp	r3, r1
 8007cba:	bf01      	itttt	eq
 8007cbc:	6819      	ldreq	r1, [r3, #0]
 8007cbe:	685b      	ldreq	r3, [r3, #4]
 8007cc0:	1949      	addeq	r1, r1, r5
 8007cc2:	6021      	streq	r1, [r4, #0]
 8007cc4:	e7ed      	b.n	8007ca2 <_free_r+0x22>
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	b10b      	cbz	r3, 8007cd0 <_free_r+0x50>
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d9fa      	bls.n	8007cc6 <_free_r+0x46>
 8007cd0:	6811      	ldr	r1, [r2, #0]
 8007cd2:	1855      	adds	r5, r2, r1
 8007cd4:	42a5      	cmp	r5, r4
 8007cd6:	d10b      	bne.n	8007cf0 <_free_r+0x70>
 8007cd8:	6824      	ldr	r4, [r4, #0]
 8007cda:	4421      	add	r1, r4
 8007cdc:	1854      	adds	r4, r2, r1
 8007cde:	42a3      	cmp	r3, r4
 8007ce0:	6011      	str	r1, [r2, #0]
 8007ce2:	d1e0      	bne.n	8007ca6 <_free_r+0x26>
 8007ce4:	681c      	ldr	r4, [r3, #0]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	6053      	str	r3, [r2, #4]
 8007cea:	440c      	add	r4, r1
 8007cec:	6014      	str	r4, [r2, #0]
 8007cee:	e7da      	b.n	8007ca6 <_free_r+0x26>
 8007cf0:	d902      	bls.n	8007cf8 <_free_r+0x78>
 8007cf2:	230c      	movs	r3, #12
 8007cf4:	6003      	str	r3, [r0, #0]
 8007cf6:	e7d6      	b.n	8007ca6 <_free_r+0x26>
 8007cf8:	6825      	ldr	r5, [r4, #0]
 8007cfa:	1961      	adds	r1, r4, r5
 8007cfc:	428b      	cmp	r3, r1
 8007cfe:	bf04      	itt	eq
 8007d00:	6819      	ldreq	r1, [r3, #0]
 8007d02:	685b      	ldreq	r3, [r3, #4]
 8007d04:	6063      	str	r3, [r4, #4]
 8007d06:	bf04      	itt	eq
 8007d08:	1949      	addeq	r1, r1, r5
 8007d0a:	6021      	streq	r1, [r4, #0]
 8007d0c:	6054      	str	r4, [r2, #4]
 8007d0e:	e7ca      	b.n	8007ca6 <_free_r+0x26>
 8007d10:	b003      	add	sp, #12
 8007d12:	bd30      	pop	{r4, r5, pc}
 8007d14:	20000ab0 	.word	0x20000ab0

08007d18 <sbrk_aligned>:
 8007d18:	b570      	push	{r4, r5, r6, lr}
 8007d1a:	4e0e      	ldr	r6, [pc, #56]	; (8007d54 <sbrk_aligned+0x3c>)
 8007d1c:	460c      	mov	r4, r1
 8007d1e:	6831      	ldr	r1, [r6, #0]
 8007d20:	4605      	mov	r5, r0
 8007d22:	b911      	cbnz	r1, 8007d2a <sbrk_aligned+0x12>
 8007d24:	f000 fcbc 	bl	80086a0 <_sbrk_r>
 8007d28:	6030      	str	r0, [r6, #0]
 8007d2a:	4621      	mov	r1, r4
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	f000 fcb7 	bl	80086a0 <_sbrk_r>
 8007d32:	1c43      	adds	r3, r0, #1
 8007d34:	d00a      	beq.n	8007d4c <sbrk_aligned+0x34>
 8007d36:	1cc4      	adds	r4, r0, #3
 8007d38:	f024 0403 	bic.w	r4, r4, #3
 8007d3c:	42a0      	cmp	r0, r4
 8007d3e:	d007      	beq.n	8007d50 <sbrk_aligned+0x38>
 8007d40:	1a21      	subs	r1, r4, r0
 8007d42:	4628      	mov	r0, r5
 8007d44:	f000 fcac 	bl	80086a0 <_sbrk_r>
 8007d48:	3001      	adds	r0, #1
 8007d4a:	d101      	bne.n	8007d50 <sbrk_aligned+0x38>
 8007d4c:	f04f 34ff 	mov.w	r4, #4294967295
 8007d50:	4620      	mov	r0, r4
 8007d52:	bd70      	pop	{r4, r5, r6, pc}
 8007d54:	20000ab4 	.word	0x20000ab4

08007d58 <_malloc_r>:
 8007d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d5c:	1ccd      	adds	r5, r1, #3
 8007d5e:	f025 0503 	bic.w	r5, r5, #3
 8007d62:	3508      	adds	r5, #8
 8007d64:	2d0c      	cmp	r5, #12
 8007d66:	bf38      	it	cc
 8007d68:	250c      	movcc	r5, #12
 8007d6a:	2d00      	cmp	r5, #0
 8007d6c:	4607      	mov	r7, r0
 8007d6e:	db01      	blt.n	8007d74 <_malloc_r+0x1c>
 8007d70:	42a9      	cmp	r1, r5
 8007d72:	d905      	bls.n	8007d80 <_malloc_r+0x28>
 8007d74:	230c      	movs	r3, #12
 8007d76:	603b      	str	r3, [r7, #0]
 8007d78:	2600      	movs	r6, #0
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007e54 <_malloc_r+0xfc>
 8007d84:	f000 f868 	bl	8007e58 <__malloc_lock>
 8007d88:	f8d8 3000 	ldr.w	r3, [r8]
 8007d8c:	461c      	mov	r4, r3
 8007d8e:	bb5c      	cbnz	r4, 8007de8 <_malloc_r+0x90>
 8007d90:	4629      	mov	r1, r5
 8007d92:	4638      	mov	r0, r7
 8007d94:	f7ff ffc0 	bl	8007d18 <sbrk_aligned>
 8007d98:	1c43      	adds	r3, r0, #1
 8007d9a:	4604      	mov	r4, r0
 8007d9c:	d155      	bne.n	8007e4a <_malloc_r+0xf2>
 8007d9e:	f8d8 4000 	ldr.w	r4, [r8]
 8007da2:	4626      	mov	r6, r4
 8007da4:	2e00      	cmp	r6, #0
 8007da6:	d145      	bne.n	8007e34 <_malloc_r+0xdc>
 8007da8:	2c00      	cmp	r4, #0
 8007daa:	d048      	beq.n	8007e3e <_malloc_r+0xe6>
 8007dac:	6823      	ldr	r3, [r4, #0]
 8007dae:	4631      	mov	r1, r6
 8007db0:	4638      	mov	r0, r7
 8007db2:	eb04 0903 	add.w	r9, r4, r3
 8007db6:	f000 fc73 	bl	80086a0 <_sbrk_r>
 8007dba:	4581      	cmp	r9, r0
 8007dbc:	d13f      	bne.n	8007e3e <_malloc_r+0xe6>
 8007dbe:	6821      	ldr	r1, [r4, #0]
 8007dc0:	1a6d      	subs	r5, r5, r1
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	f7ff ffa7 	bl	8007d18 <sbrk_aligned>
 8007dca:	3001      	adds	r0, #1
 8007dcc:	d037      	beq.n	8007e3e <_malloc_r+0xe6>
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	442b      	add	r3, r5
 8007dd2:	6023      	str	r3, [r4, #0]
 8007dd4:	f8d8 3000 	ldr.w	r3, [r8]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d038      	beq.n	8007e4e <_malloc_r+0xf6>
 8007ddc:	685a      	ldr	r2, [r3, #4]
 8007dde:	42a2      	cmp	r2, r4
 8007de0:	d12b      	bne.n	8007e3a <_malloc_r+0xe2>
 8007de2:	2200      	movs	r2, #0
 8007de4:	605a      	str	r2, [r3, #4]
 8007de6:	e00f      	b.n	8007e08 <_malloc_r+0xb0>
 8007de8:	6822      	ldr	r2, [r4, #0]
 8007dea:	1b52      	subs	r2, r2, r5
 8007dec:	d41f      	bmi.n	8007e2e <_malloc_r+0xd6>
 8007dee:	2a0b      	cmp	r2, #11
 8007df0:	d917      	bls.n	8007e22 <_malloc_r+0xca>
 8007df2:	1961      	adds	r1, r4, r5
 8007df4:	42a3      	cmp	r3, r4
 8007df6:	6025      	str	r5, [r4, #0]
 8007df8:	bf18      	it	ne
 8007dfa:	6059      	strne	r1, [r3, #4]
 8007dfc:	6863      	ldr	r3, [r4, #4]
 8007dfe:	bf08      	it	eq
 8007e00:	f8c8 1000 	streq.w	r1, [r8]
 8007e04:	5162      	str	r2, [r4, r5]
 8007e06:	604b      	str	r3, [r1, #4]
 8007e08:	4638      	mov	r0, r7
 8007e0a:	f104 060b 	add.w	r6, r4, #11
 8007e0e:	f000 f829 	bl	8007e64 <__malloc_unlock>
 8007e12:	f026 0607 	bic.w	r6, r6, #7
 8007e16:	1d23      	adds	r3, r4, #4
 8007e18:	1af2      	subs	r2, r6, r3
 8007e1a:	d0ae      	beq.n	8007d7a <_malloc_r+0x22>
 8007e1c:	1b9b      	subs	r3, r3, r6
 8007e1e:	50a3      	str	r3, [r4, r2]
 8007e20:	e7ab      	b.n	8007d7a <_malloc_r+0x22>
 8007e22:	42a3      	cmp	r3, r4
 8007e24:	6862      	ldr	r2, [r4, #4]
 8007e26:	d1dd      	bne.n	8007de4 <_malloc_r+0x8c>
 8007e28:	f8c8 2000 	str.w	r2, [r8]
 8007e2c:	e7ec      	b.n	8007e08 <_malloc_r+0xb0>
 8007e2e:	4623      	mov	r3, r4
 8007e30:	6864      	ldr	r4, [r4, #4]
 8007e32:	e7ac      	b.n	8007d8e <_malloc_r+0x36>
 8007e34:	4634      	mov	r4, r6
 8007e36:	6876      	ldr	r6, [r6, #4]
 8007e38:	e7b4      	b.n	8007da4 <_malloc_r+0x4c>
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	e7cc      	b.n	8007dd8 <_malloc_r+0x80>
 8007e3e:	230c      	movs	r3, #12
 8007e40:	603b      	str	r3, [r7, #0]
 8007e42:	4638      	mov	r0, r7
 8007e44:	f000 f80e 	bl	8007e64 <__malloc_unlock>
 8007e48:	e797      	b.n	8007d7a <_malloc_r+0x22>
 8007e4a:	6025      	str	r5, [r4, #0]
 8007e4c:	e7dc      	b.n	8007e08 <_malloc_r+0xb0>
 8007e4e:	605b      	str	r3, [r3, #4]
 8007e50:	deff      	udf	#255	; 0xff
 8007e52:	bf00      	nop
 8007e54:	20000ab0 	.word	0x20000ab0

08007e58 <__malloc_lock>:
 8007e58:	4801      	ldr	r0, [pc, #4]	; (8007e60 <__malloc_lock+0x8>)
 8007e5a:	f7ff bf0e 	b.w	8007c7a <__retarget_lock_acquire_recursive>
 8007e5e:	bf00      	nop
 8007e60:	20000aac 	.word	0x20000aac

08007e64 <__malloc_unlock>:
 8007e64:	4801      	ldr	r0, [pc, #4]	; (8007e6c <__malloc_unlock+0x8>)
 8007e66:	f7ff bf09 	b.w	8007c7c <__retarget_lock_release_recursive>
 8007e6a:	bf00      	nop
 8007e6c:	20000aac 	.word	0x20000aac

08007e70 <__sfputc_r>:
 8007e70:	6893      	ldr	r3, [r2, #8]
 8007e72:	3b01      	subs	r3, #1
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	b410      	push	{r4}
 8007e78:	6093      	str	r3, [r2, #8]
 8007e7a:	da08      	bge.n	8007e8e <__sfputc_r+0x1e>
 8007e7c:	6994      	ldr	r4, [r2, #24]
 8007e7e:	42a3      	cmp	r3, r4
 8007e80:	db01      	blt.n	8007e86 <__sfputc_r+0x16>
 8007e82:	290a      	cmp	r1, #10
 8007e84:	d103      	bne.n	8007e8e <__sfputc_r+0x1e>
 8007e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e8a:	f000 bb73 	b.w	8008574 <__swbuf_r>
 8007e8e:	6813      	ldr	r3, [r2, #0]
 8007e90:	1c58      	adds	r0, r3, #1
 8007e92:	6010      	str	r0, [r2, #0]
 8007e94:	7019      	strb	r1, [r3, #0]
 8007e96:	4608      	mov	r0, r1
 8007e98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <__sfputs_r>:
 8007e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ea0:	4606      	mov	r6, r0
 8007ea2:	460f      	mov	r7, r1
 8007ea4:	4614      	mov	r4, r2
 8007ea6:	18d5      	adds	r5, r2, r3
 8007ea8:	42ac      	cmp	r4, r5
 8007eaa:	d101      	bne.n	8007eb0 <__sfputs_r+0x12>
 8007eac:	2000      	movs	r0, #0
 8007eae:	e007      	b.n	8007ec0 <__sfputs_r+0x22>
 8007eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb4:	463a      	mov	r2, r7
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	f7ff ffda 	bl	8007e70 <__sfputc_r>
 8007ebc:	1c43      	adds	r3, r0, #1
 8007ebe:	d1f3      	bne.n	8007ea8 <__sfputs_r+0xa>
 8007ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ec4 <_vfiprintf_r>:
 8007ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	460d      	mov	r5, r1
 8007eca:	b09d      	sub	sp, #116	; 0x74
 8007ecc:	4614      	mov	r4, r2
 8007ece:	4698      	mov	r8, r3
 8007ed0:	4606      	mov	r6, r0
 8007ed2:	b118      	cbz	r0, 8007edc <_vfiprintf_r+0x18>
 8007ed4:	6a03      	ldr	r3, [r0, #32]
 8007ed6:	b90b      	cbnz	r3, 8007edc <_vfiprintf_r+0x18>
 8007ed8:	f7ff fdca 	bl	8007a70 <__sinit>
 8007edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ede:	07d9      	lsls	r1, r3, #31
 8007ee0:	d405      	bmi.n	8007eee <_vfiprintf_r+0x2a>
 8007ee2:	89ab      	ldrh	r3, [r5, #12]
 8007ee4:	059a      	lsls	r2, r3, #22
 8007ee6:	d402      	bmi.n	8007eee <_vfiprintf_r+0x2a>
 8007ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007eea:	f7ff fec6 	bl	8007c7a <__retarget_lock_acquire_recursive>
 8007eee:	89ab      	ldrh	r3, [r5, #12]
 8007ef0:	071b      	lsls	r3, r3, #28
 8007ef2:	d501      	bpl.n	8007ef8 <_vfiprintf_r+0x34>
 8007ef4:	692b      	ldr	r3, [r5, #16]
 8007ef6:	b99b      	cbnz	r3, 8007f20 <_vfiprintf_r+0x5c>
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4630      	mov	r0, r6
 8007efc:	f000 fb78 	bl	80085f0 <__swsetup_r>
 8007f00:	b170      	cbz	r0, 8007f20 <_vfiprintf_r+0x5c>
 8007f02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f04:	07dc      	lsls	r4, r3, #31
 8007f06:	d504      	bpl.n	8007f12 <_vfiprintf_r+0x4e>
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0c:	b01d      	add	sp, #116	; 0x74
 8007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f12:	89ab      	ldrh	r3, [r5, #12]
 8007f14:	0598      	lsls	r0, r3, #22
 8007f16:	d4f7      	bmi.n	8007f08 <_vfiprintf_r+0x44>
 8007f18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f1a:	f7ff feaf 	bl	8007c7c <__retarget_lock_release_recursive>
 8007f1e:	e7f3      	b.n	8007f08 <_vfiprintf_r+0x44>
 8007f20:	2300      	movs	r3, #0
 8007f22:	9309      	str	r3, [sp, #36]	; 0x24
 8007f24:	2320      	movs	r3, #32
 8007f26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f2e:	2330      	movs	r3, #48	; 0x30
 8007f30:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80080e4 <_vfiprintf_r+0x220>
 8007f34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f38:	f04f 0901 	mov.w	r9, #1
 8007f3c:	4623      	mov	r3, r4
 8007f3e:	469a      	mov	sl, r3
 8007f40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f44:	b10a      	cbz	r2, 8007f4a <_vfiprintf_r+0x86>
 8007f46:	2a25      	cmp	r2, #37	; 0x25
 8007f48:	d1f9      	bne.n	8007f3e <_vfiprintf_r+0x7a>
 8007f4a:	ebba 0b04 	subs.w	fp, sl, r4
 8007f4e:	d00b      	beq.n	8007f68 <_vfiprintf_r+0xa4>
 8007f50:	465b      	mov	r3, fp
 8007f52:	4622      	mov	r2, r4
 8007f54:	4629      	mov	r1, r5
 8007f56:	4630      	mov	r0, r6
 8007f58:	f7ff ffa1 	bl	8007e9e <__sfputs_r>
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	f000 80a9 	beq.w	80080b4 <_vfiprintf_r+0x1f0>
 8007f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f64:	445a      	add	r2, fp
 8007f66:	9209      	str	r2, [sp, #36]	; 0x24
 8007f68:	f89a 3000 	ldrb.w	r3, [sl]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f000 80a1 	beq.w	80080b4 <_vfiprintf_r+0x1f0>
 8007f72:	2300      	movs	r3, #0
 8007f74:	f04f 32ff 	mov.w	r2, #4294967295
 8007f78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f7c:	f10a 0a01 	add.w	sl, sl, #1
 8007f80:	9304      	str	r3, [sp, #16]
 8007f82:	9307      	str	r3, [sp, #28]
 8007f84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f88:	931a      	str	r3, [sp, #104]	; 0x68
 8007f8a:	4654      	mov	r4, sl
 8007f8c:	2205      	movs	r2, #5
 8007f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f92:	4854      	ldr	r0, [pc, #336]	; (80080e4 <_vfiprintf_r+0x220>)
 8007f94:	f7f8 f93c 	bl	8000210 <memchr>
 8007f98:	9a04      	ldr	r2, [sp, #16]
 8007f9a:	b9d8      	cbnz	r0, 8007fd4 <_vfiprintf_r+0x110>
 8007f9c:	06d1      	lsls	r1, r2, #27
 8007f9e:	bf44      	itt	mi
 8007fa0:	2320      	movmi	r3, #32
 8007fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fa6:	0713      	lsls	r3, r2, #28
 8007fa8:	bf44      	itt	mi
 8007faa:	232b      	movmi	r3, #43	; 0x2b
 8007fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8007fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8007fb6:	d015      	beq.n	8007fe4 <_vfiprintf_r+0x120>
 8007fb8:	9a07      	ldr	r2, [sp, #28]
 8007fba:	4654      	mov	r4, sl
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	f04f 0c0a 	mov.w	ip, #10
 8007fc2:	4621      	mov	r1, r4
 8007fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fc8:	3b30      	subs	r3, #48	; 0x30
 8007fca:	2b09      	cmp	r3, #9
 8007fcc:	d94d      	bls.n	800806a <_vfiprintf_r+0x1a6>
 8007fce:	b1b0      	cbz	r0, 8007ffe <_vfiprintf_r+0x13a>
 8007fd0:	9207      	str	r2, [sp, #28]
 8007fd2:	e014      	b.n	8007ffe <_vfiprintf_r+0x13a>
 8007fd4:	eba0 0308 	sub.w	r3, r0, r8
 8007fd8:	fa09 f303 	lsl.w	r3, r9, r3
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	9304      	str	r3, [sp, #16]
 8007fe0:	46a2      	mov	sl, r4
 8007fe2:	e7d2      	b.n	8007f8a <_vfiprintf_r+0xc6>
 8007fe4:	9b03      	ldr	r3, [sp, #12]
 8007fe6:	1d19      	adds	r1, r3, #4
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	9103      	str	r1, [sp, #12]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	bfbb      	ittet	lt
 8007ff0:	425b      	neglt	r3, r3
 8007ff2:	f042 0202 	orrlt.w	r2, r2, #2
 8007ff6:	9307      	strge	r3, [sp, #28]
 8007ff8:	9307      	strlt	r3, [sp, #28]
 8007ffa:	bfb8      	it	lt
 8007ffc:	9204      	strlt	r2, [sp, #16]
 8007ffe:	7823      	ldrb	r3, [r4, #0]
 8008000:	2b2e      	cmp	r3, #46	; 0x2e
 8008002:	d10c      	bne.n	800801e <_vfiprintf_r+0x15a>
 8008004:	7863      	ldrb	r3, [r4, #1]
 8008006:	2b2a      	cmp	r3, #42	; 0x2a
 8008008:	d134      	bne.n	8008074 <_vfiprintf_r+0x1b0>
 800800a:	9b03      	ldr	r3, [sp, #12]
 800800c:	1d1a      	adds	r2, r3, #4
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	9203      	str	r2, [sp, #12]
 8008012:	2b00      	cmp	r3, #0
 8008014:	bfb8      	it	lt
 8008016:	f04f 33ff 	movlt.w	r3, #4294967295
 800801a:	3402      	adds	r4, #2
 800801c:	9305      	str	r3, [sp, #20]
 800801e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80080f4 <_vfiprintf_r+0x230>
 8008022:	7821      	ldrb	r1, [r4, #0]
 8008024:	2203      	movs	r2, #3
 8008026:	4650      	mov	r0, sl
 8008028:	f7f8 f8f2 	bl	8000210 <memchr>
 800802c:	b138      	cbz	r0, 800803e <_vfiprintf_r+0x17a>
 800802e:	9b04      	ldr	r3, [sp, #16]
 8008030:	eba0 000a 	sub.w	r0, r0, sl
 8008034:	2240      	movs	r2, #64	; 0x40
 8008036:	4082      	lsls	r2, r0
 8008038:	4313      	orrs	r3, r2
 800803a:	3401      	adds	r4, #1
 800803c:	9304      	str	r3, [sp, #16]
 800803e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008042:	4829      	ldr	r0, [pc, #164]	; (80080e8 <_vfiprintf_r+0x224>)
 8008044:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008048:	2206      	movs	r2, #6
 800804a:	f7f8 f8e1 	bl	8000210 <memchr>
 800804e:	2800      	cmp	r0, #0
 8008050:	d03f      	beq.n	80080d2 <_vfiprintf_r+0x20e>
 8008052:	4b26      	ldr	r3, [pc, #152]	; (80080ec <_vfiprintf_r+0x228>)
 8008054:	bb1b      	cbnz	r3, 800809e <_vfiprintf_r+0x1da>
 8008056:	9b03      	ldr	r3, [sp, #12]
 8008058:	3307      	adds	r3, #7
 800805a:	f023 0307 	bic.w	r3, r3, #7
 800805e:	3308      	adds	r3, #8
 8008060:	9303      	str	r3, [sp, #12]
 8008062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008064:	443b      	add	r3, r7
 8008066:	9309      	str	r3, [sp, #36]	; 0x24
 8008068:	e768      	b.n	8007f3c <_vfiprintf_r+0x78>
 800806a:	fb0c 3202 	mla	r2, ip, r2, r3
 800806e:	460c      	mov	r4, r1
 8008070:	2001      	movs	r0, #1
 8008072:	e7a6      	b.n	8007fc2 <_vfiprintf_r+0xfe>
 8008074:	2300      	movs	r3, #0
 8008076:	3401      	adds	r4, #1
 8008078:	9305      	str	r3, [sp, #20]
 800807a:	4619      	mov	r1, r3
 800807c:	f04f 0c0a 	mov.w	ip, #10
 8008080:	4620      	mov	r0, r4
 8008082:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008086:	3a30      	subs	r2, #48	; 0x30
 8008088:	2a09      	cmp	r2, #9
 800808a:	d903      	bls.n	8008094 <_vfiprintf_r+0x1d0>
 800808c:	2b00      	cmp	r3, #0
 800808e:	d0c6      	beq.n	800801e <_vfiprintf_r+0x15a>
 8008090:	9105      	str	r1, [sp, #20]
 8008092:	e7c4      	b.n	800801e <_vfiprintf_r+0x15a>
 8008094:	fb0c 2101 	mla	r1, ip, r1, r2
 8008098:	4604      	mov	r4, r0
 800809a:	2301      	movs	r3, #1
 800809c:	e7f0      	b.n	8008080 <_vfiprintf_r+0x1bc>
 800809e:	ab03      	add	r3, sp, #12
 80080a0:	9300      	str	r3, [sp, #0]
 80080a2:	462a      	mov	r2, r5
 80080a4:	4b12      	ldr	r3, [pc, #72]	; (80080f0 <_vfiprintf_r+0x22c>)
 80080a6:	a904      	add	r1, sp, #16
 80080a8:	4630      	mov	r0, r6
 80080aa:	f3af 8000 	nop.w
 80080ae:	4607      	mov	r7, r0
 80080b0:	1c78      	adds	r0, r7, #1
 80080b2:	d1d6      	bne.n	8008062 <_vfiprintf_r+0x19e>
 80080b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080b6:	07d9      	lsls	r1, r3, #31
 80080b8:	d405      	bmi.n	80080c6 <_vfiprintf_r+0x202>
 80080ba:	89ab      	ldrh	r3, [r5, #12]
 80080bc:	059a      	lsls	r2, r3, #22
 80080be:	d402      	bmi.n	80080c6 <_vfiprintf_r+0x202>
 80080c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080c2:	f7ff fddb 	bl	8007c7c <__retarget_lock_release_recursive>
 80080c6:	89ab      	ldrh	r3, [r5, #12]
 80080c8:	065b      	lsls	r3, r3, #25
 80080ca:	f53f af1d 	bmi.w	8007f08 <_vfiprintf_r+0x44>
 80080ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080d0:	e71c      	b.n	8007f0c <_vfiprintf_r+0x48>
 80080d2:	ab03      	add	r3, sp, #12
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	462a      	mov	r2, r5
 80080d8:	4b05      	ldr	r3, [pc, #20]	; (80080f0 <_vfiprintf_r+0x22c>)
 80080da:	a904      	add	r1, sp, #16
 80080dc:	4630      	mov	r0, r6
 80080de:	f000 f879 	bl	80081d4 <_printf_i>
 80080e2:	e7e4      	b.n	80080ae <_vfiprintf_r+0x1ea>
 80080e4:	0800893d 	.word	0x0800893d
 80080e8:	08008947 	.word	0x08008947
 80080ec:	00000000 	.word	0x00000000
 80080f0:	08007e9f 	.word	0x08007e9f
 80080f4:	08008943 	.word	0x08008943

080080f8 <_printf_common>:
 80080f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080fc:	4616      	mov	r6, r2
 80080fe:	4699      	mov	r9, r3
 8008100:	688a      	ldr	r2, [r1, #8]
 8008102:	690b      	ldr	r3, [r1, #16]
 8008104:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008108:	4293      	cmp	r3, r2
 800810a:	bfb8      	it	lt
 800810c:	4613      	movlt	r3, r2
 800810e:	6033      	str	r3, [r6, #0]
 8008110:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008114:	4607      	mov	r7, r0
 8008116:	460c      	mov	r4, r1
 8008118:	b10a      	cbz	r2, 800811e <_printf_common+0x26>
 800811a:	3301      	adds	r3, #1
 800811c:	6033      	str	r3, [r6, #0]
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	0699      	lsls	r1, r3, #26
 8008122:	bf42      	ittt	mi
 8008124:	6833      	ldrmi	r3, [r6, #0]
 8008126:	3302      	addmi	r3, #2
 8008128:	6033      	strmi	r3, [r6, #0]
 800812a:	6825      	ldr	r5, [r4, #0]
 800812c:	f015 0506 	ands.w	r5, r5, #6
 8008130:	d106      	bne.n	8008140 <_printf_common+0x48>
 8008132:	f104 0a19 	add.w	sl, r4, #25
 8008136:	68e3      	ldr	r3, [r4, #12]
 8008138:	6832      	ldr	r2, [r6, #0]
 800813a:	1a9b      	subs	r3, r3, r2
 800813c:	42ab      	cmp	r3, r5
 800813e:	dc26      	bgt.n	800818e <_printf_common+0x96>
 8008140:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008144:	1e13      	subs	r3, r2, #0
 8008146:	6822      	ldr	r2, [r4, #0]
 8008148:	bf18      	it	ne
 800814a:	2301      	movne	r3, #1
 800814c:	0692      	lsls	r2, r2, #26
 800814e:	d42b      	bmi.n	80081a8 <_printf_common+0xb0>
 8008150:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008154:	4649      	mov	r1, r9
 8008156:	4638      	mov	r0, r7
 8008158:	47c0      	blx	r8
 800815a:	3001      	adds	r0, #1
 800815c:	d01e      	beq.n	800819c <_printf_common+0xa4>
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	6922      	ldr	r2, [r4, #16]
 8008162:	f003 0306 	and.w	r3, r3, #6
 8008166:	2b04      	cmp	r3, #4
 8008168:	bf02      	ittt	eq
 800816a:	68e5      	ldreq	r5, [r4, #12]
 800816c:	6833      	ldreq	r3, [r6, #0]
 800816e:	1aed      	subeq	r5, r5, r3
 8008170:	68a3      	ldr	r3, [r4, #8]
 8008172:	bf0c      	ite	eq
 8008174:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008178:	2500      	movne	r5, #0
 800817a:	4293      	cmp	r3, r2
 800817c:	bfc4      	itt	gt
 800817e:	1a9b      	subgt	r3, r3, r2
 8008180:	18ed      	addgt	r5, r5, r3
 8008182:	2600      	movs	r6, #0
 8008184:	341a      	adds	r4, #26
 8008186:	42b5      	cmp	r5, r6
 8008188:	d11a      	bne.n	80081c0 <_printf_common+0xc8>
 800818a:	2000      	movs	r0, #0
 800818c:	e008      	b.n	80081a0 <_printf_common+0xa8>
 800818e:	2301      	movs	r3, #1
 8008190:	4652      	mov	r2, sl
 8008192:	4649      	mov	r1, r9
 8008194:	4638      	mov	r0, r7
 8008196:	47c0      	blx	r8
 8008198:	3001      	adds	r0, #1
 800819a:	d103      	bne.n	80081a4 <_printf_common+0xac>
 800819c:	f04f 30ff 	mov.w	r0, #4294967295
 80081a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a4:	3501      	adds	r5, #1
 80081a6:	e7c6      	b.n	8008136 <_printf_common+0x3e>
 80081a8:	18e1      	adds	r1, r4, r3
 80081aa:	1c5a      	adds	r2, r3, #1
 80081ac:	2030      	movs	r0, #48	; 0x30
 80081ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081b2:	4422      	add	r2, r4
 80081b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081bc:	3302      	adds	r3, #2
 80081be:	e7c7      	b.n	8008150 <_printf_common+0x58>
 80081c0:	2301      	movs	r3, #1
 80081c2:	4622      	mov	r2, r4
 80081c4:	4649      	mov	r1, r9
 80081c6:	4638      	mov	r0, r7
 80081c8:	47c0      	blx	r8
 80081ca:	3001      	adds	r0, #1
 80081cc:	d0e6      	beq.n	800819c <_printf_common+0xa4>
 80081ce:	3601      	adds	r6, #1
 80081d0:	e7d9      	b.n	8008186 <_printf_common+0x8e>
	...

080081d4 <_printf_i>:
 80081d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081d8:	7e0f      	ldrb	r7, [r1, #24]
 80081da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081dc:	2f78      	cmp	r7, #120	; 0x78
 80081de:	4691      	mov	r9, r2
 80081e0:	4680      	mov	r8, r0
 80081e2:	460c      	mov	r4, r1
 80081e4:	469a      	mov	sl, r3
 80081e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80081ea:	d807      	bhi.n	80081fc <_printf_i+0x28>
 80081ec:	2f62      	cmp	r7, #98	; 0x62
 80081ee:	d80a      	bhi.n	8008206 <_printf_i+0x32>
 80081f0:	2f00      	cmp	r7, #0
 80081f2:	f000 80d4 	beq.w	800839e <_printf_i+0x1ca>
 80081f6:	2f58      	cmp	r7, #88	; 0x58
 80081f8:	f000 80c0 	beq.w	800837c <_printf_i+0x1a8>
 80081fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008200:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008204:	e03a      	b.n	800827c <_printf_i+0xa8>
 8008206:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800820a:	2b15      	cmp	r3, #21
 800820c:	d8f6      	bhi.n	80081fc <_printf_i+0x28>
 800820e:	a101      	add	r1, pc, #4	; (adr r1, 8008214 <_printf_i+0x40>)
 8008210:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008214:	0800826d 	.word	0x0800826d
 8008218:	08008281 	.word	0x08008281
 800821c:	080081fd 	.word	0x080081fd
 8008220:	080081fd 	.word	0x080081fd
 8008224:	080081fd 	.word	0x080081fd
 8008228:	080081fd 	.word	0x080081fd
 800822c:	08008281 	.word	0x08008281
 8008230:	080081fd 	.word	0x080081fd
 8008234:	080081fd 	.word	0x080081fd
 8008238:	080081fd 	.word	0x080081fd
 800823c:	080081fd 	.word	0x080081fd
 8008240:	08008385 	.word	0x08008385
 8008244:	080082ad 	.word	0x080082ad
 8008248:	0800833f 	.word	0x0800833f
 800824c:	080081fd 	.word	0x080081fd
 8008250:	080081fd 	.word	0x080081fd
 8008254:	080083a7 	.word	0x080083a7
 8008258:	080081fd 	.word	0x080081fd
 800825c:	080082ad 	.word	0x080082ad
 8008260:	080081fd 	.word	0x080081fd
 8008264:	080081fd 	.word	0x080081fd
 8008268:	08008347 	.word	0x08008347
 800826c:	682b      	ldr	r3, [r5, #0]
 800826e:	1d1a      	adds	r2, r3, #4
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	602a      	str	r2, [r5, #0]
 8008274:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008278:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800827c:	2301      	movs	r3, #1
 800827e:	e09f      	b.n	80083c0 <_printf_i+0x1ec>
 8008280:	6820      	ldr	r0, [r4, #0]
 8008282:	682b      	ldr	r3, [r5, #0]
 8008284:	0607      	lsls	r7, r0, #24
 8008286:	f103 0104 	add.w	r1, r3, #4
 800828a:	6029      	str	r1, [r5, #0]
 800828c:	d501      	bpl.n	8008292 <_printf_i+0xbe>
 800828e:	681e      	ldr	r6, [r3, #0]
 8008290:	e003      	b.n	800829a <_printf_i+0xc6>
 8008292:	0646      	lsls	r6, r0, #25
 8008294:	d5fb      	bpl.n	800828e <_printf_i+0xba>
 8008296:	f9b3 6000 	ldrsh.w	r6, [r3]
 800829a:	2e00      	cmp	r6, #0
 800829c:	da03      	bge.n	80082a6 <_printf_i+0xd2>
 800829e:	232d      	movs	r3, #45	; 0x2d
 80082a0:	4276      	negs	r6, r6
 80082a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082a6:	485a      	ldr	r0, [pc, #360]	; (8008410 <_printf_i+0x23c>)
 80082a8:	230a      	movs	r3, #10
 80082aa:	e012      	b.n	80082d2 <_printf_i+0xfe>
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	6820      	ldr	r0, [r4, #0]
 80082b0:	1d19      	adds	r1, r3, #4
 80082b2:	6029      	str	r1, [r5, #0]
 80082b4:	0605      	lsls	r5, r0, #24
 80082b6:	d501      	bpl.n	80082bc <_printf_i+0xe8>
 80082b8:	681e      	ldr	r6, [r3, #0]
 80082ba:	e002      	b.n	80082c2 <_printf_i+0xee>
 80082bc:	0641      	lsls	r1, r0, #25
 80082be:	d5fb      	bpl.n	80082b8 <_printf_i+0xe4>
 80082c0:	881e      	ldrh	r6, [r3, #0]
 80082c2:	4853      	ldr	r0, [pc, #332]	; (8008410 <_printf_i+0x23c>)
 80082c4:	2f6f      	cmp	r7, #111	; 0x6f
 80082c6:	bf0c      	ite	eq
 80082c8:	2308      	moveq	r3, #8
 80082ca:	230a      	movne	r3, #10
 80082cc:	2100      	movs	r1, #0
 80082ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082d2:	6865      	ldr	r5, [r4, #4]
 80082d4:	60a5      	str	r5, [r4, #8]
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	bfa2      	ittt	ge
 80082da:	6821      	ldrge	r1, [r4, #0]
 80082dc:	f021 0104 	bicge.w	r1, r1, #4
 80082e0:	6021      	strge	r1, [r4, #0]
 80082e2:	b90e      	cbnz	r6, 80082e8 <_printf_i+0x114>
 80082e4:	2d00      	cmp	r5, #0
 80082e6:	d04b      	beq.n	8008380 <_printf_i+0x1ac>
 80082e8:	4615      	mov	r5, r2
 80082ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80082ee:	fb03 6711 	mls	r7, r3, r1, r6
 80082f2:	5dc7      	ldrb	r7, [r0, r7]
 80082f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80082f8:	4637      	mov	r7, r6
 80082fa:	42bb      	cmp	r3, r7
 80082fc:	460e      	mov	r6, r1
 80082fe:	d9f4      	bls.n	80082ea <_printf_i+0x116>
 8008300:	2b08      	cmp	r3, #8
 8008302:	d10b      	bne.n	800831c <_printf_i+0x148>
 8008304:	6823      	ldr	r3, [r4, #0]
 8008306:	07de      	lsls	r6, r3, #31
 8008308:	d508      	bpl.n	800831c <_printf_i+0x148>
 800830a:	6923      	ldr	r3, [r4, #16]
 800830c:	6861      	ldr	r1, [r4, #4]
 800830e:	4299      	cmp	r1, r3
 8008310:	bfde      	ittt	le
 8008312:	2330      	movle	r3, #48	; 0x30
 8008314:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008318:	f105 35ff 	addle.w	r5, r5, #4294967295
 800831c:	1b52      	subs	r2, r2, r5
 800831e:	6122      	str	r2, [r4, #16]
 8008320:	f8cd a000 	str.w	sl, [sp]
 8008324:	464b      	mov	r3, r9
 8008326:	aa03      	add	r2, sp, #12
 8008328:	4621      	mov	r1, r4
 800832a:	4640      	mov	r0, r8
 800832c:	f7ff fee4 	bl	80080f8 <_printf_common>
 8008330:	3001      	adds	r0, #1
 8008332:	d14a      	bne.n	80083ca <_printf_i+0x1f6>
 8008334:	f04f 30ff 	mov.w	r0, #4294967295
 8008338:	b004      	add	sp, #16
 800833a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	f043 0320 	orr.w	r3, r3, #32
 8008344:	6023      	str	r3, [r4, #0]
 8008346:	4833      	ldr	r0, [pc, #204]	; (8008414 <_printf_i+0x240>)
 8008348:	2778      	movs	r7, #120	; 0x78
 800834a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800834e:	6823      	ldr	r3, [r4, #0]
 8008350:	6829      	ldr	r1, [r5, #0]
 8008352:	061f      	lsls	r7, r3, #24
 8008354:	f851 6b04 	ldr.w	r6, [r1], #4
 8008358:	d402      	bmi.n	8008360 <_printf_i+0x18c>
 800835a:	065f      	lsls	r7, r3, #25
 800835c:	bf48      	it	mi
 800835e:	b2b6      	uxthmi	r6, r6
 8008360:	07df      	lsls	r7, r3, #31
 8008362:	bf48      	it	mi
 8008364:	f043 0320 	orrmi.w	r3, r3, #32
 8008368:	6029      	str	r1, [r5, #0]
 800836a:	bf48      	it	mi
 800836c:	6023      	strmi	r3, [r4, #0]
 800836e:	b91e      	cbnz	r6, 8008378 <_printf_i+0x1a4>
 8008370:	6823      	ldr	r3, [r4, #0]
 8008372:	f023 0320 	bic.w	r3, r3, #32
 8008376:	6023      	str	r3, [r4, #0]
 8008378:	2310      	movs	r3, #16
 800837a:	e7a7      	b.n	80082cc <_printf_i+0xf8>
 800837c:	4824      	ldr	r0, [pc, #144]	; (8008410 <_printf_i+0x23c>)
 800837e:	e7e4      	b.n	800834a <_printf_i+0x176>
 8008380:	4615      	mov	r5, r2
 8008382:	e7bd      	b.n	8008300 <_printf_i+0x12c>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	6826      	ldr	r6, [r4, #0]
 8008388:	6961      	ldr	r1, [r4, #20]
 800838a:	1d18      	adds	r0, r3, #4
 800838c:	6028      	str	r0, [r5, #0]
 800838e:	0635      	lsls	r5, r6, #24
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	d501      	bpl.n	8008398 <_printf_i+0x1c4>
 8008394:	6019      	str	r1, [r3, #0]
 8008396:	e002      	b.n	800839e <_printf_i+0x1ca>
 8008398:	0670      	lsls	r0, r6, #25
 800839a:	d5fb      	bpl.n	8008394 <_printf_i+0x1c0>
 800839c:	8019      	strh	r1, [r3, #0]
 800839e:	2300      	movs	r3, #0
 80083a0:	6123      	str	r3, [r4, #16]
 80083a2:	4615      	mov	r5, r2
 80083a4:	e7bc      	b.n	8008320 <_printf_i+0x14c>
 80083a6:	682b      	ldr	r3, [r5, #0]
 80083a8:	1d1a      	adds	r2, r3, #4
 80083aa:	602a      	str	r2, [r5, #0]
 80083ac:	681d      	ldr	r5, [r3, #0]
 80083ae:	6862      	ldr	r2, [r4, #4]
 80083b0:	2100      	movs	r1, #0
 80083b2:	4628      	mov	r0, r5
 80083b4:	f7f7 ff2c 	bl	8000210 <memchr>
 80083b8:	b108      	cbz	r0, 80083be <_printf_i+0x1ea>
 80083ba:	1b40      	subs	r0, r0, r5
 80083bc:	6060      	str	r0, [r4, #4]
 80083be:	6863      	ldr	r3, [r4, #4]
 80083c0:	6123      	str	r3, [r4, #16]
 80083c2:	2300      	movs	r3, #0
 80083c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083c8:	e7aa      	b.n	8008320 <_printf_i+0x14c>
 80083ca:	6923      	ldr	r3, [r4, #16]
 80083cc:	462a      	mov	r2, r5
 80083ce:	4649      	mov	r1, r9
 80083d0:	4640      	mov	r0, r8
 80083d2:	47d0      	blx	sl
 80083d4:	3001      	adds	r0, #1
 80083d6:	d0ad      	beq.n	8008334 <_printf_i+0x160>
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	079b      	lsls	r3, r3, #30
 80083dc:	d413      	bmi.n	8008406 <_printf_i+0x232>
 80083de:	68e0      	ldr	r0, [r4, #12]
 80083e0:	9b03      	ldr	r3, [sp, #12]
 80083e2:	4298      	cmp	r0, r3
 80083e4:	bfb8      	it	lt
 80083e6:	4618      	movlt	r0, r3
 80083e8:	e7a6      	b.n	8008338 <_printf_i+0x164>
 80083ea:	2301      	movs	r3, #1
 80083ec:	4632      	mov	r2, r6
 80083ee:	4649      	mov	r1, r9
 80083f0:	4640      	mov	r0, r8
 80083f2:	47d0      	blx	sl
 80083f4:	3001      	adds	r0, #1
 80083f6:	d09d      	beq.n	8008334 <_printf_i+0x160>
 80083f8:	3501      	adds	r5, #1
 80083fa:	68e3      	ldr	r3, [r4, #12]
 80083fc:	9903      	ldr	r1, [sp, #12]
 80083fe:	1a5b      	subs	r3, r3, r1
 8008400:	42ab      	cmp	r3, r5
 8008402:	dcf2      	bgt.n	80083ea <_printf_i+0x216>
 8008404:	e7eb      	b.n	80083de <_printf_i+0x20a>
 8008406:	2500      	movs	r5, #0
 8008408:	f104 0619 	add.w	r6, r4, #25
 800840c:	e7f5      	b.n	80083fa <_printf_i+0x226>
 800840e:	bf00      	nop
 8008410:	0800894e 	.word	0x0800894e
 8008414:	0800895f 	.word	0x0800895f

08008418 <__sflush_r>:
 8008418:	898a      	ldrh	r2, [r1, #12]
 800841a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800841e:	4605      	mov	r5, r0
 8008420:	0710      	lsls	r0, r2, #28
 8008422:	460c      	mov	r4, r1
 8008424:	d458      	bmi.n	80084d8 <__sflush_r+0xc0>
 8008426:	684b      	ldr	r3, [r1, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	dc05      	bgt.n	8008438 <__sflush_r+0x20>
 800842c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800842e:	2b00      	cmp	r3, #0
 8008430:	dc02      	bgt.n	8008438 <__sflush_r+0x20>
 8008432:	2000      	movs	r0, #0
 8008434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800843a:	2e00      	cmp	r6, #0
 800843c:	d0f9      	beq.n	8008432 <__sflush_r+0x1a>
 800843e:	2300      	movs	r3, #0
 8008440:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008444:	682f      	ldr	r7, [r5, #0]
 8008446:	6a21      	ldr	r1, [r4, #32]
 8008448:	602b      	str	r3, [r5, #0]
 800844a:	d032      	beq.n	80084b2 <__sflush_r+0x9a>
 800844c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800844e:	89a3      	ldrh	r3, [r4, #12]
 8008450:	075a      	lsls	r2, r3, #29
 8008452:	d505      	bpl.n	8008460 <__sflush_r+0x48>
 8008454:	6863      	ldr	r3, [r4, #4]
 8008456:	1ac0      	subs	r0, r0, r3
 8008458:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800845a:	b10b      	cbz	r3, 8008460 <__sflush_r+0x48>
 800845c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800845e:	1ac0      	subs	r0, r0, r3
 8008460:	2300      	movs	r3, #0
 8008462:	4602      	mov	r2, r0
 8008464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008466:	6a21      	ldr	r1, [r4, #32]
 8008468:	4628      	mov	r0, r5
 800846a:	47b0      	blx	r6
 800846c:	1c43      	adds	r3, r0, #1
 800846e:	89a3      	ldrh	r3, [r4, #12]
 8008470:	d106      	bne.n	8008480 <__sflush_r+0x68>
 8008472:	6829      	ldr	r1, [r5, #0]
 8008474:	291d      	cmp	r1, #29
 8008476:	d82b      	bhi.n	80084d0 <__sflush_r+0xb8>
 8008478:	4a29      	ldr	r2, [pc, #164]	; (8008520 <__sflush_r+0x108>)
 800847a:	410a      	asrs	r2, r1
 800847c:	07d6      	lsls	r6, r2, #31
 800847e:	d427      	bmi.n	80084d0 <__sflush_r+0xb8>
 8008480:	2200      	movs	r2, #0
 8008482:	6062      	str	r2, [r4, #4]
 8008484:	04d9      	lsls	r1, r3, #19
 8008486:	6922      	ldr	r2, [r4, #16]
 8008488:	6022      	str	r2, [r4, #0]
 800848a:	d504      	bpl.n	8008496 <__sflush_r+0x7e>
 800848c:	1c42      	adds	r2, r0, #1
 800848e:	d101      	bne.n	8008494 <__sflush_r+0x7c>
 8008490:	682b      	ldr	r3, [r5, #0]
 8008492:	b903      	cbnz	r3, 8008496 <__sflush_r+0x7e>
 8008494:	6560      	str	r0, [r4, #84]	; 0x54
 8008496:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008498:	602f      	str	r7, [r5, #0]
 800849a:	2900      	cmp	r1, #0
 800849c:	d0c9      	beq.n	8008432 <__sflush_r+0x1a>
 800849e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084a2:	4299      	cmp	r1, r3
 80084a4:	d002      	beq.n	80084ac <__sflush_r+0x94>
 80084a6:	4628      	mov	r0, r5
 80084a8:	f7ff fbea 	bl	8007c80 <_free_r>
 80084ac:	2000      	movs	r0, #0
 80084ae:	6360      	str	r0, [r4, #52]	; 0x34
 80084b0:	e7c0      	b.n	8008434 <__sflush_r+0x1c>
 80084b2:	2301      	movs	r3, #1
 80084b4:	4628      	mov	r0, r5
 80084b6:	47b0      	blx	r6
 80084b8:	1c41      	adds	r1, r0, #1
 80084ba:	d1c8      	bne.n	800844e <__sflush_r+0x36>
 80084bc:	682b      	ldr	r3, [r5, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d0c5      	beq.n	800844e <__sflush_r+0x36>
 80084c2:	2b1d      	cmp	r3, #29
 80084c4:	d001      	beq.n	80084ca <__sflush_r+0xb2>
 80084c6:	2b16      	cmp	r3, #22
 80084c8:	d101      	bne.n	80084ce <__sflush_r+0xb6>
 80084ca:	602f      	str	r7, [r5, #0]
 80084cc:	e7b1      	b.n	8008432 <__sflush_r+0x1a>
 80084ce:	89a3      	ldrh	r3, [r4, #12]
 80084d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084d4:	81a3      	strh	r3, [r4, #12]
 80084d6:	e7ad      	b.n	8008434 <__sflush_r+0x1c>
 80084d8:	690f      	ldr	r7, [r1, #16]
 80084da:	2f00      	cmp	r7, #0
 80084dc:	d0a9      	beq.n	8008432 <__sflush_r+0x1a>
 80084de:	0793      	lsls	r3, r2, #30
 80084e0:	680e      	ldr	r6, [r1, #0]
 80084e2:	bf08      	it	eq
 80084e4:	694b      	ldreq	r3, [r1, #20]
 80084e6:	600f      	str	r7, [r1, #0]
 80084e8:	bf18      	it	ne
 80084ea:	2300      	movne	r3, #0
 80084ec:	eba6 0807 	sub.w	r8, r6, r7
 80084f0:	608b      	str	r3, [r1, #8]
 80084f2:	f1b8 0f00 	cmp.w	r8, #0
 80084f6:	dd9c      	ble.n	8008432 <__sflush_r+0x1a>
 80084f8:	6a21      	ldr	r1, [r4, #32]
 80084fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084fc:	4643      	mov	r3, r8
 80084fe:	463a      	mov	r2, r7
 8008500:	4628      	mov	r0, r5
 8008502:	47b0      	blx	r6
 8008504:	2800      	cmp	r0, #0
 8008506:	dc06      	bgt.n	8008516 <__sflush_r+0xfe>
 8008508:	89a3      	ldrh	r3, [r4, #12]
 800850a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800850e:	81a3      	strh	r3, [r4, #12]
 8008510:	f04f 30ff 	mov.w	r0, #4294967295
 8008514:	e78e      	b.n	8008434 <__sflush_r+0x1c>
 8008516:	4407      	add	r7, r0
 8008518:	eba8 0800 	sub.w	r8, r8, r0
 800851c:	e7e9      	b.n	80084f2 <__sflush_r+0xda>
 800851e:	bf00      	nop
 8008520:	dfbffffe 	.word	0xdfbffffe

08008524 <_fflush_r>:
 8008524:	b538      	push	{r3, r4, r5, lr}
 8008526:	690b      	ldr	r3, [r1, #16]
 8008528:	4605      	mov	r5, r0
 800852a:	460c      	mov	r4, r1
 800852c:	b913      	cbnz	r3, 8008534 <_fflush_r+0x10>
 800852e:	2500      	movs	r5, #0
 8008530:	4628      	mov	r0, r5
 8008532:	bd38      	pop	{r3, r4, r5, pc}
 8008534:	b118      	cbz	r0, 800853e <_fflush_r+0x1a>
 8008536:	6a03      	ldr	r3, [r0, #32]
 8008538:	b90b      	cbnz	r3, 800853e <_fflush_r+0x1a>
 800853a:	f7ff fa99 	bl	8007a70 <__sinit>
 800853e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d0f3      	beq.n	800852e <_fflush_r+0xa>
 8008546:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008548:	07d0      	lsls	r0, r2, #31
 800854a:	d404      	bmi.n	8008556 <_fflush_r+0x32>
 800854c:	0599      	lsls	r1, r3, #22
 800854e:	d402      	bmi.n	8008556 <_fflush_r+0x32>
 8008550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008552:	f7ff fb92 	bl	8007c7a <__retarget_lock_acquire_recursive>
 8008556:	4628      	mov	r0, r5
 8008558:	4621      	mov	r1, r4
 800855a:	f7ff ff5d 	bl	8008418 <__sflush_r>
 800855e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008560:	07da      	lsls	r2, r3, #31
 8008562:	4605      	mov	r5, r0
 8008564:	d4e4      	bmi.n	8008530 <_fflush_r+0xc>
 8008566:	89a3      	ldrh	r3, [r4, #12]
 8008568:	059b      	lsls	r3, r3, #22
 800856a:	d4e1      	bmi.n	8008530 <_fflush_r+0xc>
 800856c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800856e:	f7ff fb85 	bl	8007c7c <__retarget_lock_release_recursive>
 8008572:	e7dd      	b.n	8008530 <_fflush_r+0xc>

08008574 <__swbuf_r>:
 8008574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008576:	460e      	mov	r6, r1
 8008578:	4614      	mov	r4, r2
 800857a:	4605      	mov	r5, r0
 800857c:	b118      	cbz	r0, 8008586 <__swbuf_r+0x12>
 800857e:	6a03      	ldr	r3, [r0, #32]
 8008580:	b90b      	cbnz	r3, 8008586 <__swbuf_r+0x12>
 8008582:	f7ff fa75 	bl	8007a70 <__sinit>
 8008586:	69a3      	ldr	r3, [r4, #24]
 8008588:	60a3      	str	r3, [r4, #8]
 800858a:	89a3      	ldrh	r3, [r4, #12]
 800858c:	071a      	lsls	r2, r3, #28
 800858e:	d525      	bpl.n	80085dc <__swbuf_r+0x68>
 8008590:	6923      	ldr	r3, [r4, #16]
 8008592:	b31b      	cbz	r3, 80085dc <__swbuf_r+0x68>
 8008594:	6823      	ldr	r3, [r4, #0]
 8008596:	6922      	ldr	r2, [r4, #16]
 8008598:	1a98      	subs	r0, r3, r2
 800859a:	6963      	ldr	r3, [r4, #20]
 800859c:	b2f6      	uxtb	r6, r6
 800859e:	4283      	cmp	r3, r0
 80085a0:	4637      	mov	r7, r6
 80085a2:	dc04      	bgt.n	80085ae <__swbuf_r+0x3a>
 80085a4:	4621      	mov	r1, r4
 80085a6:	4628      	mov	r0, r5
 80085a8:	f7ff ffbc 	bl	8008524 <_fflush_r>
 80085ac:	b9e0      	cbnz	r0, 80085e8 <__swbuf_r+0x74>
 80085ae:	68a3      	ldr	r3, [r4, #8]
 80085b0:	3b01      	subs	r3, #1
 80085b2:	60a3      	str	r3, [r4, #8]
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	1c5a      	adds	r2, r3, #1
 80085b8:	6022      	str	r2, [r4, #0]
 80085ba:	701e      	strb	r6, [r3, #0]
 80085bc:	6962      	ldr	r2, [r4, #20]
 80085be:	1c43      	adds	r3, r0, #1
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d004      	beq.n	80085ce <__swbuf_r+0x5a>
 80085c4:	89a3      	ldrh	r3, [r4, #12]
 80085c6:	07db      	lsls	r3, r3, #31
 80085c8:	d506      	bpl.n	80085d8 <__swbuf_r+0x64>
 80085ca:	2e0a      	cmp	r6, #10
 80085cc:	d104      	bne.n	80085d8 <__swbuf_r+0x64>
 80085ce:	4621      	mov	r1, r4
 80085d0:	4628      	mov	r0, r5
 80085d2:	f7ff ffa7 	bl	8008524 <_fflush_r>
 80085d6:	b938      	cbnz	r0, 80085e8 <__swbuf_r+0x74>
 80085d8:	4638      	mov	r0, r7
 80085da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085dc:	4621      	mov	r1, r4
 80085de:	4628      	mov	r0, r5
 80085e0:	f000 f806 	bl	80085f0 <__swsetup_r>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d0d5      	beq.n	8008594 <__swbuf_r+0x20>
 80085e8:	f04f 37ff 	mov.w	r7, #4294967295
 80085ec:	e7f4      	b.n	80085d8 <__swbuf_r+0x64>
	...

080085f0 <__swsetup_r>:
 80085f0:	b538      	push	{r3, r4, r5, lr}
 80085f2:	4b2a      	ldr	r3, [pc, #168]	; (800869c <__swsetup_r+0xac>)
 80085f4:	4605      	mov	r5, r0
 80085f6:	6818      	ldr	r0, [r3, #0]
 80085f8:	460c      	mov	r4, r1
 80085fa:	b118      	cbz	r0, 8008604 <__swsetup_r+0x14>
 80085fc:	6a03      	ldr	r3, [r0, #32]
 80085fe:	b90b      	cbnz	r3, 8008604 <__swsetup_r+0x14>
 8008600:	f7ff fa36 	bl	8007a70 <__sinit>
 8008604:	89a3      	ldrh	r3, [r4, #12]
 8008606:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800860a:	0718      	lsls	r0, r3, #28
 800860c:	d422      	bmi.n	8008654 <__swsetup_r+0x64>
 800860e:	06d9      	lsls	r1, r3, #27
 8008610:	d407      	bmi.n	8008622 <__swsetup_r+0x32>
 8008612:	2309      	movs	r3, #9
 8008614:	602b      	str	r3, [r5, #0]
 8008616:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800861a:	81a3      	strh	r3, [r4, #12]
 800861c:	f04f 30ff 	mov.w	r0, #4294967295
 8008620:	e034      	b.n	800868c <__swsetup_r+0x9c>
 8008622:	0758      	lsls	r0, r3, #29
 8008624:	d512      	bpl.n	800864c <__swsetup_r+0x5c>
 8008626:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008628:	b141      	cbz	r1, 800863c <__swsetup_r+0x4c>
 800862a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800862e:	4299      	cmp	r1, r3
 8008630:	d002      	beq.n	8008638 <__swsetup_r+0x48>
 8008632:	4628      	mov	r0, r5
 8008634:	f7ff fb24 	bl	8007c80 <_free_r>
 8008638:	2300      	movs	r3, #0
 800863a:	6363      	str	r3, [r4, #52]	; 0x34
 800863c:	89a3      	ldrh	r3, [r4, #12]
 800863e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008642:	81a3      	strh	r3, [r4, #12]
 8008644:	2300      	movs	r3, #0
 8008646:	6063      	str	r3, [r4, #4]
 8008648:	6923      	ldr	r3, [r4, #16]
 800864a:	6023      	str	r3, [r4, #0]
 800864c:	89a3      	ldrh	r3, [r4, #12]
 800864e:	f043 0308 	orr.w	r3, r3, #8
 8008652:	81a3      	strh	r3, [r4, #12]
 8008654:	6923      	ldr	r3, [r4, #16]
 8008656:	b94b      	cbnz	r3, 800866c <__swsetup_r+0x7c>
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800865e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008662:	d003      	beq.n	800866c <__swsetup_r+0x7c>
 8008664:	4621      	mov	r1, r4
 8008666:	4628      	mov	r0, r5
 8008668:	f000 f850 	bl	800870c <__smakebuf_r>
 800866c:	89a0      	ldrh	r0, [r4, #12]
 800866e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008672:	f010 0301 	ands.w	r3, r0, #1
 8008676:	d00a      	beq.n	800868e <__swsetup_r+0x9e>
 8008678:	2300      	movs	r3, #0
 800867a:	60a3      	str	r3, [r4, #8]
 800867c:	6963      	ldr	r3, [r4, #20]
 800867e:	425b      	negs	r3, r3
 8008680:	61a3      	str	r3, [r4, #24]
 8008682:	6923      	ldr	r3, [r4, #16]
 8008684:	b943      	cbnz	r3, 8008698 <__swsetup_r+0xa8>
 8008686:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800868a:	d1c4      	bne.n	8008616 <__swsetup_r+0x26>
 800868c:	bd38      	pop	{r3, r4, r5, pc}
 800868e:	0781      	lsls	r1, r0, #30
 8008690:	bf58      	it	pl
 8008692:	6963      	ldrpl	r3, [r4, #20]
 8008694:	60a3      	str	r3, [r4, #8]
 8008696:	e7f4      	b.n	8008682 <__swsetup_r+0x92>
 8008698:	2000      	movs	r0, #0
 800869a:	e7f7      	b.n	800868c <__swsetup_r+0x9c>
 800869c:	20000070 	.word	0x20000070

080086a0 <_sbrk_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4d06      	ldr	r5, [pc, #24]	; (80086bc <_sbrk_r+0x1c>)
 80086a4:	2300      	movs	r3, #0
 80086a6:	4604      	mov	r4, r0
 80086a8:	4608      	mov	r0, r1
 80086aa:	602b      	str	r3, [r5, #0]
 80086ac:	f7f9 fc00 	bl	8001eb0 <_sbrk>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d102      	bne.n	80086ba <_sbrk_r+0x1a>
 80086b4:	682b      	ldr	r3, [r5, #0]
 80086b6:	b103      	cbz	r3, 80086ba <_sbrk_r+0x1a>
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	20000aa8 	.word	0x20000aa8

080086c0 <__swhatbuf_r>:
 80086c0:	b570      	push	{r4, r5, r6, lr}
 80086c2:	460c      	mov	r4, r1
 80086c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086c8:	2900      	cmp	r1, #0
 80086ca:	b096      	sub	sp, #88	; 0x58
 80086cc:	4615      	mov	r5, r2
 80086ce:	461e      	mov	r6, r3
 80086d0:	da0d      	bge.n	80086ee <__swhatbuf_r+0x2e>
 80086d2:	89a3      	ldrh	r3, [r4, #12]
 80086d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80086d8:	f04f 0100 	mov.w	r1, #0
 80086dc:	bf0c      	ite	eq
 80086de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80086e2:	2340      	movne	r3, #64	; 0x40
 80086e4:	2000      	movs	r0, #0
 80086e6:	6031      	str	r1, [r6, #0]
 80086e8:	602b      	str	r3, [r5, #0]
 80086ea:	b016      	add	sp, #88	; 0x58
 80086ec:	bd70      	pop	{r4, r5, r6, pc}
 80086ee:	466a      	mov	r2, sp
 80086f0:	f000 f848 	bl	8008784 <_fstat_r>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	dbec      	blt.n	80086d2 <__swhatbuf_r+0x12>
 80086f8:	9901      	ldr	r1, [sp, #4]
 80086fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80086fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008702:	4259      	negs	r1, r3
 8008704:	4159      	adcs	r1, r3
 8008706:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800870a:	e7eb      	b.n	80086e4 <__swhatbuf_r+0x24>

0800870c <__smakebuf_r>:
 800870c:	898b      	ldrh	r3, [r1, #12]
 800870e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008710:	079d      	lsls	r5, r3, #30
 8008712:	4606      	mov	r6, r0
 8008714:	460c      	mov	r4, r1
 8008716:	d507      	bpl.n	8008728 <__smakebuf_r+0x1c>
 8008718:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	6123      	str	r3, [r4, #16]
 8008720:	2301      	movs	r3, #1
 8008722:	6163      	str	r3, [r4, #20]
 8008724:	b002      	add	sp, #8
 8008726:	bd70      	pop	{r4, r5, r6, pc}
 8008728:	ab01      	add	r3, sp, #4
 800872a:	466a      	mov	r2, sp
 800872c:	f7ff ffc8 	bl	80086c0 <__swhatbuf_r>
 8008730:	9900      	ldr	r1, [sp, #0]
 8008732:	4605      	mov	r5, r0
 8008734:	4630      	mov	r0, r6
 8008736:	f7ff fb0f 	bl	8007d58 <_malloc_r>
 800873a:	b948      	cbnz	r0, 8008750 <__smakebuf_r+0x44>
 800873c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008740:	059a      	lsls	r2, r3, #22
 8008742:	d4ef      	bmi.n	8008724 <__smakebuf_r+0x18>
 8008744:	f023 0303 	bic.w	r3, r3, #3
 8008748:	f043 0302 	orr.w	r3, r3, #2
 800874c:	81a3      	strh	r3, [r4, #12]
 800874e:	e7e3      	b.n	8008718 <__smakebuf_r+0xc>
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	6020      	str	r0, [r4, #0]
 8008754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008758:	81a3      	strh	r3, [r4, #12]
 800875a:	9b00      	ldr	r3, [sp, #0]
 800875c:	6163      	str	r3, [r4, #20]
 800875e:	9b01      	ldr	r3, [sp, #4]
 8008760:	6120      	str	r0, [r4, #16]
 8008762:	b15b      	cbz	r3, 800877c <__smakebuf_r+0x70>
 8008764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008768:	4630      	mov	r0, r6
 800876a:	f000 f81d 	bl	80087a8 <_isatty_r>
 800876e:	b128      	cbz	r0, 800877c <__smakebuf_r+0x70>
 8008770:	89a3      	ldrh	r3, [r4, #12]
 8008772:	f023 0303 	bic.w	r3, r3, #3
 8008776:	f043 0301 	orr.w	r3, r3, #1
 800877a:	81a3      	strh	r3, [r4, #12]
 800877c:	89a3      	ldrh	r3, [r4, #12]
 800877e:	431d      	orrs	r5, r3
 8008780:	81a5      	strh	r5, [r4, #12]
 8008782:	e7cf      	b.n	8008724 <__smakebuf_r+0x18>

08008784 <_fstat_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	4d07      	ldr	r5, [pc, #28]	; (80087a4 <_fstat_r+0x20>)
 8008788:	2300      	movs	r3, #0
 800878a:	4604      	mov	r4, r0
 800878c:	4608      	mov	r0, r1
 800878e:	4611      	mov	r1, r2
 8008790:	602b      	str	r3, [r5, #0]
 8008792:	f7f9 fb64 	bl	8001e5e <_fstat>
 8008796:	1c43      	adds	r3, r0, #1
 8008798:	d102      	bne.n	80087a0 <_fstat_r+0x1c>
 800879a:	682b      	ldr	r3, [r5, #0]
 800879c:	b103      	cbz	r3, 80087a0 <_fstat_r+0x1c>
 800879e:	6023      	str	r3, [r4, #0]
 80087a0:	bd38      	pop	{r3, r4, r5, pc}
 80087a2:	bf00      	nop
 80087a4:	20000aa8 	.word	0x20000aa8

080087a8 <_isatty_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4d06      	ldr	r5, [pc, #24]	; (80087c4 <_isatty_r+0x1c>)
 80087ac:	2300      	movs	r3, #0
 80087ae:	4604      	mov	r4, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	602b      	str	r3, [r5, #0]
 80087b4:	f7f9 fb63 	bl	8001e7e <_isatty>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_isatty_r+0x1a>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_isatty_r+0x1a>
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	20000aa8 	.word	0x20000aa8

080087c8 <_init>:
 80087c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ca:	bf00      	nop
 80087cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ce:	bc08      	pop	{r3}
 80087d0:	469e      	mov	lr, r3
 80087d2:	4770      	bx	lr

080087d4 <_fini>:
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d6:	bf00      	nop
 80087d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087da:	bc08      	pop	{r3}
 80087dc:	469e      	mov	lr, r3
 80087de:	4770      	bx	lr
