# Input file for MakeISE

[ISE Configuration]
#Generate project configuration
#You can specify any parameter here which will override the input file 'defaults'
InputFile = axiStreamTest_simpleTemplate.xise.in
Version = 14.7
Device Family = Spartan6
Package = fgg676
Device = xc6slx150t
Speed Grade = -3
#Verilog Include Directories = ../../../hdl|../../../../../openadc/hdl/hdl

[UCF Files]
#Normally just one UCF file
#../source/constraints/pin_mappings_SCROD_revA5_TX_MB_REVC_KEKDAQ.ucf

[Verilog Files]
#List of verilog source files... by default added for sim + implementation

[VHDL Files]
#List of VHDL source files... by default added for sim + implementation
../AxiStream/AxiBiStream.vhd
../AxiStream/axiDWORDBi.vhd
../AxiStream/axiDWORDBi2.vhd
../AxiStream/axiIntBi.vhd
../AxiStream/axiIntBi2.vhd
../AxiStream/AxiMonoStream.vhd
../AxiStream/axiStreamHelper.vhd
../AxiStream/axiTest.vhd
../AxiStream/Axi_CommandreceiverNOTWorking.vhd
../AxiStream/csv_write_file.vhd
../AxiStream/defaultHeader.vhd
../AxiStream/e_csv_read_file.vhd
../AxiStream/e_csv_write_file.vhd
../AxiStream/e_slaveAxiBiStream.vhd
../AxiStream/FindMax.vhd
../AxiStream/master.vhd
../AxiStream/MasterAxiBi.vhd
../AxiStream/slave.vhd
../AxiStream/slave_AxiBi.vhd
../AxiStream/tb_streamTest.vhd
../AxiStream/test.vhd
../AxiStream/test1.vhd
../AxiStream/text_IO_CSV.vhd
../AxiStream/text_io_export_csv.vhd
../AxiStream/UtilityPkg.vhd
../AxiStream/Master_textio.vhd


[Simulation 1]
Name="tb_streamTest"
Runtime="1000 ns"
Onerror = "resume"
TopLevelModule="work.tb_streamTest"
InputDataFile="../example_in1.csv"
OutputDataFile="../test3.txt"
../AxiStream/UtilityPkg.vhd
../AxiStream/axiStreamHelper.vhd
../AxiStream/text_io_export_csv.vhd
../AxiStream/text_IO_CSV.vhd
../AxiStream/AxiMonoStream.vhd
../AxiStream/axiIntBi2.vhd
../AxiStream/slave_AxiBi.vhd
../AxiStream/slave.vhd
../AxiStream/Master_textio.vhd
../AxiStream/MasterAxiBi.vhd
../AxiStream/e_csv_read_file.vhd
../AxiStream/csv_write_file.vhd
../AxiStream/tb_streamTest.vhd


[Simulation 2]
Name="tb_streamTest2"
Runtime="100 ns"
Onerror = "resume"
TopLevelModule="work.tb_streamTest"
InputDataFile="../example_in1.csv"
OutputDataFile="../test3.txt"
../AxiStream/UtilityPkg.vhd
../AxiStream/axiStreamHelper.vhd
../AxiStream/text_io_export_csv.vhd
../AxiStream/text_IO_CSV.vhd
../AxiStream/AxiMonoStream.vhd
../AxiStream/axiIntBi2.vhd
../AxiStream/slave_AxiBi.vhd
../AxiStream/slave.vhd
../AxiStream/Master_textio.vhd
../AxiStream/MasterAxiBi.vhd
../AxiStream/e_csv_read_file.vhd
../AxiStream/csv_write_file.vhd
../AxiStream/tb_streamTest.vhd

[Implement 1]
Name="tb_streamTest2"
TopLevelModule="work.tb_streamTest"

[CoreGen Files]
#Add XCO files. You can just list the filename, OR have the CoreGen files be
#auto-generated as well by specifying the section name
#fifoonly_adcfifo.xco = ADC FIFO CoreGen Setup





#[ADC FIFO CoreGen Setup]
#InputFile = fifoonly_adcfifo.xco.in
#input_depth = 8192
#output_depth = CALCULATE $input_depth$ / 4
#full_threshold_assert_value = CALCULATE $input_depth$ - 2
#full_threshold_negate_value = CALCULATE $input_depth$ - 1
##These are set to 16-bits for all systems... overkills most of the time
#write_data_count_width = 16
#read_data_count_width = 16
#data_count_width = 16

#[Setup File]
#AVNET
#UART_CLK = 40000000
#UART_BAUD = 512000

