---
content_type: page
title: 21 Parallel Processing
uid: 137e1b2f-66e7-989b-562c-f577e910834c
---

*   [BackCommunication Topologies (6:28)]({{< baseurl >}}/pages/c20/c20s2/c20s2v6)
*   [ContinueAnnotated Slides]({{< baseurl >}}/pages/c21/c21s1)

**21.1 Annotated Slides**

*   [21.1.1 Annotated slides]({{< baseurl >}}/pages/c21/c21s1)

**21.2 Topic Videos**

*   [21.2.1 Instruction-level Parallelism (13:57)]({{< baseurl >}}/pages/c21/c21s2)
*   [21.2.2 Data-level Parallelism (6:44)]({{< baseurl >}}/pages/c21/c21s2/c21s2v2)
*   [21.2.3 Thread-level Parallelism (5:17)]({{< baseurl >}}/pages/c21/c21s2/c21s2v3)
*   [21.2.4 Shared Memory & Caches (5:50)]({{< baseurl >}}/pages/c21/c21s2/c21s2v4)
*   [21.2.5 Cache Coherence (9:30)]({{< baseurl >}}/pages/c21/c21s2/c21s2v5)
*   [21.2.6 6.004 Wrap-up (5:43)]({{< baseurl >}}/pages/c21/c21s2/c21s2v6)

*   [BackCommunication Topologies (6:28)]({{< baseurl >}}/pages/c20/c20s2/c20s2v6)
*   [ContinueAnnotated Slides]({{< baseurl >}}/pages/c21/c21s1)