Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f7247200000,8000000
launching memcpy command : MemcpyHtoD,0x00007f7250000000,23999880
launching memcpy command : MemcpyHtoD,0x00007f7263700000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247a00000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247af4400,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247c00000,4000000
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8638
gpu_sim_insn = 10002770
gpu_ipc =    1157.9961
gpu_tot_sim_cycle = 8638
gpu_tot_sim_insn = 10002770
gpu_tot_ipc =    1157.9961
gpu_tot_issued_cta = 1954
gpu_occupancy = 88.2310% 
gpu_tot_occupancy = 88.2310% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6192
partiton_level_parallism_total  =       3.6192
partiton_level_parallism_util =      12.3520
partiton_level_parallism_util_total  =      12.3520
L2_BW  =     167.5853 GB/Sec
L2_BW_total  =     167.5853 GB/Sec
gpu_total_sim_rate=833564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 344, Miss = 331, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 418, Miss = 418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31261
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.112
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
97, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 
gpgpu_n_tot_thrd_icount = 10002770
gpgpu_n_tot_w_icount = 375183
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31256
gpgpu_n_mem_write_global = 7
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:269786	W0_Idle:5573	W0_Scoreboard:532642	W1:83	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:312583
single_issue_nums: WS0:93862	WS1:93777	WS2:93772	WS3:93772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250048 {8:31256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 280 {40:7,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250240 {40:31256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56 {8:7,}
maxmflatency = 567 
max_icnt2mem_latency = 77 
maxmrqlatency = 85 
max_icnt2sh_latency = 6 
averagemflatency = 355 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1985 	6618 	5238 	5851 	8209 	3291 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7 	30460 	796 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	26944 	4000 	319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30813 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        64         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0        64         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5530      5531      5688      5743      6291      6303      6755      6808      7065      7101      7496      7476      7905      7942      8248      8282 
dram[1]:      5531      5530      5717      5748      6282      6286      6759      6800      7079      7093      7487      7464      7891      7932      8240      8271 
dram[2]:      5530      5531      5688      5766      6272      6282      6801      6800      7052      7103      7532      7474      7905      8005      8255      8293 
dram[3]:      5531      5530      5690      5741      6257      6277      6781      6808      7055      7091      7537      7474      7893      8015      8240      8276 
dram[4]:      5530      5531      5688      5746      6265      6306      6744      6778      7069      7110      7549      7506      7944      7952      8247      8277 
dram[5]:      5531      5530      5717      5746      6252      6291      6749      6783      7055      7098      7552      7513      7949      7979      8236      8257 
dram[6]:      5530      5531      5688      5743      6286      6376      6778      6774      7047      7111      7491      7545      7942      7944      8248      8277 
dram[7]:      5531      5530      5690      5744      6280      6308      6783      6781      7038      7094      7486      7520      7952      7928      8240      8279 
dram[8]:      5530      5531      5688      5717      6272      6296      6766      6796      7057      7116      7530      7520      7928      7927      8254      8288 
dram[9]:      5531      5530      5717      5744      6260      6323      6769      6807      7040      7106      7549      7532      7925      7918      8243      8274 
dram[10]:      5530      5531      5688      5760      6253      6320      6801      6849      7053      7125      7467      7530      7940      7933      8257      8288 
dram[11]:      5531      5530      5690      5741      6274      6311      6789      6841      7048      7111      7459      7521      7944      7913      8247      8274 
dram[12]:      5530      5531      5688      5746      6253      6308      6754      6801      7067      7140      7525      7501      7969      7976      8279      8306 
dram[13]:      5531      5530      5717      5743      6277      6311      6769      6810      7053      7121      7520      7506      7966      7985      8272      8281 
dram[14]:      5530      5531      5688      5717      6304      6318      6750      6771      7064      7128      7489      7544      7901      7961      8289      8281 
dram[15]:      5531      5530      5690      5744      6277      6284      6754      6791      7057      7116      7477      7552      7896      7964      8276      8272 
dram[16]:      5530      5531      5688      5743      6306      6277      6825      6815      7074      7137      7533      7552      7925      7918      6919      8265 
dram[17]:      5531      5530      5717      5748      6287      6280      6817      6812      7060      7130      7527      7557      7894      7901      8230      8250 
dram[18]:      5530      5531      5688      5766      6291      6303      6810      6837      7074      7140      7481      7498      7908      7942      8252      8272 
dram[19]:      5531      5530      5690      5741      6294      6287      6812      6810      7064      7138      7472      7474      7891      7925      8235      8260 
dram[20]:      5530      5531      5688      5746      6282      6265      6754      6788      7079      7142      7467      7484      7903      7940      8230      8260 
dram[21]:      5531      5530      5717      5746      6311      6269      6769      6783      7064      7130      7452      7487      7894      7925      8218      8247 
dram[22]:      5530      5531      5688      5743      6313      6320      6793      6778      7081      7135      7530      7549      7899      7937      8230      8269 
dram[23]:      5531      5530      5690      5744      6291      6330      6800      6783      7065      7125      7561      7535      7884      7913      8231      8245 
dram[24]:      5530      5531      5688      5717      6287      6260      6817      6812      7084      7193      7482      7516      7891      7942      8252      8274 
dram[25]:      5531      5530      5717      5744      6287      6267      6822      6824      7072      7186      7474      7523      7879      7935      8248      8262 
dram[26]:      5530      5531      5688      5760      6280      6345      6808      6839      7098      7142      7566      7550      7893      7922      8248      8286 
dram[27]:      5531      5530      5690      5741      6286      6343      6803      6837      7086      7130      7561      7533      7881      7916      8235      8269 
dram[28]:      5530      5531      5688      5746      6277      6262      6754      6834      7101      7144      7573      7513      7961      7959      8243      8271 
dram[29]:      5531      5530      5717      5743      6279      6272      6761      6842      7087      7130      7571      7533      7949      7964      8231      8259 
dram[30]:      5530      5531      5688      5717      6299      6279      6757      6834      7101      7138      7491      7518      7913      7910      8242      8293 
dram[31]:      5531      5530      5690      5744      6296      6272      6772      6825      7087      7125      7499      7520      7905      7898      8230      8260 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 40.000000 40.000000 
dram[2]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.500000 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 31256/518 = 60.339767
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        40        40 
dram[2]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        43        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
total dram reads = 31256
bank skew: 65/40 = 1.62
chip skew: 985/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        419       421       371       387       347       360       337       353       328       325       327       326       328       338       328       326
dram[1]:        422       416       376       384       348       360       339       360       331       323       329       328       324       328       327       324
dram[2]:        418       421       376       401       351       370       345       350       324       323       337       328       328       342       328       327
dram[3]:        422       419       376       394       346       368       342       349       326       326       338       329       330       352       325       325
dram[4]:        418       422       376       397       357       366       343       360       324       323       342       332       336       332       326       321
dram[5]:        422       417       376       390       352       357       340       355       326       325       345       334       335       336       326       321
dram[6]:        419       421       376       388       349       373       338       343       325       326       333       340       333       332       327       325
dram[7]:        422       417       376       386       353       362       336       343       324       324       327       327       335       334       327       328
dram[8]:        420       424       380       399       356       370       339       340       332       327       343       334       334       333       324       325
dram[9]:        422       418       387       396       350       375       337       350       327       324       354       338       336       331       327       326
dram[10]:        419       421       372       392       341       366       343       373       328       326       329       329       335       332       324       326
dram[11]:        422       419       372       390       342       364       343       369       327       323       329       328       336       338       326       326
dram[12]:        419       422       376       388       348       363       332       342       333       325       336       330       347       342       329       331
dram[13]:        422       417       375       391       350       366       332       353       337       325       337       326       345       340       325       327
dram[14]:        419       422       374       385       358       359       328       333       325       328       338       340       337       337       329       330
dram[15]:        423       417       371       381       342       359       330       335       326       331       338       344       332       338       323       327
dram[16]:        422       421       374       387       356       350       351       335       325       335       330       333       330       337       332       323
dram[17]:        422       416       377       383       344       355       341       336       332       332       330       334       327       337       327       324
dram[18]:        419       421       373       398       340       351       359       355       332       338       331       330       324       332       325       326
dram[19]:        422       419       368       394       344       353       364       339       330       335       329       331       325       334       324       325
dram[20]:        419       422       376       401       346       347       328       331       325       326       327       323       336       333       323       327
dram[21]:        422       417       372       393       356       344       332       330       325       328       323       325       329       332       323       327
dram[22]:        422       421       373       382       354       358       356       335       326       330       342       345       337       344       325       328
dram[23]:        422       417       370       383       350       352       349       333       325       336       351       342       341       342       327       329
dram[24]:        420       424       381       388       345       359       360       335       331       331       326       329       327       331       327       326
dram[25]:        424       418       386       387       351       365       364       342       329       335       328       327       324       331       326       328
dram[26]:        419       421       374       396       348       382       343       368       322       332       344       339       332       336       324       328
dram[27]:        422       419       375       396       352       372       337       367       323       330       342       329       335       342       324       327
dram[28]:        419       422       380       390       341       351       346       373       326       331       344       336       346       338       326       325
dram[29]:        422       417       372       392       342       354       340       375       325       334       345       334       336       335       329       326
dram[30]:        419       422       372       384       345       353       341       342       324       327       327       333       331       333       326       326
dram[31]:        423       417       372       380       344       348       341       339       326       323       328       335       333       331       325       322
maximum mf latency per bank:
dram[0]:        499       511       534       556       406       421       382       431       370       346       354       378       347       374       352       354
dram[1]:        515       512       542       555       403       427       386       442       389       343       350       359       355       352       349       350
dram[2]:        528       514       537       567       433       448       378       379       358       351       384       355       362       372       346       354
dram[3]:        522       524       525       567       423       455       382       386       368       348       371       357       352       375       340       340
dram[4]:        497       514       538       557       454       444       373       406       351       355       390       371       363       361       352       335
dram[5]:        524       518       537       557       447       423       379       408       350       347       392       384       369       361       351       336
dram[6]:        502       526       534       557       419       495       377       374       352       346       364       387       351       354       354       351
dram[7]:        524       517       538       557       429       444       375       384       345       343       357       351       356       359       355       358
dram[8]:        521       526       526       566       446       468       370       383       367       353       397       367       358       364       349       353
dram[9]:        531       518       534       562       443       474       368       394       352       341       399       391       361       364       344       348
dram[10]:        523       509       532       562       406       462       377       408       356       352       356       369       359       355       352       356
dram[11]:        522       524       530       563       395       459       386       425       350       345       361       360       357       375       351       347
dram[12]:        502       522       535       561       414       450       368       383       375       345       370       356       387       375       348       351
dram[13]:        526       528       532       561       428       459       363       403       392       353       364       367       387       384       340       354
dram[14]:        506       518       535       557       432       432       348       357       353       357       382       381       354       367       357       348
dram[15]:        527       512       537       557       401       432       353       358       355       360       395       397       353       367       340       343
dram[16]:        499       511       534       556       432       445       371       385       350       365       361       380       353       372       375       339
dram[17]:        515       512       542       555       402       420       366       377       369       360       350       379       346       371       343       335
dram[18]:        528       514       537       567       384       416       390       391       385       388       375       388       340       364       352       355
dram[19]:        522       524       525       567       406       436       394       373       372       372       366       371       343       362       346       349
dram[20]:        497       514       538       557       420       440       369       361       353       350       351       353       367       374       349       355
dram[21]:        524       518       537       557       427       406       358       356       347       347       342       363       348       347       344       351
dram[22]:        502       526       534       557       405       418       413       367       366       367       377       403       361       382       352       363
dram[23]:        524       517       538       557       398       416       387       360       365       368       399       396       388       382       358       361
dram[24]:        521       526       526       566       406       436       385       358       352       359       352       357       357       352       352       353
dram[25]:        531       518       534       562       418       450       392       387       361       360       359       366       352       353       348       351
dram[26]:        523       509       532       562       420       507       365       414       349       380       423       410       371       408       354       363
dram[27]:        522       524       530       563       436       467       366       420       341       359       405       364       364       404       349       352
dram[28]:        502       522       535       561       392       442       402       431       353       351       416       381       377       373       351       354
dram[29]:        526       528       532       561       392       437       399       437       346       360       402       372       356       353       352       350
dram[30]:        506       518       535       557       401       430       394       377       351       351       353       360       359       364       350       340
dram[31]:        527       512       537       557       393       408       376       369       345       347       352       369       362       361       342       335
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4092 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1619 dram_eff=0.6028
bk0: 64a 5002i bk1: 64a 4996i bk2: 64a 4999i bk3: 64a 4994i bk4: 64a 5008i bk5: 64a 4995i bk6: 64a 5017i bk7: 64a 5007i bk8: 64a 5008i bk9: 64a 5009i bk10: 64a 5002i bk11: 64a 4988i bk12: 64a 5010i bk13: 64a 5001i bk14: 40a 5028i bk15: 40a 5028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509489
Bank_Level_Parallism_Col = 1.500732
Bank_Level_Parallism_Ready = 1.139344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500732 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 3704 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4092 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193536 
Issued_on_Two_Bus_Simul_Util = 0.001971 
issued_two_Eff = 0.010183 
queue_avg = 1.255223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.25522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4092 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1926
n_activity=1630 dram_eff=0.5994
bk0: 64a 5001i bk1: 64a 5000i bk2: 64a 5023i bk3: 64a 5011i bk4: 64a 5000i bk5: 64a 4988i bk6: 64a 5012i bk7: 64a 5000i bk8: 64a 5015i bk9: 64a 5021i bk10: 64a 5009i bk11: 64a 5006i bk12: 65a 4987i bk13: 64a 5004i bk14: 40a 5030i bk15: 40a 5031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484226
Bank_Level_Parallism_Col = 1.462895
Bank_Level_Parallism_Ready = 1.102354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462895 

BW Util details:
bwutil = 0.192550 
total_CMD = 5074 
util_bw = 977 
Wasted_Col = 386 
Wasted_Row = 0 
Idle = 3711 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 317 
rwq = 0 
CCDLc_limit_alone = 317 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4092 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.192550 
Either_Row_CoL_Bus_Util = 0.193536 
Issued_on_Two_Bus_Simul_Util = 0.002562 
issued_two_Eff = 0.013238 
queue_avg = 1.247142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.24714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4088 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1926
n_activity=1588 dram_eff=0.6152
bk0: 65a 4975i bk1: 64a 4998i bk2: 64a 4973i bk3: 64a 5003i bk4: 64a 5008i bk5: 64a 4979i bk6: 64a 5011i bk7: 64a 5007i bk8: 64a 5016i bk9: 64a 5012i bk10: 64a 5003i bk11: 64a 4998i bk12: 64a 5016i bk13: 64a 4998i bk14: 40a 5032i bk15: 40a 5023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543924
Bank_Level_Parallism_Col = 1.527594
Bank_Level_Parallism_Ready = 1.139202
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527594 

BW Util details:
bwutil = 0.192550 
total_CMD = 5074 
util_bw = 977 
Wasted_Col = 389 
Wasted_Row = 0 
Idle = 3708 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4088 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.192550 
Either_Row_CoL_Bus_Util = 0.194324 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009128 
queue_avg = 1.433977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.43398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1608 dram_eff=0.607
bk0: 64a 4995i bk1: 64a 4999i bk2: 64a 5014i bk3: 64a 5006i bk4: 64a 5019i bk5: 64a 4976i bk6: 64a 5007i bk7: 64a 5001i bk8: 64a 5014i bk9: 64a 5006i bk10: 64a 5006i bk11: 64a 5001i bk12: 64a 5017i bk13: 64a 5005i bk14: 40a 5035i bk15: 40a 5030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507429
Bank_Level_Parallism_Col = 1.500746
Bank_Level_Parallism_Ready = 1.136271
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500746 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 3728 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.385298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.3853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1926
n_activity=1583 dram_eff=0.6172
bk0: 65a 4978i bk1: 64a 4998i bk2: 64a 5008i bk3: 64a 4996i bk4: 64a 5003i bk5: 64a 4994i bk6: 64a 5006i bk7: 64a 4997i bk8: 64a 5017i bk9: 64a 5021i bk10: 64a 5011i bk11: 64a 5012i bk12: 64a 5003i bk13: 64a 5003i bk14: 40a 5028i bk15: 40a 5028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539267
Bank_Level_Parallism_Col = 1.528658
Bank_Level_Parallism_Ready = 1.094166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521870 

BW Util details:
bwutil = 0.192550 
total_CMD = 5074 
util_bw = 977 
Wasted_Col = 353 
Wasted_Row = 7 
Idle = 3737 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 276 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.192550 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.002365 
issued_two_Eff = 0.012208 
queue_avg = 1.402641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.40264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4094 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1598 dram_eff=0.6108
bk0: 64a 4999i bk1: 64a 5003i bk2: 64a 5019i bk3: 64a 5003i bk4: 64a 5006i bk5: 64a 4997i bk6: 64a 5007i bk7: 64a 4997i bk8: 64a 5011i bk9: 64a 5012i bk10: 64a 5010i bk11: 64a 5008i bk12: 64a 5004i bk13: 64a 4999i bk14: 40a 5031i bk15: 40a 5030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495935
Bank_Level_Parallism_Col = 1.485926
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485926 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 3721 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4094 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193142 
Issued_on_Two_Bus_Simul_Util = 0.002365 
issued_two_Eff = 0.012245 
queue_avg = 1.332085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.33209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1557 dram_eff=0.6268
bk0: 64a 5002i bk1: 64a 4996i bk2: 64a 4992i bk3: 64a 4999i bk4: 64a 4998i bk5: 64a 5009i bk6: 64a 5004i bk7: 64a 4998i bk8: 64a 5015i bk9: 64a 5012i bk10: 64a 5011i bk11: 64a 5005i bk12: 64a 5002i bk13: 64a 5003i bk14: 40a 5025i bk15: 40a 5025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557736
Bank_Level_Parallism_Col = 1.546556
Bank_Level_Parallism_Ready = 1.115779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546556 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 349 
Wasted_Row = 0 
Idle = 3749 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.380765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.38076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1573 dram_eff=0.6205
bk0: 64a 4999i bk1: 64a 4996i bk2: 64a 4990i bk3: 64a 4999i bk4: 64a 5003i bk5: 64a 4973i bk6: 64a 5001i bk7: 64a 5006i bk8: 64a 5016i bk9: 64a 5017i bk10: 64a 5012i bk11: 64a 5005i bk12: 64a 5003i bk13: 64a 5003i bk14: 40a 5027i bk15: 40a 5026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541420
Bank_Level_Parallism_Col = 1.532294
Bank_Level_Parallism_Ready = 1.134221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532294 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 376 
Wasted_Row = 0 
Idle = 3722 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 311 
rwq = 0 
CCDLc_limit_alone = 311 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.218762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.21876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1590 dram_eff=0.6138
bk0: 64a 5000i bk1: 64a 4994i bk2: 64a 5011i bk3: 64a 4984i bk4: 64a 5002i bk5: 64a 4981i bk6: 64a 5009i bk7: 64a 5005i bk8: 64a 5014i bk9: 64a 5005i bk10: 64a 4998i bk11: 64a 4999i bk12: 64a 5010i bk13: 64a 5008i bk14: 40a 5030i bk15: 40a 5028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515284
Bank_Level_Parallism_Col = 1.505110
Bank_Level_Parallism_Ready = 1.159836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505110 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 398 
Wasted_Row = 0 
Idle = 3700 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 316 
rwq = 0 
CCDLc_limit_alone = 316 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.398896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.3989
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4089 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1555 dram_eff=0.6277
bk0: 64a 5002i bk1: 64a 5006i bk2: 64a 5016i bk3: 64a 5003i bk4: 64a 5007i bk5: 64a 4992i bk6: 64a 5019i bk7: 64a 5001i bk8: 64a 5018i bk9: 64a 5007i bk10: 64a 5008i bk11: 64a 4991i bk12: 64a 5009i bk13: 64a 5004i bk14: 40a 5027i bk15: 40a 5027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500742
Bank_Level_Parallism_Col = 1.494039
Bank_Level_Parallism_Ready = 1.135246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494039 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 3726 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4089 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.194127 
Issued_on_Two_Bus_Simul_Util = 0.001380 
issued_two_Eff = 0.007107 
queue_avg = 1.385692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.38569
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4090 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1596 dram_eff=0.6115
bk0: 64a 5000i bk1: 64a 4997i bk2: 64a 4990i bk3: 64a 5015i bk4: 64a 5020i bk5: 64a 4990i bk6: 64a 5003i bk7: 64a 4996i bk8: 64a 5006i bk9: 64a 5016i bk10: 64a 5005i bk11: 64a 4998i bk12: 64a 5002i bk13: 64a 4998i bk14: 40a 5038i bk15: 40a 5033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549434
Bank_Level_Parallism_Col = 1.542835
Bank_Level_Parallism_Ready = 1.121926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542835 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 349 
Wasted_Row = 0 
Idle = 3749 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 280 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4090 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193930 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.008130 
queue_avg = 1.511628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.51163
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4093 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1604 dram_eff=0.6085
bk0: 64a 4997i bk1: 64a 5003i bk2: 64a 4998i bk3: 64a 4996i bk4: 64a 5004i bk5: 64a 4986i bk6: 64a 5010i bk7: 64a 5002i bk8: 64a 5006i bk9: 64a 5013i bk10: 64a 4998i bk11: 64a 5003i bk12: 64a 5007i bk13: 64a 5004i bk14: 40a 5028i bk15: 40a 5028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498557
Bank_Level_Parallism_Col = 1.489870
Bank_Level_Parallism_Ready = 1.132172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489870 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 3688 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 341 
rwq = 0 
CCDLc_limit_alone = 341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4093 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193339 
Issued_on_Two_Bus_Simul_Util = 0.002168 
issued_two_Eff = 0.011213 
queue_avg = 1.679937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.67994
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4088 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1576 dram_eff=0.6193
bk0: 64a 5004i bk1: 64a 4998i bk2: 64a 5015i bk3: 64a 5009i bk4: 64a 5011i bk5: 64a 5000i bk6: 64a 5007i bk7: 64a 4995i bk8: 64a 5011i bk9: 64a 5016i bk10: 64a 5016i bk11: 64a 4994i bk12: 64a 5000i bk13: 64a 4998i bk14: 40a 5027i bk15: 40a 5023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.531979
Bank_Level_Parallism_Col = 1.527631
Bank_Level_Parallism_Ready = 1.118852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527631 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 353 
Wasted_Row = 0 
Idle = 3745 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4088 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.194324 
Issued_on_Two_Bus_Simul_Util = 0.001182 
issued_two_Eff = 0.006085 
queue_avg = 1.341742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.34174
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4088 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1552 dram_eff=0.6289
bk0: 64a 4999i bk1: 64a 5002i bk2: 64a 5016i bk3: 64a 4998i bk4: 64a 5006i bk5: 64a 4990i bk6: 64a 5021i bk7: 64a 5011i bk8: 64a 5008i bk9: 64a 5016i bk10: 64a 5007i bk11: 64a 4994i bk12: 64a 5002i bk13: 64a 5000i bk14: 40a 5029i bk15: 40a 5025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553013
Bank_Level_Parallism_Col = 1.546360
Bank_Level_Parallism_Ready = 1.133197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546360 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 3763 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 267 
rwq = 0 
CCDLc_limit_alone = 267 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4088 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.194324 
Issued_on_Two_Bus_Simul_Util = 0.001182 
issued_two_Eff = 0.006085 
queue_avg = 1.487584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.48758
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1591 dram_eff=0.6135
bk0: 64a 5002i bk1: 64a 4997i bk2: 64a 5013i bk3: 64a 4988i bk4: 64a 5007i bk5: 64a 4999i bk6: 64a 5018i bk7: 64a 5003i bk8: 64a 5014i bk9: 64a 5009i bk10: 64a 5006i bk11: 64a 5000i bk12: 64a 5002i bk13: 64a 5005i bk14: 40a 5027i bk15: 40a 5025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530689
Bank_Level_Parallism_Col = 1.522915
Bank_Level_Parallism_Ready = 1.120902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522915 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 3738 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.319472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.31947
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1600 dram_eff=0.61
bk0: 64a 4999i bk1: 64a 5001i bk2: 64a 5004i bk3: 64a 5000i bk4: 64a 5011i bk5: 64a 4985i bk6: 64a 5018i bk7: 64a 5005i bk8: 64a 5023i bk9: 64a 5011i bk10: 64a 5004i bk11: 64a 5004i bk12: 64a 5003i bk13: 64a 5004i bk14: 40a 5028i bk15: 40a 5030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502591
Bank_Level_Parallism_Col = 1.494056
Bank_Level_Parallism_Ready = 1.134221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494056 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 375 
Wasted_Row = 0 
Idle = 3723 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.253646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25365
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4085 n_act=17 n_pre=1 n_ref_event=0 n_req=979 n_rd=979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1929
n_activity=1603 dram_eff=0.6107
bk0: 64a 5002i bk1: 64a 4996i bk2: 64a 4990i bk3: 64a 5001i bk4: 64a 5008i bk5: 64a 4993i bk6: 64a 4997i bk7: 64a 4997i bk8: 64a 5020i bk9: 64a 5010i bk10: 64a 5007i bk11: 64a 5003i bk12: 64a 5004i bk13: 64a 5000i bk14: 43a 5004i bk15: 40a 5036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982635
Row_Buffer_Locality_read = 0.982635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542710
Bank_Level_Parallism_Col = 1.528540
Bank_Level_Parallism_Ready = 1.123595
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519644 

BW Util details:
bwutil = 0.192944 
total_CMD = 5074 
util_bw = 979 
Wasted_Col = 375 
Wasted_Row = 4 
Idle = 3716 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 302 
rwq = 0 
CCDLc_limit_alone = 302 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4085 
Read = 979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 979 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.192944 
Either_Row_CoL_Bus_Util = 0.194915 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.008089 
queue_avg = 1.444225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.44423
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4093 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1576 dram_eff=0.6193
bk0: 64a 5001i bk1: 64a 5000i bk2: 64a 5010i bk3: 64a 5009i bk4: 64a 5014i bk5: 64a 4989i bk6: 64a 5000i bk7: 64a 4999i bk8: 64a 5012i bk9: 64a 5006i bk10: 64a 5006i bk11: 64a 5002i bk12: 64a 5014i bk13: 64a 5005i bk14: 40a 5035i bk15: 40a 5035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540746
Bank_Level_Parallism_Col = 1.529367
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529367 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 337 
Wasted_Row = 0 
Idle = 3761 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 281 
rwq = 0 
CCDLc_limit_alone = 281 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4093 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193339 
Issued_on_Two_Bus_Simul_Util = 0.002168 
issued_two_Eff = 0.011213 
queue_avg = 1.270004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.27
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4084 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1939
n_activity=1567 dram_eff=0.628
bk0: 64a 4999i bk1: 64a 4998i bk2: 64a 4984i bk3: 64a 5006i bk4: 64a 5013i bk5: 64a 4986i bk6: 64a 4999i bk7: 64a 4998i bk8: 64a 5008i bk9: 64a 4999i bk10: 64a 5011i bk11: 64a 4988i bk12: 64a 5020i bk13: 64a 5005i bk14: 48a 5023i bk15: 40a 5030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545990
Bank_Level_Parallism_Col = 1.537269
Bank_Level_Parallism_Ready = 1.134146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537269 

BW Util details:
bwutil = 0.193930 
total_CMD = 5074 
util_bw = 984 
Wasted_Col = 375 
Wasted_Row = 0 
Idle = 3715 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4084 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.193930 
Either_Row_CoL_Bus_Util = 0.195112 
Issued_on_Two_Bus_Simul_Util = 0.001971 
issued_two_Eff = 0.010101 
queue_avg = 1.387268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.38727
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4081 n_act=17 n_pre=1 n_ref_event=0 n_req=985 n_rd=985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1941
n_activity=1605 dram_eff=0.6137
bk0: 64a 4995i bk1: 64a 4999i bk2: 64a 5005i bk3: 64a 4994i bk4: 65a 4981i bk5: 64a 4992i bk6: 64a 4997i bk7: 64a 4999i bk8: 64a 5009i bk9: 64a 5009i bk10: 64a 5014i bk11: 64a 4999i bk12: 64a 5018i bk13: 64a 5004i bk14: 48a 5022i bk15: 40a 5031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982741
Row_Buffer_Locality_read = 0.982741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535819
Bank_Level_Parallism_Col = 1.515774
Bank_Level_Parallism_Ready = 1.142132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515774 

BW Util details:
bwutil = 0.194127 
total_CMD = 5074 
util_bw = 985 
Wasted_Col = 382 
Wasted_Row = 1 
Idle = 3706 

BW Util Bottlenecks: 
RCDc_limit = 125 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4081 
Read = 985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 985 
total_req = 985 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 985 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.194127 
Either_Row_CoL_Bus_Util = 0.195704 
Issued_on_Two_Bus_Simul_Util = 0.001971 
issued_two_Eff = 0.010070 
queue_avg = 1.473985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.47399
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4094 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1563 dram_eff=0.6244
bk0: 64a 5002i bk1: 64a 4998i bk2: 64a 5014i bk3: 64a 5008i bk4: 64a 5002i bk5: 64a 4982i bk6: 64a 5014i bk7: 64a 5009i bk8: 64a 5009i bk9: 64a 5009i bk10: 64a 5017i bk11: 64a 5010i bk12: 64a 5015i bk13: 64a 5006i bk14: 40a 5037i bk15: 40a 5032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492895
Bank_Level_Parallism_Col = 1.481648
Bank_Level_Parallism_Ready = 1.134221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481648 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 3737 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4094 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193142 
Issued_on_Two_Bus_Simul_Util = 0.002365 
issued_two_Eff = 0.012245 
queue_avg = 1.131652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.13165
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4093 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1552 dram_eff=0.6289
bk0: 64a 4999i bk1: 64a 5003i bk2: 64a 5009i bk3: 64a 5014i bk4: 64a 5011i bk5: 64a 5003i bk6: 64a 5005i bk7: 64a 4991i bk8: 64a 5020i bk9: 64a 5012i bk10: 64a 5016i bk11: 64a 5006i bk12: 64a 5015i bk13: 64a 5006i bk14: 40a 5031i bk15: 40a 5031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517557
Bank_Level_Parallism_Col = 1.507269
Bank_Level_Parallism_Ready = 1.120902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507269 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 334 
Wasted_Row = 0 
Idle = 3764 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4093 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193339 
Issued_on_Two_Bus_Simul_Util = 0.002168 
issued_two_Eff = 0.011213 
queue_avg = 1.136776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.13678
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4093 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1611 dram_eff=0.6058
bk0: 64a 5002i bk1: 64a 4996i bk2: 64a 4996i bk3: 64a 4998i bk4: 64a 5006i bk5: 64a 4987i bk6: 64a 5006i bk7: 64a 5004i bk8: 64a 5033i bk9: 64a 5016i bk10: 64a 5005i bk11: 64a 5007i bk12: 64a 5004i bk13: 64a 5001i bk14: 40a 5032i bk15: 40a 5029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512992
Bank_Level_Parallism_Col = 1.502976
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502976 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 371 
Wasted_Row = 0 
Idle = 3727 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4093 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193339 
Issued_on_Two_Bus_Simul_Util = 0.002168 
issued_two_Eff = 0.011213 
queue_avg = 1.453291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.45329
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4092 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1582 dram_eff=0.6169
bk0: 64a 4999i bk1: 64a 4996i bk2: 64a 4992i bk3: 64a 4995i bk4: 64a 5004i bk5: 64a 5003i bk6: 64a 4999i bk7: 64a 4998i bk8: 64a 5019i bk9: 64a 5013i bk10: 64a 5007i bk11: 64a 5000i bk12: 64a 5006i bk13: 64a 5003i bk14: 40a 5031i bk15: 40a 5022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553973
Bank_Level_Parallism_Col = 1.545113
Bank_Level_Parallism_Ready = 1.134221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545113 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 3740 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4092 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193536 
Issued_on_Two_Bus_Simul_Util = 0.001971 
issued_two_Eff = 0.010183 
queue_avg = 1.461175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.46117
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4092 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1606 dram_eff=0.6077
bk0: 64a 5000i bk1: 64a 4994i bk2: 64a 4999i bk3: 64a 4974i bk4: 64a 5009i bk5: 64a 4991i bk6: 64a 4998i bk7: 64a 5000i bk8: 64a 5004i bk9: 64a 5001i bk10: 64a 5010i bk11: 64a 5011i bk12: 64a 5016i bk13: 64a 4996i bk14: 40a 5034i bk15: 40a 5031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548483
Bank_Level_Parallism_Col = 1.539718
Bank_Level_Parallism_Ready = 1.149590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539718 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 375 
Wasted_Row = 0 
Idle = 3723 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4092 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193536 
Issued_on_Two_Bus_Simul_Util = 0.001971 
issued_two_Eff = 0.010183 
queue_avg = 1.304888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.30489
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4088 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1926
n_activity=1572 dram_eff=0.6215
bk0: 65a 4961i bk1: 64a 5006i bk2: 64a 5033i bk3: 64a 5005i bk4: 64a 5012i bk5: 64a 4978i bk6: 64a 4999i bk7: 64a 4997i bk8: 64a 5006i bk9: 64a 5005i bk10: 64a 5013i bk11: 64a 5016i bk12: 64a 5017i bk13: 64a 4997i bk14: 40a 5034i bk15: 40a 5026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547028
Bank_Level_Parallism_Col = 1.518154
Bank_Level_Parallism_Ready = 1.137155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515885 

BW Util details:
bwutil = 0.192550 
total_CMD = 5074 
util_bw = 977 
Wasted_Col = 351 
Wasted_Row = 1 
Idle = 3745 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4088 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003547 
CoL_Bus_Util = 0.192550 
Either_Row_CoL_Bus_Util = 0.194324 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009128 
queue_avg = 1.348443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.34844
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1581 dram_eff=0.6173
bk0: 64a 5000i bk1: 64a 4997i bk2: 64a 4981i bk3: 64a 5005i bk4: 64a 5003i bk5: 64a 4979i bk6: 64a 5001i bk7: 64a 4997i bk8: 64a 5016i bk9: 64a 5013i bk10: 64a 5014i bk11: 64a 4994i bk12: 64a 5014i bk13: 64a 5011i bk14: 40a 5029i bk15: 40a 5028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546131
Bank_Level_Parallism_Col = 1.538462
Bank_Level_Parallism_Ready = 1.130123
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538462 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 368 
Wasted_Row = 0 
Idle = 3730 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 305 
rwq = 0 
CCDLc_limit_alone = 305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.620812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.62081
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4090 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1620 dram_eff=0.6025
bk0: 64a 4997i bk1: 64a 5003i bk2: 64a 4988i bk3: 64a 4994i bk4: 64a 5010i bk5: 64a 4998i bk6: 64a 5004i bk7: 64a 5001i bk8: 64a 5021i bk9: 64a 5022i bk10: 64a 5010i bk11: 64a 5003i bk12: 64a 5016i bk13: 64a 5007i bk14: 40a 5029i bk15: 40a 5026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491189
Bank_Level_Parallism_Col = 1.485609
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485609 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 386 
Wasted_Row = 0 
Idle = 3712 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4090 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193930 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.008130 
queue_avg = 1.482460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.48246
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4090 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1614 dram_eff=0.6047
bk0: 64a 5004i bk1: 64a 4998i bk2: 64a 5007i bk3: 64a 5009i bk4: 64a 5014i bk5: 64a 4971i bk6: 64a 5012i bk7: 64a 5003i bk8: 64a 5019i bk9: 64a 5011i bk10: 64a 5004i bk11: 64a 4992i bk12: 64a 4999i bk13: 64a 4998i bk14: 40a 5028i bk15: 40a 5030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524408
Bank_Level_Parallism_Col = 1.515219
Bank_Level_Parallism_Ready = 1.131148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515219 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 376 
Wasted_Row = 0 
Idle = 3722 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4090 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193930 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.008130 
queue_avg = 1.473000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.473
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4094 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1623 dram_eff=0.6014
bk0: 64a 4999i bk1: 64a 5002i bk2: 64a 5022i bk3: 64a 4999i bk4: 64a 4999i bk5: 64a 4997i bk6: 64a 5016i bk7: 64a 5000i bk8: 64a 5022i bk9: 64a 5017i bk10: 64a 5004i bk11: 64a 5007i bk12: 64a 5003i bk13: 64a 5000i bk14: 40a 5025i bk15: 40a 5026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508955
Bank_Level_Parallism_Col = 1.498878
Bank_Level_Parallism_Ready = 1.095287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498878 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 3734 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4094 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193142 
Issued_on_Two_Bus_Simul_Util = 0.002365 
issued_two_Eff = 0.012245 
queue_avg = 1.569767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.56977
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4090 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1605 dram_eff=0.6081
bk0: 64a 5002i bk1: 64a 4997i bk2: 64a 4994i bk3: 64a 4985i bk4: 64a 5004i bk5: 64a 5002i bk6: 64a 5006i bk7: 64a 5001i bk8: 64a 5011i bk9: 64a 5004i bk10: 64a 5006i bk11: 64a 4998i bk12: 64a 5016i bk13: 64a 5008i bk14: 40a 5028i bk15: 40a 5027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519442
Bank_Level_Parallism_Col = 1.512159
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512159 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 387 
Wasted_Row = 0 
Idle = 3711 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 319 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4090 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193930 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.008130 
queue_avg = 1.322625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.32263
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5074 n_nop=4091 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1924
n_activity=1618 dram_eff=0.6032
bk0: 64a 4999i bk1: 64a 5001i bk2: 64a 4996i bk3: 64a 4996i bk4: 64a 4998i bk5: 64a 4987i bk6: 64a 5009i bk7: 64a 4995i bk8: 64a 5015i bk9: 64a 5015i bk10: 64a 5012i bk11: 64a 5003i bk12: 64a 5017i bk13: 64a 5009i bk14: 40a 5030i bk15: 40a 5032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517804
Bank_Level_Parallism_Col = 1.511177
Bank_Level_Parallism_Ready = 1.120902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511177 

BW Util details:
bwutil = 0.192353 
total_CMD = 5074 
util_bw = 976 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 3726 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5074 
n_nop = 4091 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.192353 
Either_Row_CoL_Bus_Util = 0.193733 
Issued_on_Two_Bus_Simul_Util = 0.001774 
issued_two_Eff = 0.009156 
queue_avg = 1.311589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.31159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 491, Miss = 490, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 497, Miss = 497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 490, Miss = 489, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31263
L2_total_cache_misses = 31261
L2_total_cache_miss_rate = 0.9999
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=31263
icnt_total_pkts_simt_to_mem=31263
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31263
Req_Network_cycles = 8638
Req_Network_injected_packets_per_cycle =       3.6192 
Req_Network_conflicts_per_cycle =       0.7633
Req_Network_conflicts_per_cycle_util =       2.6049
Req_Bank_Level_Parallism =      12.3520
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1792
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0566

Reply_Network_injected_packets_num = 31263
Reply_Network_cycles = 8638
Reply_Network_injected_packets_per_cycle =        3.6192
Reply_Network_conflicts_per_cycle =        0.5983
Reply_Network_conflicts_per_cycle_util =       1.9399
Reply_Bank_Level_Parallism =      11.7354
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0101
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0452
----------------------------END-of-Interconnect-DETAILS-------------------------
