
---------- Begin Simulation Statistics ----------
final_tick                                 7939995000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56285                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812480                       # Number of bytes of host memory used
host_op_rate                                   106790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   177.67                       # Real time elapsed on the host
host_tick_rate                               44690073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007940                       # Number of seconds simulated
sim_ticks                                  7939995000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11513363                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6944770                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.587999                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.587999                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    483991                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   265566                       # number of floating regfile writes
system.cpu.idleCycles                         1512491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               204607                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2399394                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.443702                       # Inst execution rate
system.cpu.iew.exec_refs                      4670692                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1732323                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  916858                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3177670                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1288                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14082                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1915489                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24776546                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2938369                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            308596                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22925969                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6652                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                424727                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 174446                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                434263                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3738                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       170804                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          33803                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25646363                       # num instructions consuming a value
system.cpu.iew.wb_count                      22714211                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.633725                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16252730                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.430367                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22822210                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32804430                       # number of integer regfile reads
system.cpu.int_regfile_writes                18091006                       # number of integer regfile writes
system.cpu.ipc                               0.629723                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.629723                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            386808      1.66%      1.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17906313     77.07%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14151      0.06%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6500      0.03%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19812      0.09%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3733      0.02%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                36198      0.16%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23051      0.10%     79.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61145      0.26%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4277      0.02%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              13      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             103      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             16      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2883032     12.41%     91.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1571828      6.77%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          122356      0.53%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         195095      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23234565                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  516671                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1005582                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       466033                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             775866                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      322435                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013877                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  254894     79.05%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    734      0.23%     79.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    359      0.11%     79.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   148      0.05%     79.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   46      0.01%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17040      5.28%     84.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19258      5.97%     90.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             21869      6.78%     97.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8084      2.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22653521                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60189502                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22248178                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29807597                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24771291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23234565                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5255                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5803432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36019                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3261                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6569632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14367500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.617161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.233011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7889761     54.91%     54.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1198147      8.34%     63.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1126785      7.84%     71.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1094897      7.62%     78.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              942629      6.56%     85.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              780467      5.43%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              716072      4.98%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              421062      2.93%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              197680      1.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14367500                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.463135                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            150781                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           206683                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3177670                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1915489                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10098176                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15879991                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          128565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54064                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1059                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       381261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       764048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            154                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3057449                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2308345                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            203758                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1112357                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1028724                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.481461                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  173266                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          173537                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58371                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           115166                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        27768                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5707412                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            167216                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13515747                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.403778                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.377412                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8288386     61.32%     61.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1436377     10.63%     71.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          740279      5.48%     77.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1082649      8.01%     85.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          431240      3.19%     88.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          242879      1.80%     90.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170191      1.26%     91.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142237      1.05%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          981509      7.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13515747                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        981509                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3958217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3958217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3976234                       # number of overall hits
system.cpu.dcache.overall_hits::total         3976234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       142371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       143422                       # number of overall misses
system.cpu.dcache.overall_misses::total        143422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3742279992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3742279992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3742279992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3742279992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4100588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4100588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4119656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4119656                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034814                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26285.409191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26285.409191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26092.789056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26092.789056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47140                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1200                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.283333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64377                       # number of writebacks
system.cpu.dcache.writebacks::total             64377                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53586                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53586                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89384                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2175994492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2175994492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2201019992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2201019992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24508.582441                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24508.582441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24624.317462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24624.317462                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88603                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2571655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2571655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2782611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2782611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2691417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2691417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23234.506772                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23234.506772                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        52744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67018                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67018                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1250942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1250942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18665.768898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18665.768898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    959668992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    959668992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42446.326330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42446.326330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925051992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925051992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42497.909312                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42497.909312                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18017                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18017                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1051                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1051                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19068                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19068                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.055119                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055119                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25025500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25025500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41778.797997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41778.797997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.839010                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4065962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.626011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.839010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8328427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8328427                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7414901                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2677953                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3892317                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                207883                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 174446                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1034205                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 38829                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26296286                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                170253                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2937288                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1732688                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12920                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1940                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7794693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14413831                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3057449                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1260361                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6342404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  425202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2022                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         15337                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          431                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2200538                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                110843                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14367500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.912839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.151270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9970138     69.39%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   216490      1.51%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   264139      1.84%     72.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   263516      1.83%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   375712      2.62%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   323744      2.25%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   259964      1.81%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   284328      1.98%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2409469     16.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14367500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.192535                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.907672                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1887933                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1887933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1887933                       # number of overall hits
system.cpu.icache.overall_hits::total         1887933                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       312601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         312601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       312601                       # number of overall misses
system.cpu.icache.overall_misses::total        312601                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4928429492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4928429492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4928429492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4928429492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2200534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2200534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2200534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2200534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15765.878842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15765.878842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15765.878842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15765.878842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5922                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               202                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.316832                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       292644                       # number of writebacks
system.cpu.icache.writebacks::total            292644                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19184                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19184                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19184                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19184                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       293417                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       293417                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       293417                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       293417                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4347460495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4347460495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4347460495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4347460495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.133339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.133339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.133339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14816.661935                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14816.661935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14816.661935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14816.661935                       # average overall mshr miss latency
system.cpu.icache.replacements                 292644                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1887933                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1887933                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       312601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        312601                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4928429492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4928429492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2200534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2200534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15765.878842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15765.878842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19184                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       293417                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       293417                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4347460495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4347460495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.133339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.133339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14816.661935                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14816.661935                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.412213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2181349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            293416                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.434322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.412213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4694484                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4694484                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2203378                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         33091                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      213975                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  825101                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1156                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3738                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 506423                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6053                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    884                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7939995000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 174446                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7557962                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1577050                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4833                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3937570                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1115639                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25768225                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14909                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 165211                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14854                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 901274                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28647113                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63547460                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37772292                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    580434                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7187631                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     132                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    731767                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37161100                       # The number of ROB reads
system.cpu.rob.writes                        50218561                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               280390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                70727                       # number of demand (read+write) hits
system.l2.demand_hits::total                   351117                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              280390                       # number of overall hits
system.l2.overall_hits::.cpu.data               70727                       # number of overall hits
system.l2.overall_hits::total                  351117                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12740                       # number of overall misses
system.l2.overall_misses::.cpu.data             18388                       # number of overall misses
system.l2.overall_misses::total                 31128                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    935354500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1308967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2244321500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    935354500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1308967000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2244321500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           293130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               382245                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          293130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              382245                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.206340                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.206340                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73418.720565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71185.936480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72099.765484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73418.720565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71185.936480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72099.765484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10016                       # number of writebacks
system.l2.writebacks::total                     10016                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    805400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1121252500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1926652500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    805400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1121252500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1926652500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.206340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.206340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63218.210361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60977.403742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61894.516191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63218.210361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60977.403742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61894.516191                       # average overall mshr miss latency
system.l2.replacements                          23040                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       292541                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           292541                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       292541                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       292541                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              269                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  269                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          269                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              269                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10269                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11266                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    780401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     780401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.523148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69270.504172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69270.504172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    665237750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    665237750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.523148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59048.264690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59048.264690                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         280390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             280390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    935354500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    935354500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       293130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         293130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73418.720565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73418.720565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    805400000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    805400000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63218.210361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63218.210361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    528565500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    528565500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.105386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74215.880371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74215.880371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    456014750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    456014750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.105386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64029.029767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64029.029767                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7918.916630                       # Cycle average of tags in use
system.l2.tags.total_refs                      763618                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.449859                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.960861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3651.444209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4244.511559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.445733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5271                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6140408                       # Number of tag accesses
system.l2.tags.data_accesses                  6140408                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000895138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          602                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          602                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10016                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31128                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10016                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.621262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.688082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.195028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           598     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           602                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.606312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.579264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              425     70.60%     70.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.33%     71.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              152     25.25%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      2.66%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           602                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1992192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               641024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    250.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7939290000                       # Total gap between requests
system.mem_ctrls.avgGap                     192963.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       815360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1173696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       639808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 102690240.988816738129                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147820747.997952133417                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80580403.388163343072                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12740                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18388                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10016                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    384977500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    514930500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 182046328000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30218.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28003.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18175551.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       815360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1176832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1992192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       815360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       815360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       641024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       641024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12740                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18388                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10016                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10016                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    102690241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    148215710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        250905951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    102690241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    102690241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80733552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80733552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80733552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    102690241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    148215710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       331639504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31079                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9997                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          747                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               317176750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             155395000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          899908000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10205.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28955.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23095                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6092                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   221.110980                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.953675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.864558                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5223     43.95%     43.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3428     28.84%     72.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1185      9.97%     82.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          590      4.96%     87.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          344      2.89%     90.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          232      1.95%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          157      1.32%     93.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           92      0.77%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          634      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1989056                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             639808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              250.510989                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.580403                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42518700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22591635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115339560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24956820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 626318160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2179952460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1213208640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4224885975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.101843                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3132156750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4542898250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42368760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22511940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106564500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27227520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 626318160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2302002570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1110429600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4237423050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.680821                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2864193000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4810862000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10016                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12920                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11266                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11266                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19862                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85192                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2633216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2633216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2633216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31128                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23532000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38910000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            360996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       292644                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        293417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       879190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       267371                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1146561                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     37489472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9823488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47312960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23327                       # Total snoops (count)
system.tol2bus.snoopTraffic                    659392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           405841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 404625     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1216      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             405841                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7939995000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          739045000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         440232283                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         133860892                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
