File: neorv32_crc.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_crc.vhd

Entity: neorv32_crc
Ports (4):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - bus_req_i : PortDirection.IN bus_req_t
  - bus_rsp_o : PortDirection.OUT bus_rsp_t

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_crc is
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t
    );
end entity neorv32_crc;
Validation: âœ… PASS
