{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680060309669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680060309671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 23:25:09 2023 " "Processing started: Tue Mar 28 23:25:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680060309671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060309671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060309671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680060309812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680060309812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02.sv 2 2 " "Found 2 design units, including 2 entities, in source file 02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "02.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314733 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm " "Found entity 2: fsm" {  } { { "02.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060314733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_SECDED.sv 6 6 " "Found 6 design units, including 6 entities, in source file 00_SECDED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SECDEDdecoder " "Found entity 1: SECDEDdecoder" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314734 ""} { "Info" "ISGN_ENTITY_NAME" "2 makeSyndrome " "Found entity 2: makeSyndrome" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314734 ""} { "Info" "ISGN_ENTITY_NAME" "3 makeCorrect " "Found entity 3: makeCorrect" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314734 ""} { "Info" "ISGN_ENTITY_NAME" "4 makeGlobalParity " "Found entity 4: makeGlobalParity" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314734 ""} { "Info" "ISGN_ENTITY_NAME" "5 makeIs1BitErr " "Found entity 5: makeIs1BitErr" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314734 ""} { "Info" "ISGN_ENTITY_NAME" "6 makeIs2BitErr " "Found entity 6: makeIs2BitErr" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060314734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "00_library.sv 13 13 " "Found 13 design units, including 13 entities, in source file 00_library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift8Register " "Found entity 1: LeftShift8Register" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "2 Comparator " "Found entity 2: Comparator" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "3 MagComp " "Found entity 3: MagComp" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "4 Multiplexer " "Found entity 4: Multiplexer" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2to1 " "Found entity 5: Mux2to1" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "6 Decoder " "Found entity 6: Decoder" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "7 DFlipFlop " "Found entity 7: DFlipFlop" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "8 Register " "Found entity 8: Register" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "9 Counter " "Found entity 9: Counter" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "10 Synchronizer " "Found entity 10: Synchronizer" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "11 ShiftRegister_PIPO " "Found entity 11: ShiftRegister_PIPO" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "12 ShiftRegister_SIPO " "Found entity 12: ShiftRegister_SIPO" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""} { "Info" "ISGN_ENTITY_NAME" "13 BarrelShiftRegister " "Found entity 13: BarrelShiftRegister" {  } { { "00_library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_library.sv" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060314735 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 chipInterface.sv(242) " "Verilog HDL Expression warning at chipInterface.sv(242): truncated literal to match 3 bits" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1680060314736 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 chipInterface.sv(244) " "Verilog HDL Expression warning at chipInterface.sv(244): truncated literal to match 3 bits" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1680060314737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipInterface.sv 3 3 " "Found 3 design units, including 3 entities, in source file chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314737 ""} { "Info" "ISGN_ENTITY_NAME" "2 interface_fsm " "Found entity 2: interface_fsm" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314737 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter_8 " "Found entity 3: Counter_8" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680060314737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060314737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chipInterface " "Elaborating entity \"chipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680060314797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task2 task2:R " "Elaborating entity \"task2\" for hierarchy \"task2:R\"" {  } { { "chipInterface.sv" "R" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314799 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isNew 02.sv(6) " "Output port \"isNew\" at 02.sv(6) has no driver" {  } { { "02.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680060314800 "|chipInterface|task2:R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm task2:R\|fsm:control " "Elaborating entity \"fsm\" for hierarchy \"task2:R\|fsm:control\"" {  } { { "02.sv" "control" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_SIPO task2:R\|ShiftRegister_SIPO:reg1 " "Elaborating entity \"ShiftRegister_SIPO\" for hierarchy \"task2:R\|ShiftRegister_SIPO:reg1\"" {  } { { "02.sv" "reg1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SECDEDdecoder task2:R\|SECDEDdecoder:dec1 " "Elaborating entity \"SECDEDdecoder\" for hierarchy \"task2:R\|SECDEDdecoder:dec1\"" {  } { { "02.sv" "dec1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeSyndrome task2:R\|SECDEDdecoder:dec1\|makeSyndrome:m1 " "Elaborating entity \"makeSyndrome\" for hierarchy \"task2:R\|SECDEDdecoder:dec1\|makeSyndrome:m1\"" {  } { { "00_SECDED.sv" "m1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeIs1BitErr task2:R\|SECDEDdecoder:dec1\|makeIs1BitErr:m2 " "Elaborating entity \"makeIs1BitErr\" for hierarchy \"task2:R\|SECDEDdecoder:dec1\|makeIs1BitErr:m2\"" {  } { { "00_SECDED.sv" "m2" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 00_SECDED.sv(53) " "Verilog HDL assignment warning at 00_SECDED.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "00_SECDED.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680060314804 "|chipInterface|task2:R|SECDEDdecoder:dec1|makeIs1BitErr:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeGlobalParity task2:R\|SECDEDdecoder:dec1\|makeIs1BitErr:m2\|makeGlobalParity:m " "Elaborating entity \"makeGlobalParity\" for hierarchy \"task2:R\|SECDEDdecoder:dec1\|makeIs1BitErr:m2\|makeGlobalParity:m\"" {  } { { "00_SECDED.sv" "m" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeIs2BitErr task2:R\|SECDEDdecoder:dec1\|makeIs2BitErr:m4 " "Elaborating entity \"makeIs2BitErr\" for hierarchy \"task2:R\|SECDEDdecoder:dec1\|makeIs2BitErr:m4\"" {  } { { "00_SECDED.sv" "m4" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makeCorrect task2:R\|SECDEDdecoder:dec1\|makeCorrect:m3 " "Elaborating entity \"makeCorrect\" for hierarchy \"task2:R\|SECDEDdecoder:dec1\|makeCorrect:m3\"" {  } { { "00_SECDED.sv" "m3" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/00_SECDED.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter task2:R\|Counter:counter1 " "Elaborating entity \"Counter\" for hierarchy \"task2:R\|Counter:counter1\"" {  } { { "02.sv" "counter1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator task2:R\|Comparator:comp1 " "Elaborating entity \"Comparator\" for hierarchy \"task2:R\|Comparator:comp1\"" {  } { { "02.sv" "comp1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 task2:R\|Mux2to1:m1 " "Elaborating entity \"Mux2to1\" for hierarchy \"task2:R\|Mux2to1:m1\"" {  } { { "02.sv" "m1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift8Register task2:R\|LeftShift8Register:reg2 " "Elaborating entity \"LeftShift8Register\" for hierarchy \"task2:R\|LeftShift8Register:reg2\"" {  } { { "02.sv" "reg2" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/02.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_fsm interface_fsm:control " "Elaborating entity \"interface_fsm\" for hierarchy \"interface_fsm:control\"" {  } { { "chipInterface.sv" "control" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_8 Counter_8:dut1 " "Elaborating entity \"Counter_8\" for hierarchy \"Counter_8:dut1\"" {  } { { "chipInterface.sv" "dut1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060314815 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680060315355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680060315367 "|chipInterface|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680060315367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680060315434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "216 " "216 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680060315631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680060315716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680060315716 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680060315756 "|chipInterface|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680060315756 "|chipInterface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab4/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680060315756 "|chipInterface|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680060315756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680060315756 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680060315756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680060315756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680060315756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1169 " "Peak virtual memory: 1169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680060315776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 23:25:15 2023 " "Processing ended: Tue Mar 28 23:25:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680060315776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680060315776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680060315776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680060315776 ""}
