Subprocess had a non-zero exit.
Last 10 line(s):
/home/asic/workspace/lab3/rtl/raster.sv:108: Warning: Range [1:1] select out of bounds on signal `\inter_deltas_1': Setting 1 LSB bits to undef.
/home/asic/workspace/lab3/rtl/raster.sv:109: Warning: Range select out of bounds on signal `\inter_deltas_1': Setting result bit to undef.

7.1. Analyzing design hierarchy..
Top module:  \raster

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_processor'.
Generating RTLIL representation for module `\pixel_processor'.
Warning: Replacing memory \edges with list of registers. See /home/asic/workspace/lab3/rtl/pixel_processor.sv:115
ERROR: Assert `!source_offset && !id2ast->range_swapped' failed in frontends/ast/genrtlil.cc:1604.

Full log file: 'runs/RUN_2025-05-10_06-52-31/05-yosys-jsonheader/yosys-jsonheader.log'
