module top_module(
input [3:0] JCC,
    input clk,
    output [15:0] led,
    output reg [3:0] JCR,
    output reg [6:0] seg
    );
    endmodule