
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402678 <.init>:
  402678:	stp	x29, x30, [sp, #-16]!
  40267c:	mov	x29, sp
  402680:	bl	402ec0 <ferror@plt+0x60>
  402684:	ldp	x29, x30, [sp], #16
  402688:	ret

Disassembly of section .plt:

0000000000402690 <memcpy@plt-0x20>:
  402690:	stp	x16, x30, [sp, #-16]!
  402694:	adrp	x16, 41b000 <ferror@plt+0x181a0>
  402698:	ldr	x17, [x16, #4088]
  40269c:	add	x16, x16, #0xff8
  4026a0:	br	x17
  4026a4:	nop
  4026a8:	nop
  4026ac:	nop

00000000004026b0 <memcpy@plt>:
  4026b0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4026b4:	ldr	x17, [x16]
  4026b8:	add	x16, x16, #0x0
  4026bc:	br	x17

00000000004026c0 <_exit@plt>:
  4026c0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4026c4:	ldr	x17, [x16, #8]
  4026c8:	add	x16, x16, #0x8
  4026cc:	br	x17

00000000004026d0 <setuid@plt>:
  4026d0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4026d4:	ldr	x17, [x16, #16]
  4026d8:	add	x16, x16, #0x10
  4026dc:	br	x17

00000000004026e0 <strtok@plt>:
  4026e0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4026e4:	ldr	x17, [x16, #24]
  4026e8:	add	x16, x16, #0x18
  4026ec:	br	x17

00000000004026f0 <strtoul@plt>:
  4026f0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4026f4:	ldr	x17, [x16, #32]
  4026f8:	add	x16, x16, #0x20
  4026fc:	br	x17

0000000000402700 <strlen@plt>:
  402700:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402704:	ldr	x17, [x16, #40]
  402708:	add	x16, x16, #0x28
  40270c:	br	x17

0000000000402710 <fputs@plt>:
  402710:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402714:	ldr	x17, [x16, #48]
  402718:	add	x16, x16, #0x30
  40271c:	br	x17

0000000000402720 <syslog@plt>:
  402720:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402724:	ldr	x17, [x16, #56]
  402728:	add	x16, x16, #0x38
  40272c:	br	x17

0000000000402730 <scols_line_set_data@plt>:
  402730:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402734:	ldr	x17, [x16, #64]
  402738:	add	x16, x16, #0x40
  40273c:	br	x17

0000000000402740 <exit@plt>:
  402740:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402744:	ldr	x17, [x16, #72]
  402748:	add	x16, x16, #0x48
  40274c:	br	x17

0000000000402750 <dup@plt>:
  402750:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402754:	ldr	x17, [x16, #80]
  402758:	add	x16, x16, #0x50
  40275c:	br	x17

0000000000402760 <scols_line_refer_data@plt>:
  402760:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402764:	ldr	x17, [x16, #88]
  402768:	add	x16, x16, #0x58
  40276c:	br	x17

0000000000402770 <twalk@plt>:
  402770:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402774:	ldr	x17, [x16, #96]
  402778:	add	x16, x16, #0x60
  40277c:	br	x17

0000000000402780 <ulckpwdf@plt>:
  402780:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402784:	ldr	x17, [x16, #104]
  402788:	add	x16, x16, #0x68
  40278c:	br	x17

0000000000402790 <getegid@plt>:
  402790:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402794:	ldr	x17, [x16, #112]
  402798:	add	x16, x16, #0x70
  40279c:	br	x17

00000000004027a0 <strtoll@plt>:
  4027a0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4027a4:	ldr	x17, [x16, #120]
  4027a8:	add	x16, x16, #0x78
  4027ac:	br	x17

00000000004027b0 <strtod@plt>:
  4027b0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4027b4:	ldr	x17, [x16, #128]
  4027b8:	add	x16, x16, #0x80
  4027bc:	br	x17

00000000004027c0 <scols_table_enable_noheadings@plt>:
  4027c0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4027c4:	ldr	x17, [x16, #136]
  4027c8:	add	x16, x16, #0x88
  4027cc:	br	x17

00000000004027d0 <scols_table_new_column@plt>:
  4027d0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4027d4:	ldr	x17, [x16, #144]
  4027d8:	add	x16, x16, #0x90
  4027dc:	br	x17

00000000004027e0 <setutxent@plt>:
  4027e0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4027e4:	ldr	x17, [x16, #152]
  4027e8:	add	x16, x16, #0x98
  4027ec:	br	x17

00000000004027f0 <scols_free_iter@plt>:
  4027f0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4027f4:	ldr	x17, [x16, #160]
  4027f8:	add	x16, x16, #0xa0
  4027fc:	br	x17

0000000000402800 <localtime_r@plt>:
  402800:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402804:	ldr	x17, [x16, #168]
  402808:	add	x16, x16, #0xa8
  40280c:	br	x17

0000000000402810 <setenv@plt>:
  402810:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402814:	ldr	x17, [x16, #176]
  402818:	add	x16, x16, #0xb0
  40281c:	br	x17

0000000000402820 <getgrnam@plt>:
  402820:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402824:	ldr	x17, [x16, #184]
  402828:	add	x16, x16, #0xb8
  40282c:	br	x17

0000000000402830 <fgets_unlocked@plt>:
  402830:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402834:	ldr	x17, [x16, #192]
  402838:	add	x16, x16, #0xc0
  40283c:	br	x17

0000000000402840 <sprintf@plt>:
  402840:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402844:	ldr	x17, [x16, #200]
  402848:	add	x16, x16, #0xc8
  40284c:	br	x17

0000000000402850 <getuid@plt>:
  402850:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402854:	ldr	x17, [x16, #208]
  402858:	add	x16, x16, #0xd0
  40285c:	br	x17

0000000000402860 <opendir@plt>:
  402860:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402864:	ldr	x17, [x16, #216]
  402868:	add	x16, x16, #0xd8
  40286c:	br	x17

0000000000402870 <strftime@plt>:
  402870:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402874:	ldr	x17, [x16, #224]
  402878:	add	x16, x16, #0xe0
  40287c:	br	x17

0000000000402880 <__cxa_atexit@plt>:
  402880:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402884:	ldr	x17, [x16, #232]
  402888:	add	x16, x16, #0xe8
  40288c:	br	x17

0000000000402890 <fputc@plt>:
  402890:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402894:	ldr	x17, [x16, #240]
  402898:	add	x16, x16, #0xf0
  40289c:	br	x17

00000000004028a0 <scols_table_enable_raw@plt>:
  4028a0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4028a4:	ldr	x17, [x16, #248]
  4028a8:	add	x16, x16, #0xf8
  4028ac:	br	x17

00000000004028b0 <scols_table_set_line_separator@plt>:
  4028b0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4028b4:	ldr	x17, [x16, #256]
  4028b8:	add	x16, x16, #0x100
  4028bc:	br	x17

00000000004028c0 <scols_table_set_column_separator@plt>:
  4028c0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4028c4:	ldr	x17, [x16, #264]
  4028c8:	add	x16, x16, #0x108
  4028cc:	br	x17

00000000004028d0 <strptime@plt>:
  4028d0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4028d4:	ldr	x17, [x16, #272]
  4028d8:	add	x16, x16, #0x110
  4028dc:	br	x17

00000000004028e0 <snprintf@plt>:
  4028e0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4028e4:	ldr	x17, [x16, #280]
  4028e8:	add	x16, x16, #0x118
  4028ec:	br	x17

00000000004028f0 <localeconv@plt>:
  4028f0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4028f4:	ldr	x17, [x16, #288]
  4028f8:	add	x16, x16, #0x120
  4028fc:	br	x17

0000000000402900 <fileno@plt>:
  402900:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402904:	ldr	x17, [x16, #296]
  402908:	add	x16, x16, #0x128
  40290c:	br	x17

0000000000402910 <fclose@plt>:
  402910:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402914:	ldr	x17, [x16, #304]
  402918:	add	x16, x16, #0x130
  40291c:	br	x17

0000000000402920 <fopen@plt>:
  402920:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402924:	ldr	x17, [x16, #312]
  402928:	add	x16, x16, #0x138
  40292c:	br	x17

0000000000402930 <time@plt>:
  402930:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402934:	ldr	x17, [x16, #320]
  402938:	add	x16, x16, #0x140
  40293c:	br	x17

0000000000402940 <malloc@plt>:
  402940:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402944:	ldr	x17, [x16, #328]
  402948:	add	x16, x16, #0x148
  40294c:	br	x17

0000000000402950 <open@plt>:
  402950:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402954:	ldr	x17, [x16, #336]
  402958:	add	x16, x16, #0x150
  40295c:	br	x17

0000000000402960 <__strtol_internal@plt>:
  402960:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402964:	ldr	x17, [x16, #344]
  402968:	add	x16, x16, #0x158
  40296c:	br	x17

0000000000402970 <strncmp@plt>:
  402970:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402974:	ldr	x17, [x16, #352]
  402978:	add	x16, x16, #0x160
  40297c:	br	x17

0000000000402980 <bindtextdomain@plt>:
  402980:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402984:	ldr	x17, [x16, #360]
  402988:	add	x16, x16, #0x168
  40298c:	br	x17

0000000000402990 <__libc_start_main@plt>:
  402990:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402994:	ldr	x17, [x16, #368]
  402998:	add	x16, x16, #0x170
  40299c:	br	x17

00000000004029a0 <fgetc@plt>:
  4029a0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4029a4:	ldr	x17, [x16, #376]
  4029a8:	add	x16, x16, #0x178
  4029ac:	br	x17

00000000004029b0 <memset@plt>:
  4029b0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4029b4:	ldr	x17, [x16, #384]
  4029b8:	add	x16, x16, #0x180
  4029bc:	br	x17

00000000004029c0 <fdopen@plt>:
  4029c0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4029c4:	ldr	x17, [x16, #392]
  4029c8:	add	x16, x16, #0x188
  4029cc:	br	x17

00000000004029d0 <gettimeofday@plt>:
  4029d0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4029d4:	ldr	x17, [x16, #400]
  4029d8:	add	x16, x16, #0x190
  4029dc:	br	x17

00000000004029e0 <getpwnam@plt>:
  4029e0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4029e4:	ldr	x17, [x16, #408]
  4029e8:	add	x16, x16, #0x198
  4029ec:	br	x17

00000000004029f0 <gmtime_r@plt>:
  4029f0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  4029f4:	ldr	x17, [x16, #416]
  4029f8:	add	x16, x16, #0x1a0
  4029fc:	br	x17

0000000000402a00 <scols_new_table@plt>:
  402a00:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a04:	ldr	x17, [x16, #424]
  402a08:	add	x16, x16, #0x1a8
  402a0c:	br	x17

0000000000402a10 <scols_table_enable_export@plt>:
  402a10:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a14:	ldr	x17, [x16, #432]
  402a18:	add	x16, x16, #0x1b0
  402a1c:	br	x17

0000000000402a20 <tsearch@plt>:
  402a20:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a24:	ldr	x17, [x16, #440]
  402a28:	add	x16, x16, #0x1b8
  402a2c:	br	x17

0000000000402a30 <__strtoul_internal@plt>:
  402a30:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a34:	ldr	x17, [x16, #448]
  402a38:	add	x16, x16, #0x1c0
  402a3c:	br	x17

0000000000402a40 <getspnam@plt>:
  402a40:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a44:	ldr	x17, [x16, #456]
  402a48:	add	x16, x16, #0x1c8
  402a4c:	br	x17

0000000000402a50 <calloc@plt>:
  402a50:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a54:	ldr	x17, [x16, #464]
  402a58:	add	x16, x16, #0x1d0
  402a5c:	br	x17

0000000000402a60 <strcasecmp@plt>:
  402a60:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a64:	ldr	x17, [x16, #472]
  402a68:	add	x16, x16, #0x1d8
  402a6c:	br	x17

0000000000402a70 <readdir@plt>:
  402a70:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a74:	ldr	x17, [x16, #480]
  402a78:	add	x16, x16, #0x1e0
  402a7c:	br	x17

0000000000402a80 <realloc@plt>:
  402a80:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a84:	ldr	x17, [x16, #488]
  402a88:	add	x16, x16, #0x1e8
  402a8c:	br	x17

0000000000402a90 <lckpwdf@plt>:
  402a90:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402a94:	ldr	x17, [x16, #496]
  402a98:	add	x16, x16, #0x1f0
  402a9c:	br	x17

0000000000402aa0 <strdup@plt>:
  402aa0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402aa4:	ldr	x17, [x16, #504]
  402aa8:	add	x16, x16, #0x1f8
  402aac:	br	x17

0000000000402ab0 <scols_table_new_line@plt>:
  402ab0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ab4:	ldr	x17, [x16, #512]
  402ab8:	add	x16, x16, #0x200
  402abc:	br	x17

0000000000402ac0 <closedir@plt>:
  402ac0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ac4:	ldr	x17, [x16, #520]
  402ac8:	add	x16, x16, #0x208
  402acc:	br	x17

0000000000402ad0 <scols_unref_table@plt>:
  402ad0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ad4:	ldr	x17, [x16, #528]
  402ad8:	add	x16, x16, #0x210
  402adc:	br	x17

0000000000402ae0 <close@plt>:
  402ae0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ae4:	ldr	x17, [x16, #536]
  402ae8:	add	x16, x16, #0x218
  402aec:	br	x17

0000000000402af0 <__gmon_start__@plt>:
  402af0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402af4:	ldr	x17, [x16, #544]
  402af8:	add	x16, x16, #0x220
  402afc:	br	x17

0000000000402b00 <mktime@plt>:
  402b00:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b04:	ldr	x17, [x16, #552]
  402b08:	add	x16, x16, #0x228
  402b0c:	br	x17

0000000000402b10 <abort@plt>:
  402b10:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b14:	ldr	x17, [x16, #560]
  402b18:	add	x16, x16, #0x230
  402b1c:	br	x17

0000000000402b20 <access@plt>:
  402b20:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b24:	ldr	x17, [x16, #568]
  402b28:	add	x16, x16, #0x238
  402b2c:	br	x17

0000000000402b30 <tdestroy@plt>:
  402b30:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b34:	ldr	x17, [x16, #576]
  402b38:	add	x16, x16, #0x240
  402b3c:	br	x17

0000000000402b40 <textdomain@plt>:
  402b40:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b44:	ldr	x17, [x16, #584]
  402b48:	add	x16, x16, #0x248
  402b4c:	br	x17

0000000000402b50 <getopt_long@plt>:
  402b50:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b54:	ldr	x17, [x16, #592]
  402b58:	add	x16, x16, #0x250
  402b5c:	br	x17

0000000000402b60 <strcmp@plt>:
  402b60:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b64:	ldr	x17, [x16, #600]
  402b68:	add	x16, x16, #0x258
  402b6c:	br	x17

0000000000402b70 <getpwuid@plt>:
  402b70:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b74:	ldr	x17, [x16, #608]
  402b78:	add	x16, x16, #0x260
  402b7c:	br	x17

0000000000402b80 <warn@plt>:
  402b80:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b84:	ldr	x17, [x16, #616]
  402b88:	add	x16, x16, #0x268
  402b8c:	br	x17

0000000000402b90 <__ctype_b_loc@plt>:
  402b90:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402b94:	ldr	x17, [x16, #624]
  402b98:	add	x16, x16, #0x270
  402b9c:	br	x17

0000000000402ba0 <scols_line_get_cell@plt>:
  402ba0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ba4:	ldr	x17, [x16, #632]
  402ba8:	add	x16, x16, #0x278
  402bac:	br	x17

0000000000402bb0 <strtol@plt>:
  402bb0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402bb4:	ldr	x17, [x16, #640]
  402bb8:	add	x16, x16, #0x280
  402bbc:	br	x17

0000000000402bc0 <scols_table_next_column@plt>:
  402bc0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402bc4:	ldr	x17, [x16, #648]
  402bc8:	add	x16, x16, #0x288
  402bcc:	br	x17

0000000000402bd0 <utmpxname@plt>:
  402bd0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402bd4:	ldr	x17, [x16, #656]
  402bd8:	add	x16, x16, #0x290
  402bdc:	br	x17

0000000000402be0 <setreuid@plt>:
  402be0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402be4:	ldr	x17, [x16, #664]
  402be8:	add	x16, x16, #0x298
  402bec:	br	x17

0000000000402bf0 <scols_cell_get_data@plt>:
  402bf0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402bf4:	ldr	x17, [x16, #672]
  402bf8:	add	x16, x16, #0x2a0
  402bfc:	br	x17

0000000000402c00 <free@plt>:
  402c00:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c04:	ldr	x17, [x16, #680]
  402c08:	add	x16, x16, #0x2a8
  402c0c:	br	x17

0000000000402c10 <endutxent@plt>:
  402c10:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c14:	ldr	x17, [x16, #688]
  402c18:	add	x16, x16, #0x2b0
  402c1c:	br	x17

0000000000402c20 <getgrouplist@plt>:
  402c20:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c24:	ldr	x17, [x16, #696]
  402c28:	add	x16, x16, #0x2b8
  402c2c:	br	x17

0000000000402c30 <strncasecmp@plt>:
  402c30:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c34:	ldr	x17, [x16, #704]
  402c38:	add	x16, x16, #0x2c0
  402c3c:	br	x17

0000000000402c40 <nanosleep@plt>:
  402c40:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c44:	ldr	x17, [x16, #712]
  402c48:	add	x16, x16, #0x2c8
  402c4c:	br	x17

0000000000402c50 <vasprintf@plt>:
  402c50:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c54:	ldr	x17, [x16, #720]
  402c58:	add	x16, x16, #0x2d0
  402c5c:	br	x17

0000000000402c60 <setregid@plt>:
  402c60:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c64:	ldr	x17, [x16, #728]
  402c68:	add	x16, x16, #0x2d8
  402c6c:	br	x17

0000000000402c70 <strndup@plt>:
  402c70:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c74:	ldr	x17, [x16, #736]
  402c78:	add	x16, x16, #0x2e0
  402c7c:	br	x17

0000000000402c80 <strspn@plt>:
  402c80:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c84:	ldr	x17, [x16, #744]
  402c88:	add	x16, x16, #0x2e8
  402c8c:	br	x17

0000000000402c90 <strchr@plt>:
  402c90:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402c94:	ldr	x17, [x16, #752]
  402c98:	add	x16, x16, #0x2f0
  402c9c:	br	x17

0000000000402ca0 <fflush@plt>:
  402ca0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ca4:	ldr	x17, [x16, #760]
  402ca8:	add	x16, x16, #0x2f8
  402cac:	br	x17

0000000000402cb0 <scols_table_get_line@plt>:
  402cb0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402cb4:	ldr	x17, [x16, #768]
  402cb8:	add	x16, x16, #0x300
  402cbc:	br	x17

0000000000402cc0 <dirfd@plt>:
  402cc0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402cc4:	ldr	x17, [x16, #776]
  402cc8:	add	x16, x16, #0x308
  402ccc:	br	x17

0000000000402cd0 <scols_print_table@plt>:
  402cd0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402cd4:	ldr	x17, [x16, #784]
  402cd8:	add	x16, x16, #0x310
  402cdc:	br	x17

0000000000402ce0 <warnx@plt>:
  402ce0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402ce4:	ldr	x17, [x16, #792]
  402ce8:	add	x16, x16, #0x318
  402cec:	br	x17

0000000000402cf0 <read@plt>:
  402cf0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402cf4:	ldr	x17, [x16, #800]
  402cf8:	add	x16, x16, #0x320
  402cfc:	br	x17

0000000000402d00 <memchr@plt>:
  402d00:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d04:	ldr	x17, [x16, #808]
  402d08:	add	x16, x16, #0x328
  402d0c:	br	x17

0000000000402d10 <getpwent@plt>:
  402d10:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d14:	ldr	x17, [x16, #816]
  402d18:	add	x16, x16, #0x330
  402d1c:	br	x17

0000000000402d20 <scols_new_iter@plt>:
  402d20:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d24:	ldr	x17, [x16, #824]
  402d28:	add	x16, x16, #0x338
  402d2c:	br	x17

0000000000402d30 <strstr@plt>:
  402d30:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d34:	ldr	x17, [x16, #832]
  402d38:	add	x16, x16, #0x340
  402d3c:	br	x17

0000000000402d40 <dcgettext@plt>:
  402d40:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d44:	ldr	x17, [x16, #840]
  402d48:	add	x16, x16, #0x348
  402d4c:	br	x17

0000000000402d50 <__isoc99_sscanf@plt>:
  402d50:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d54:	ldr	x17, [x16, #848]
  402d58:	add	x16, x16, #0x350
  402d5c:	br	x17

0000000000402d60 <errx@plt>:
  402d60:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d64:	ldr	x17, [x16, #856]
  402d68:	add	x16, x16, #0x358
  402d6c:	br	x17

0000000000402d70 <strcspn@plt>:
  402d70:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d74:	ldr	x17, [x16, #864]
  402d78:	add	x16, x16, #0x360
  402d7c:	br	x17

0000000000402d80 <openat@plt>:
  402d80:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d84:	ldr	x17, [x16, #872]
  402d88:	add	x16, x16, #0x368
  402d8c:	br	x17

0000000000402d90 <printf@plt>:
  402d90:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402d94:	ldr	x17, [x16, #880]
  402d98:	add	x16, x16, #0x370
  402d9c:	br	x17

0000000000402da0 <__assert_fail@plt>:
  402da0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402da4:	ldr	x17, [x16, #888]
  402da8:	add	x16, x16, #0x378
  402dac:	br	x17

0000000000402db0 <__errno_location@plt>:
  402db0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402db4:	ldr	x17, [x16, #896]
  402db8:	add	x16, x16, #0x380
  402dbc:	br	x17

0000000000402dc0 <__xstat@plt>:
  402dc0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402dc4:	ldr	x17, [x16, #904]
  402dc8:	add	x16, x16, #0x388
  402dcc:	br	x17

0000000000402dd0 <getgrgid@plt>:
  402dd0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402dd4:	ldr	x17, [x16, #912]
  402dd8:	add	x16, x16, #0x390
  402ddc:	br	x17

0000000000402de0 <getutxent@plt>:
  402de0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402de4:	ldr	x17, [x16, #920]
  402de8:	add	x16, x16, #0x398
  402dec:	br	x17

0000000000402df0 <asctime_r@plt>:
  402df0:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402df4:	ldr	x17, [x16, #928]
  402df8:	add	x16, x16, #0x3a0
  402dfc:	br	x17

0000000000402e00 <fprintf@plt>:
  402e00:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e04:	ldr	x17, [x16, #936]
  402e08:	add	x16, x16, #0x3a8
  402e0c:	br	x17

0000000000402e10 <fgets@plt>:
  402e10:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e14:	ldr	x17, [x16, #944]
  402e18:	add	x16, x16, #0x3b0
  402e1c:	br	x17

0000000000402e20 <scols_init_debug@plt>:
  402e20:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e24:	ldr	x17, [x16, #952]
  402e28:	add	x16, x16, #0x3b8
  402e2c:	br	x17

0000000000402e30 <err@plt>:
  402e30:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e34:	ldr	x17, [x16, #960]
  402e38:	add	x16, x16, #0x3c0
  402e3c:	br	x17

0000000000402e40 <setlocale@plt>:
  402e40:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e44:	ldr	x17, [x16, #968]
  402e48:	add	x16, x16, #0x3c8
  402e4c:	br	x17

0000000000402e50 <__fxstatat@plt>:
  402e50:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e54:	ldr	x17, [x16, #976]
  402e58:	add	x16, x16, #0x3d0
  402e5c:	br	x17

0000000000402e60 <ferror@plt>:
  402e60:	adrp	x16, 41c000 <ferror@plt+0x191a0>
  402e64:	ldr	x17, [x16, #984]
  402e68:	add	x16, x16, #0x3d8
  402e6c:	br	x17

Disassembly of section .text:

0000000000402e70 <.text>:
  402e70:	mov	x29, #0x0                   	// #0
  402e74:	mov	x30, #0x0                   	// #0
  402e78:	mov	x5, x0
  402e7c:	ldr	x1, [sp]
  402e80:	add	x2, sp, #0x8
  402e84:	mov	x6, sp
  402e88:	movz	x0, #0x0, lsl #48
  402e8c:	movk	x0, #0x0, lsl #32
  402e90:	movk	x0, #0x40, lsl #16
  402e94:	movk	x0, #0x2f7c
  402e98:	movz	x3, #0x0, lsl #48
  402e9c:	movk	x3, #0x0, lsl #32
  402ea0:	movk	x3, #0x40, lsl #16
  402ea4:	movk	x3, #0x9290
  402ea8:	movz	x4, #0x0, lsl #48
  402eac:	movk	x4, #0x0, lsl #32
  402eb0:	movk	x4, #0x40, lsl #16
  402eb4:	movk	x4, #0x9310
  402eb8:	bl	402990 <__libc_start_main@plt>
  402ebc:	bl	402b10 <abort@plt>
  402ec0:	adrp	x0, 41b000 <ferror@plt+0x181a0>
  402ec4:	ldr	x0, [x0, #4064]
  402ec8:	cbz	x0, 402ed0 <ferror@plt+0x70>
  402ecc:	b	402af0 <__gmon_start__@plt>
  402ed0:	ret
  402ed4:	nop
  402ed8:	adrp	x0, 41c000 <ferror@plt+0x191a0>
  402edc:	add	x0, x0, #0x3f8
  402ee0:	adrp	x1, 41c000 <ferror@plt+0x191a0>
  402ee4:	add	x1, x1, #0x3f8
  402ee8:	cmp	x1, x0
  402eec:	b.eq	402f04 <ferror@plt+0xa4>  // b.none
  402ef0:	adrp	x1, 409000 <ferror@plt+0x61a0>
  402ef4:	ldr	x1, [x1, #840]
  402ef8:	cbz	x1, 402f04 <ferror@plt+0xa4>
  402efc:	mov	x16, x1
  402f00:	br	x16
  402f04:	ret
  402f08:	adrp	x0, 41c000 <ferror@plt+0x191a0>
  402f0c:	add	x0, x0, #0x3f8
  402f10:	adrp	x1, 41c000 <ferror@plt+0x191a0>
  402f14:	add	x1, x1, #0x3f8
  402f18:	sub	x1, x1, x0
  402f1c:	lsr	x2, x1, #63
  402f20:	add	x1, x2, x1, asr #3
  402f24:	cmp	xzr, x1, asr #1
  402f28:	asr	x1, x1, #1
  402f2c:	b.eq	402f44 <ferror@plt+0xe4>  // b.none
  402f30:	adrp	x2, 409000 <ferror@plt+0x61a0>
  402f34:	ldr	x2, [x2, #848]
  402f38:	cbz	x2, 402f44 <ferror@plt+0xe4>
  402f3c:	mov	x16, x2
  402f40:	br	x16
  402f44:	ret
  402f48:	stp	x29, x30, [sp, #-32]!
  402f4c:	mov	x29, sp
  402f50:	str	x19, [sp, #16]
  402f54:	adrp	x19, 41c000 <ferror@plt+0x191a0>
  402f58:	ldrb	w0, [x19, #1064]
  402f5c:	cbnz	w0, 402f6c <ferror@plt+0x10c>
  402f60:	bl	402ed8 <ferror@plt+0x78>
  402f64:	mov	w0, #0x1                   	// #1
  402f68:	strb	w0, [x19, #1064]
  402f6c:	ldr	x19, [sp, #16]
  402f70:	ldp	x29, x30, [sp], #32
  402f74:	ret
  402f78:	b	402f08 <ferror@plt+0xa8>
  402f7c:	sub	sp, sp, #0xa0
  402f80:	stp	x28, x27, [sp, #80]
  402f84:	stp	x26, x25, [sp, #96]
  402f88:	mov	x27, x1
  402f8c:	mov	w26, w0
  402f90:	mov	w0, #0x1                   	// #1
  402f94:	mov	w1, #0x68                  	// #104
  402f98:	stp	x29, x30, [sp, #64]
  402f9c:	stp	x24, x23, [sp, #112]
  402fa0:	stp	x22, x21, [sp, #128]
  402fa4:	stp	x20, x19, [sp, #144]
  402fa8:	add	x29, sp, #0x40
  402fac:	mov	w21, #0x1                   	// #1
  402fb0:	bl	402a50 <calloc@plt>
  402fb4:	cbz	x0, 404080 <ferror@plt+0x1220>
  402fb8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  402fbc:	mov	x19, x0
  402fc0:	add	x1, x1, #0x4db
  402fc4:	mov	w0, #0x6                   	// #6
  402fc8:	stp	xzr, xzr, [sp, #24]
  402fcc:	str	wzr, [sp, #48]
  402fd0:	str	xzr, [sp, #40]
  402fd4:	bl	402e40 <setlocale@plt>
  402fd8:	adrp	x20, 409000 <ferror@plt+0x61a0>
  402fdc:	add	x20, x20, #0xf9b
  402fe0:	adrp	x1, 409000 <ferror@plt+0x61a0>
  402fe4:	add	x1, x1, #0xfa6
  402fe8:	mov	x0, x20
  402fec:	bl	402980 <bindtextdomain@plt>
  402ff0:	mov	x0, x20
  402ff4:	bl	402b40 <textdomain@plt>
  402ff8:	adrp	x0, 404000 <ferror@plt+0x11a0>
  402ffc:	add	x0, x0, #0x66c
  403000:	bl	409318 <ferror@plt+0x64b8>
  403004:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403008:	ldr	x9, [x10, #1096]
  40300c:	str	w21, [x19, #80]
  403010:	add	x8, x9, #0x1
  403014:	cmp	x9, #0x36
  403018:	str	x8, [x10, #1096]
  40301c:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403020:	adrp	x24, 41c000 <ferror@plt+0x191a0>
  403024:	add	x24, x24, #0x440
  403028:	mov	w10, #0x1                   	// #1
  40302c:	add	x11, x9, #0x2
  403030:	cmp	x8, #0x36
  403034:	add	x9, x24, x9, lsl #2
  403038:	str	w10, [x9, #32]
  40303c:	str	x11, [x24, #8]
  403040:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403044:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403048:	adrp	x3, 409000 <ferror@plt+0x61a0>
  40304c:	add	x8, x24, x8, lsl #2
  403050:	add	x2, x2, #0xfb8
  403054:	add	x3, x3, #0x548
  403058:	mov	w0, w26
  40305c:	mov	x1, x27
  403060:	mov	x4, xzr
  403064:	str	wzr, [x8, #32]
  403068:	bl	402b50 <getopt_long@plt>
  40306c:	cmn	w0, #0x1
  403070:	b.eq	403614 <ferror@plt+0x7b4>  // b.none
  403074:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403078:	add	x8, x8, #0xed4
  40307c:	stp	x8, xzr, [sp, #8]
  403080:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403084:	adrp	x25, 409000 <ferror@plt+0x61a0>
  403088:	adrp	x23, 409000 <ferror@plt+0x61a0>
  40308c:	mov	x20, xzr
  403090:	mov	x21, xzr
  403094:	add	x8, x8, #0xee2
  403098:	add	x25, x25, #0x45e
  40309c:	add	x23, x23, #0x848
  4030a0:	add	x22, sp, #0x18
  4030a4:	str	x8, [sp]
  4030a8:	b	4030e0 <ferror@plt+0x280>
  4030ac:	mov	w8, #0x5                   	// #5
  4030b0:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  4030b4:	str	w8, [x9, #1088]
  4030b8:	adrp	x2, 409000 <ferror@plt+0x61a0>
  4030bc:	adrp	x3, 409000 <ferror@plt+0x61a0>
  4030c0:	add	x2, x2, #0xfb8
  4030c4:	add	x3, x3, #0x548
  4030c8:	mov	w0, w26
  4030cc:	mov	x1, x27
  4030d0:	mov	x4, xzr
  4030d4:	bl	402b50 <getopt_long@plt>
  4030d8:	cmn	w0, #0x1
  4030dc:	b.eq	403634 <ferror@plt+0x7d4>  // b.none
  4030e0:	subs	w8, w0, #0x47
  4030e4:	b.ge	40317c <ferror@plt+0x31c>  // b.tcont
  4030e8:	cmp	w8, #0x3e
  4030ec:	b.hi	403fa8 <ferror@plt+0x1148>  // b.pmore
  4030f0:	adr	x9, 4030ac <ferror@plt+0x24c>
  4030f4:	ldrh	w10, [x25, x8, lsl #1]
  4030f8:	add	x9, x9, x10, lsl #2
  4030fc:	br	x9
  403100:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403104:	ldr	x8, [x10, #1096]
  403108:	add	x9, x8, #0x1
  40310c:	cmp	x8, #0x36
  403110:	str	x9, [x10, #1096]
  403114:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403118:	add	x11, x24, x8, lsl #2
  40311c:	mov	w12, #0xb                   	// #11
  403120:	add	x10, x8, #0x2
  403124:	cmp	x9, #0x36
  403128:	str	w12, [x11, #32]
  40312c:	str	x10, [x24, #8]
  403130:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403134:	add	x11, x24, x9, lsl #2
  403138:	mov	w12, #0xa                   	// #10
  40313c:	add	x9, x8, #0x3
  403140:	cmp	x8, #0x34
  403144:	str	w12, [x11, #32]
  403148:	str	x9, [x24, #8]
  40314c:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403150:	add	x10, x24, x10, lsl #2
  403154:	mov	w11, #0xd                   	// #13
  403158:	add	x12, x8, #0x4
  40315c:	cmp	x8, #0x33
  403160:	str	w11, [x10, #32]
  403164:	str	x12, [x24, #8]
  403168:	b.eq	403fe4 <ferror@plt+0x1184>  // b.none
  40316c:	add	x8, x24, x9, lsl #2
  403170:	mov	w9, #0xc                   	// #12
  403174:	str	w9, [x8, #32]
  403178:	b	4030b8 <ferror@plt+0x258>
  40317c:	mov	x9, xzr
  403180:	mov	w10, #0x47                  	// #71
  403184:	mov	x28, x23
  403188:	cbz	w10, 4031c8 <ferror@plt+0x368>
  40318c:	cmp	w10, w0
  403190:	b.gt	4031c8 <ferror@plt+0x368>
  403194:	mov	w11, #0x4                   	// #4
  403198:	cmp	w10, w0
  40319c:	b.eq	4031b8 <ferror@plt+0x358>  // b.none
  4031a0:	ldr	w10, [x28, x11]
  4031a4:	cbz	w10, 4031c8 <ferror@plt+0x368>
  4031a8:	cmp	w10, w0
  4031ac:	add	x11, x11, #0x4
  4031b0:	b.le	403198 <ferror@plt+0x338>
  4031b4:	b	4031c8 <ferror@plt+0x368>
  4031b8:	ldr	w10, [x22, x9, lsl #2]
  4031bc:	cbz	w10, 4031e8 <ferror@plt+0x388>
  4031c0:	cmp	w10, w0
  4031c4:	b.ne	403de8 <ferror@plt+0xf88>  // b.any
  4031c8:	add	x9, x9, #0x1
  4031cc:	lsl	x10, x9, #6
  4031d0:	ldr	w10, [x23, x10]
  4031d4:	cbz	w10, 4030e8 <ferror@plt+0x288>
  4031d8:	cmp	w10, w0
  4031dc:	add	x28, x28, #0x40
  4031e0:	b.le	403188 <ferror@plt+0x328>
  4031e4:	b	4030e8 <ferror@plt+0x288>
  4031e8:	str	w0, [x22, x9, lsl #2]
  4031ec:	add	x9, x9, #0x1
  4031f0:	lsl	x10, x9, #6
  4031f4:	ldr	w10, [x23, x10]
  4031f8:	cbnz	w10, 4031d8 <ferror@plt+0x378>
  4031fc:	b	4030e8 <ferror@plt+0x288>
  403200:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403204:	ldr	x10, [x8, #1032]
  403208:	ldrb	w9, [x10]
  40320c:	cmp	w9, #0x3d
  403210:	b.ne	4035e8 <ferror@plt+0x788>  // b.any
  403214:	add	x10, x10, #0x1
  403218:	str	x10, [sp, #16]
  40321c:	str	x10, [x8, #1032]
  403220:	b	4030b8 <ferror@plt+0x258>
  403224:	adrp	x0, 409000 <ferror@plt+0x61a0>
  403228:	add	x0, x0, #0xfce
  40322c:	mov	w1, #0x65                  	// #101
  403230:	bl	405c10 <ferror@plt+0x2db0>
  403234:	str	w0, [x19, #52]
  403238:	adrp	x0, 409000 <ferror@plt+0x61a0>
  40323c:	add	x0, x0, #0xfda
  403240:	mov	w1, #0x3e7                 	// #999
  403244:	bl	405c10 <ferror@plt+0x2db0>
  403248:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  40324c:	ldr	w8, [x9, #1092]
  403250:	str	w0, [x19, #56]
  403254:	orr	w8, w8, #0x8
  403258:	str	w8, [x9, #1092]
  40325c:	b	4030b8 <ferror@plt+0x258>
  403260:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403264:	ldr	x8, [x10, #1096]
  403268:	add	x9, x8, #0x1
  40326c:	cmp	x8, #0x36
  403270:	str	x9, [x10, #1096]
  403274:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403278:	add	x11, x24, x8, lsl #2
  40327c:	mov	w12, #0xf                   	// #15
  403280:	add	x10, x8, #0x2
  403284:	cmp	x9, #0x36
  403288:	str	w12, [x11, #32]
  40328c:	str	x10, [x24, #8]
  403290:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403294:	add	x9, x24, x9, lsl #2
  403298:	mov	w11, #0x10                  	// #16
  40329c:	add	x12, x8, #0x3
  4032a0:	cmp	x8, #0x34
  4032a4:	str	w11, [x9, #32]
  4032a8:	str	x12, [x24, #8]
  4032ac:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  4032b0:	add	x8, x24, x10, lsl #2
  4032b4:	mov	w9, #0xe                   	// #14
  4032b8:	str	w9, [x8, #32]
  4032bc:	b	4030b8 <ferror@plt+0x258>
  4032c0:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  4032c4:	ldr	x8, [x10, #1096]
  4032c8:	add	x9, x8, #0x1
  4032cc:	cmp	x8, #0x36
  4032d0:	str	x9, [x10, #1096]
  4032d4:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  4032d8:	add	x8, x24, x8, lsl #2
  4032dc:	mov	w9, #0x19                  	// #25
  4032e0:	str	w9, [x8, #32]
  4032e4:	b	4030b8 <ferror@plt+0x258>
  4032e8:	mov	w8, #0x1                   	// #1
  4032ec:	b	4030b0 <ferror@plt+0x250>
  4032f0:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4032f4:	ldr	x8, [x8, #1032]
  4032f8:	str	x8, [sp]
  4032fc:	b	4030b8 <ferror@plt+0x258>
  403300:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403304:	ldr	x28, [x8, #1032]
  403308:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  40330c:	add	x0, x0, #0xc7d
  403310:	mov	x1, x28
  403314:	bl	402b60 <strcmp@plt>
  403318:	cbz	w0, 4035f0 <ferror@plt+0x790>
  40331c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  403320:	add	x0, x0, #0xc81
  403324:	mov	x1, x28
  403328:	bl	402b60 <strcmp@plt>
  40332c:	cbz	w0, 4035f8 <ferror@plt+0x798>
  403330:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  403334:	add	x0, x0, #0xc86
  403338:	mov	x1, x28
  40333c:	bl	402b60 <strcmp@plt>
  403340:	cbnz	w0, 40405c <ferror@plt+0x11fc>
  403344:	mov	w8, #0x2                   	// #2
  403348:	b	4035fc <ferror@plt+0x79c>
  40334c:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403350:	ldr	q0, [x8, #864]
  403354:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403358:	ldr	q1, [x8, #880]
  40335c:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403360:	ldr	q2, [x8, #896]
  403364:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403368:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  40336c:	ldr	q3, [x8, #912]
  403370:	add	x9, x9, #0x448
  403374:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403378:	stur	q0, [x9, #24]
  40337c:	ldr	q0, [x8, #928]
  403380:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403384:	stur	q1, [x9, #40]
  403388:	ldr	q1, [x8, #944]
  40338c:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403390:	stur	q0, [x9, #88]
  403394:	ldr	d0, [x8, #976]
  403398:	mov	w8, #0x1a                  	// #26
  40339c:	str	w8, [x9, #128]
  4033a0:	mov	w8, #0x1b                  	// #27
  4033a4:	stur	q2, [x9, #56]
  4033a8:	stur	q3, [x9, #72]
  4033ac:	stur	q1, [x9, #104]
  4033b0:	str	d0, [x9, #120]
  4033b4:	str	x8, [x9]
  4033b8:	b	4030b8 <ferror@plt+0x258>
  4033bc:	mov	w8, #0x2                   	// #2
  4033c0:	b	4030b0 <ferror@plt+0x250>
  4033c4:	ldrb	w8, [x19, #96]
  4033c8:	orr	w8, w8, #0x10
  4033cc:	strb	w8, [x19, #96]
  4033d0:	b	4030b8 <ferror@plt+0x258>
  4033d4:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  4033d8:	ldr	x8, [x10, #1096]
  4033dc:	add	x9, x8, #0x1
  4033e0:	cmp	x8, #0x36
  4033e4:	str	x9, [x10, #1096]
  4033e8:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  4033ec:	add	x11, x24, x8, lsl #2
  4033f0:	mov	w12, #0x14                  	// #20
  4033f4:	add	x10, x8, #0x2
  4033f8:	cmp	x9, #0x36
  4033fc:	str	w12, [x11, #32]
  403400:	str	x10, [x24, #8]
  403404:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403408:	add	x11, x24, x9, lsl #2
  40340c:	mov	w12, #0x16                  	// #22
  403410:	add	x9, x8, #0x3
  403414:	cmp	x8, #0x34
  403418:	str	w12, [x11, #32]
  40341c:	str	x9, [x24, #8]
  403420:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403424:	add	x11, x24, x10, lsl #2
  403428:	mov	w12, #0x17                  	// #23
  40342c:	add	x10, x8, #0x4
  403430:	cmp	x8, #0x33
  403434:	str	w12, [x11, #32]
  403438:	str	x10, [x24, #8]
  40343c:	b.eq	403fe4 <ferror@plt+0x1184>  // b.none
  403440:	add	x9, x24, x9, lsl #2
  403444:	mov	w11, #0x15                  	// #21
  403448:	add	x12, x8, #0x5
  40344c:	cmp	x8, #0x32
  403450:	str	w11, [x9, #32]
  403454:	str	x12, [x24, #8]
  403458:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  40345c:	add	x8, x24, x10, lsl #2
  403460:	mov	w9, #0x18                  	// #24
  403464:	str	w9, [x8, #32]
  403468:	b	4030b8 <ferror@plt+0x258>
  40346c:	mov	w8, #0x3                   	// #3
  403470:	b	4030b0 <ferror@plt+0x250>
  403474:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403478:	ldr	x9, [x10, #1096]
  40347c:	add	x8, x9, #0x1
  403480:	cmp	x9, #0x36
  403484:	str	x8, [x10, #1096]
  403488:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  40348c:	add	x10, x24, x9, lsl #2
  403490:	mov	w11, #0x11                  	// #17
  403494:	add	x9, x9, #0x2
  403498:	cmp	x8, #0x36
  40349c:	str	w11, [x10, #32]
  4034a0:	str	x9, [x24, #8]
  4034a4:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  4034a8:	add	x8, x24, x8, lsl #2
  4034ac:	mov	w9, #0x12                  	// #18
  4034b0:	str	w9, [x8, #32]
  4034b4:	b	4030b8 <ferror@plt+0x258>
  4034b8:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4034bc:	ldr	x20, [x8, #1032]
  4034c0:	b	4030b8 <ferror@plt+0x258>
  4034c4:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  4034c8:	ldr	x8, [x10, #1096]
  4034cc:	add	x9, x8, #0x1
  4034d0:	cmp	x8, #0x36
  4034d4:	str	x9, [x10, #1096]
  4034d8:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  4034dc:	add	x11, x24, x8, lsl #2
  4034e0:	mov	w12, #0x7                   	// #7
  4034e4:	add	x10, x8, #0x2
  4034e8:	cmp	x9, #0x36
  4034ec:	str	w12, [x11, #32]
  4034f0:	str	x10, [x24, #8]
  4034f4:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  4034f8:	add	x11, x24, x9, lsl #2
  4034fc:	mov	w12, #0x6                   	// #6
  403500:	add	x9, x8, #0x3
  403504:	cmp	x8, #0x34
  403508:	str	w12, [x11, #32]
  40350c:	str	x9, [x24, #8]
  403510:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  403514:	add	x11, x24, x10, lsl #2
  403518:	mov	w12, #0x8                   	// #8
  40351c:	add	x10, x8, #0x4
  403520:	cmp	x8, #0x33
  403524:	str	w12, [x11, #32]
  403528:	str	x10, [x24, #8]
  40352c:	b.eq	403fe4 <ferror@plt+0x1184>  // b.none
  403530:	add	x11, x24, x9, lsl #2
  403534:	mov	w12, #0x5                   	// #5
  403538:	add	x9, x8, #0x5
  40353c:	cmp	x8, #0x32
  403540:	str	w12, [x11, #32]
  403544:	str	x9, [x24, #8]
  403548:	b.cs	403fe4 <ferror@plt+0x1184>  // b.hs, b.nlast
  40354c:	add	x10, x24, x10, lsl #2
  403550:	mov	w11, #0x13                  	// #19
  403554:	add	x12, x8, #0x6
  403558:	cmp	x8, #0x31
  40355c:	str	w11, [x10, #32]
  403560:	str	x12, [x24, #8]
  403564:	b.eq	403fe4 <ferror@plt+0x1184>  // b.none
  403568:	add	x8, x24, x9, lsl #2
  40356c:	mov	w9, #0x9                   	// #9
  403570:	str	w9, [x8, #32]
  403574:	b	4030b8 <ferror@plt+0x258>
  403578:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  40357c:	ldr	x21, [x8, #1032]
  403580:	b	4030b8 <ferror@plt+0x258>
  403584:	adrp	x0, 409000 <ferror@plt+0x61a0>
  403588:	add	x0, x0, #0xfd2
  40358c:	mov	w1, #0x3e8                 	// #1000
  403590:	bl	405c10 <ferror@plt+0x2db0>
  403594:	str	w0, [x19, #44]
  403598:	adrp	x0, 409000 <ferror@plt+0x61a0>
  40359c:	add	x0, x0, #0xfde
  4035a0:	mov	w1, #0xea60                	// #60000
  4035a4:	bl	405c10 <ferror@plt+0x2db0>
  4035a8:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  4035ac:	ldr	w8, [x9, #1092]
  4035b0:	str	w0, [x19, #48]
  4035b4:	orr	w8, w8, #0x10
  4035b8:	str	w8, [x9, #1092]
  4035bc:	b	4030b8 <ferror@plt+0x258>
  4035c0:	ldrb	w8, [x19, #96]
  4035c4:	orr	w8, w8, #0x8
  4035c8:	strb	w8, [x19, #96]
  4035cc:	b	4030b8 <ferror@plt+0x258>
  4035d0:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4035d4:	ldr	x8, [x8, #1032]
  4035d8:	str	x8, [sp, #8]
  4035dc:	b	4030b8 <ferror@plt+0x258>
  4035e0:	mov	w8, #0x4                   	// #4
  4035e4:	b	4030b0 <ferror@plt+0x250>
  4035e8:	str	x10, [sp, #16]
  4035ec:	b	4030b8 <ferror@plt+0x258>
  4035f0:	mov	x8, xzr
  4035f4:	b	4035fc <ferror@plt+0x79c>
  4035f8:	mov	w8, #0x1                   	// #1
  4035fc:	adrp	x9, 409000 <ferror@plt+0x61a0>
  403600:	add	x9, x9, #0xe40
  403604:	add	x8, x9, x8, lsl #4
  403608:	ldr	w8, [x8, #8]
  40360c:	str	w8, [x19, #80]
  403610:	b	4030b8 <ferror@plt+0x258>
  403614:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403618:	add	x8, x8, #0xee2
  40361c:	str	x8, [sp]
  403620:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403624:	add	x8, x8, #0xed4
  403628:	mov	x21, xzr
  40362c:	mov	x20, xzr
  403630:	stp	x8, xzr, [sp, #8]
  403634:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403638:	ldrsw	x8, [x8, #1040]
  40363c:	sub	w9, w26, w8
  403640:	cmp	w9, #0x1
  403644:	b.ne	40367c <ferror@plt+0x81c>  // b.any
  403648:	ldr	x21, [x27, x8, lsl #3]
  40364c:	mov	w1, #0x2c                  	// #44
  403650:	mov	x0, x21
  403654:	bl	402c90 <strchr@plt>
  403658:	cbnz	x0, 404094 <ferror@plt+0x1234>
  40365c:	ldrb	w8, [x19, #96]
  403660:	mov	w9, #0x6                   	// #6
  403664:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403668:	str	w9, [x10, #1088]
  40366c:	orr	w8, w8, #0x2
  403670:	strb	w8, [x19, #96]
  403674:	adrp	x27, 41c000 <ferror@plt+0x191a0>
  403678:	b	403688 <ferror@plt+0x828>
  40367c:	cmp	w8, w26
  403680:	adrp	x27, 41c000 <ferror@plt+0x191a0>
  403684:	b.ne	404094 <ferror@plt+0x1234>  // b.any
  403688:	mov	w0, wzr
  40368c:	bl	402e20 <scols_init_debug@plt>
  403690:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403694:	ldr	w8, [x10, #1092]
  403698:	mvn	w9, w8
  40369c:	tst	w9, #0x18
  4036a0:	b.ne	4036ac <ferror@plt+0x84c>  // b.any
  4036a4:	and	w8, w8, #0xffffffe7
  4036a8:	str	w8, [x10, #1092]
  4036ac:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4036b0:	ldr	w8, [x8, #1088]
  4036b4:	ldr	x0, [sp, #16]
  4036b8:	cmp	w8, #0x6
  4036bc:	b.ne	403730 <ferror@plt+0x8d0>  // b.any
  4036c0:	adrp	x8, 409000 <ferror@plt+0x61a0>
  4036c4:	ldr	q0, [x8, #864]
  4036c8:	adrp	x8, 409000 <ferror@plt+0x61a0>
  4036cc:	ldr	q1, [x8, #880]
  4036d0:	adrp	x8, 409000 <ferror@plt+0x61a0>
  4036d4:	ldr	q2, [x8, #896]
  4036d8:	adrp	x8, 409000 <ferror@plt+0x61a0>
  4036dc:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  4036e0:	ldr	q3, [x8, #912]
  4036e4:	add	x10, x10, #0x448
  4036e8:	adrp	x8, 409000 <ferror@plt+0x61a0>
  4036ec:	stur	q0, [x10, #24]
  4036f0:	ldr	q0, [x8, #928]
  4036f4:	adrp	x8, 409000 <ferror@plt+0x61a0>
  4036f8:	stur	q1, [x10, #40]
  4036fc:	ldr	q1, [x8, #944]
  403700:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403704:	stur	q0, [x10, #88]
  403708:	ldr	d0, [x8, #976]
  40370c:	mov	w9, #0x1a                  	// #26
  403710:	mov	w8, #0x1b                  	// #27
  403714:	stur	q2, [x10, #56]
  403718:	stur	q3, [x10, #72]
  40371c:	stur	q1, [x10, #104]
  403720:	str	w9, [x10, #128]
  403724:	str	d0, [x10, #120]
  403728:	str	x8, [x10]
  40372c:	b	403760 <ferror@plt+0x900>
  403730:	ldr	x8, [x27, #1096]
  403734:	cmp	x8, #0x2
  403738:	b.ne	403760 <ferror@plt+0x900>  // b.any
  40373c:	adrp	x8, 409000 <ferror@plt+0x61a0>
  403740:	ldr	q0, [x8, #960]
  403744:	adrp	x10, 41c000 <ferror@plt+0x191a0>
  403748:	mov	w8, #0x7                   	// #7
  40374c:	mov	w9, #0x2                   	// #2
  403750:	add	x10, x10, #0x448
  403754:	str	x8, [x10]
  403758:	str	q0, [x10, #32]
  40375c:	str	w9, [x10, #48]
  403760:	cbz	x0, 403788 <ferror@plt+0x928>
  403764:	adrp	x3, 41c000 <ferror@plt+0x191a0>
  403768:	add	x3, x3, #0x448
  40376c:	adrp	x4, 404000 <ferror@plt+0x11a0>
  403770:	add	x1, x3, #0x18
  403774:	add	x4, x4, #0x534
  403778:	mov	w2, #0x36                  	// #54
  40377c:	bl	4073bc <ferror@plt+0x455c>
  403780:	tbnz	w0, #31, 403808 <ferror@plt+0x9a8>
  403784:	ldr	x8, [x27, #1096]
  403788:	cbz	x8, 403834 <ferror@plt+0x9d4>
  40378c:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  403790:	add	x9, x9, #0x460
  403794:	ldr	w10, [x9]
  403798:	sub	w10, w10, #0xe
  40379c:	cmp	w10, #0x2
  4037a0:	b.ls	4037b4 <ferror@plt+0x954>  // b.plast
  4037a4:	subs	x8, x8, #0x1
  4037a8:	add	x9, x9, #0x4
  4037ac:	b.ne	403794 <ferror@plt+0x934>  // b.any
  4037b0:	b	4037d8 <ferror@plt+0x978>
  4037b4:	ldr	x0, [sp, #8]
  4037b8:	add	x1, x19, #0x8
  4037bc:	mov	x2, x19
  4037c0:	bl	40477c <ferror@plt+0x191c>
  4037c4:	tbz	w0, #31, 4037d8 <ferror@plt+0x978>
  4037c8:	bl	402db0 <__errno_location@plt>
  4037cc:	ldr	w8, [x0]
  4037d0:	cmp	w8, #0xd
  4037d4:	b.ne	404118 <ferror@plt+0x12b8>  // b.any
  4037d8:	ldr	x8, [x27, #1096]
  4037dc:	cbz	x8, 403834 <ferror@plt+0x9d4>
  4037e0:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  4037e4:	add	x9, x9, #0x460
  4037e8:	ldr	w10, [x9]
  4037ec:	sub	w10, w10, #0x11
  4037f0:	cmp	w10, #0x1
  4037f4:	b.ls	403810 <ferror@plt+0x9b0>  // b.plast
  4037f8:	subs	x8, x8, #0x1
  4037fc:	add	x9, x9, #0x4
  403800:	b.ne	4037e8 <ferror@plt+0x988>  // b.any
  403804:	b	403834 <ferror@plt+0x9d4>
  403808:	mov	w0, #0x1                   	// #1
  40380c:	b	403d38 <ferror@plt+0xed8>
  403810:	ldr	x0, [sp]
  403814:	add	x1, x19, #0x18
  403818:	add	x2, x19, #0x10
  40381c:	bl	40477c <ferror@plt+0x191c>
  403820:	tbz	w0, #31, 403834 <ferror@plt+0x9d4>
  403824:	bl	402db0 <__errno_location@plt>
  403828:	ldr	w8, [x0]
  40382c:	cmp	w8, #0xd
  403830:	b.ne	40412c <ferror@plt+0x12cc>  // b.any
  403834:	orr	x8, x20, x21
  403838:	cbz	x8, 403a30 <ferror@plt+0xbd0>
  40383c:	mov	w8, #0x20                  	// #32
  403840:	mov	w0, #0x1                   	// #1
  403844:	mov	w1, #0x100                 	// #256
  403848:	str	x8, [x19, #72]
  40384c:	bl	402a50 <calloc@plt>
  403850:	cbz	x0, 404104 <ferror@plt+0x12a4>
  403854:	str	x0, [x19, #64]
  403858:	cbz	x21, 403920 <ferror@plt+0xac0>
  40385c:	adrp	x22, 40a000 <ferror@plt+0x71a0>
  403860:	mov	x25, xzr
  403864:	add	x22, x22, #0xe68
  403868:	mov	x23, x25
  40386c:	mov	x0, x21
  403870:	mov	x1, x22
  403874:	bl	4026e0 <strtok@plt>
  403878:	cbz	x0, 40390c <ferror@plt+0xaac>
  40387c:	ldrb	w8, [x0]
  403880:	mov	x21, x0
  403884:	cbz	w8, 4038b8 <ferror@plt+0xa58>
  403888:	sub	x1, x29, #0x8
  40388c:	mov	x0, x21
  403890:	mov	w2, wzr
  403894:	bl	4026f0 <strtoul@plt>
  403898:	ldur	x8, [x29, #-8]
  40389c:	ldrb	w8, [x8]
  4038a0:	cbnz	w8, 4038b8 <ferror@plt+0xa58>
  4038a4:	bl	402b70 <getpwuid@plt>
  4038a8:	mov	x21, xzr
  4038ac:	cbz	x0, 40386c <ferror@plt+0xa0c>
  4038b0:	ldr	x21, [x0]
  4038b4:	cbz	x21, 4040d0 <ferror@plt+0x1270>
  4038b8:	mov	x0, x21
  4038bc:	bl	402aa0 <strdup@plt>
  4038c0:	cbz	x0, 404038 <ferror@plt+0x11d8>
  4038c4:	ldr	x8, [x19, #64]
  4038c8:	add	x25, x23, #0x1
  4038cc:	mov	x21, xzr
  4038d0:	str	x0, [x8, x23, lsl #3]
  4038d4:	ldr	x8, [x19, #72]
  4038d8:	cmp	x25, x8
  4038dc:	b.ne	403868 <ferror@plt+0xa08>  // b.any
  4038e0:	ldr	x0, [x19, #64]
  4038e4:	add	x8, x23, #0x21
  4038e8:	lsl	x21, x8, #3
  4038ec:	mov	x1, x21
  4038f0:	str	x8, [x19, #72]
  4038f4:	bl	402a80 <realloc@plt>
  4038f8:	cbz	x21, 403900 <ferror@plt+0xaa0>
  4038fc:	cbz	x0, 4040f0 <ferror@plt+0x1290>
  403900:	mov	x21, xzr
  403904:	str	x0, [x19, #64]
  403908:	b	403868 <ferror@plt+0xa08>
  40390c:	ldrb	w8, [x19, #96]
  403910:	orr	w8, w8, #0x4
  403914:	strb	w8, [x19, #96]
  403918:	cbnz	x20, 403928 <ferror@plt+0xac8>
  40391c:	b	403a2c <ferror@plt+0xbcc>
  403920:	mov	x23, xzr
  403924:	cbz	x20, 403a2c <ferror@plt+0xbcc>
  403928:	adrp	x21, 40a000 <ferror@plt+0x71a0>
  40392c:	add	x21, x21, #0xe68
  403930:	mov	x0, x20
  403934:	mov	x1, x21
  403938:	bl	4026e0 <strtok@plt>
  40393c:	cbz	x0, 403a20 <ferror@plt+0xbc0>
  403940:	ldrb	w8, [x0]
  403944:	mov	x20, x0
  403948:	cbz	w8, 403968 <ferror@plt+0xb08>
  40394c:	sub	x1, x29, #0x8
  403950:	mov	x0, x20
  403954:	mov	w2, wzr
  403958:	bl	4026f0 <strtoul@plt>
  40395c:	ldur	x8, [x29, #-8]
  403960:	ldrb	w8, [x8]
  403964:	cbz	w8, 403980 <ferror@plt+0xb20>
  403968:	mov	x0, x20
  40396c:	bl	402820 <getgrnam@plt>
  403970:	mov	x22, x0
  403974:	mov	x20, xzr
  403978:	cbz	x0, 403930 <ferror@plt+0xad0>
  40397c:	b	403990 <ferror@plt+0xb30>
  403980:	bl	402dd0 <getgrgid@plt>
  403984:	mov	x22, x0
  403988:	mov	x20, xzr
  40398c:	cbz	x0, 403930 <ferror@plt+0xad0>
  403990:	ldr	x8, [x22, #24]
  403994:	mov	x20, xzr
  403998:	ldr	x0, [x8]
  40399c:	cbz	x0, 403930 <ferror@plt+0xad0>
  4039a0:	lsl	x26, x23, #3
  4039a4:	mov	x25, xzr
  4039a8:	add	x20, x26, #0x108
  4039ac:	b	4039cc <ferror@plt+0xb6c>
  4039b0:	str	x0, [x19, #64]
  4039b4:	ldr	x8, [x22, #24]
  4039b8:	add	x20, x20, #0x8
  4039bc:	add	x8, x8, x25, lsl #3
  4039c0:	ldr	x0, [x8, #8]
  4039c4:	add	x25, x25, #0x1
  4039c8:	cbz	x0, 403a14 <ferror@plt+0xbb4>
  4039cc:	bl	402aa0 <strdup@plt>
  4039d0:	cbz	x0, 404038 <ferror@plt+0x11d8>
  4039d4:	ldr	x8, [x19, #64]
  4039d8:	add	x8, x8, x26
  4039dc:	str	x0, [x8, x25, lsl #3]
  4039e0:	ldr	x9, [x19, #72]
  4039e4:	add	x8, x23, x25
  4039e8:	add	x10, x8, #0x1
  4039ec:	cmp	x10, x9
  4039f0:	b.ne	4039b4 <ferror@plt+0xb54>  // b.any
  4039f4:	ldr	x0, [x19, #64]
  4039f8:	add	x8, x8, #0x21
  4039fc:	mov	x1, x20
  403a00:	str	x8, [x19, #72]
  403a04:	bl	402a80 <realloc@plt>
  403a08:	cbz	x20, 4039b0 <ferror@plt+0xb50>
  403a0c:	cbnz	x0, 4039b0 <ferror@plt+0xb50>
  403a10:	b	404048 <ferror@plt+0x11e8>
  403a14:	mov	x20, xzr
  403a18:	add	x23, x23, x25
  403a1c:	b	403930 <ferror@plt+0xad0>
  403a20:	ldrb	w8, [x19, #96]
  403a24:	orr	w8, w8, #0x4
  403a28:	strb	w8, [x19, #96]
  403a2c:	str	x23, [x19, #72]
  403a30:	ldrb	w8, [x19, #96]
  403a34:	tbnz	w8, #2, 403a80 <ferror@plt+0xc20>
  403a38:	bl	402db0 <__errno_location@plt>
  403a3c:	adrp	x22, 404000 <ferror@plt+0x11a0>
  403a40:	mov	x20, x0
  403a44:	add	x21, x19, #0x20
  403a48:	add	x22, x22, #0x89c
  403a4c:	b	403a5c <ferror@plt+0xbfc>
  403a50:	mov	x1, x21
  403a54:	mov	x2, x22
  403a58:	bl	402a20 <tsearch@plt>
  403a5c:	str	wzr, [x20]
  403a60:	mov	x0, x19
  403a64:	mov	x1, xzr
  403a68:	bl	4048b4 <ferror@plt+0x1a54>
  403a6c:	cbnz	x0, 403a50 <ferror@plt+0xbf0>
  403a70:	ldr	w8, [x20]
  403a74:	cmp	w8, #0xb
  403a78:	b.eq	403a60 <ferror@plt+0xc00>  // b.none
  403a7c:	b	403b24 <ferror@plt+0xcc4>
  403a80:	ldr	x8, [x19, #72]
  403a84:	cbz	x8, 403b24 <ferror@plt+0xcc4>
  403a88:	adrp	x25, 409000 <ferror@plt+0x61a0>
  403a8c:	adrp	x21, 404000 <ferror@plt+0x11a0>
  403a90:	mov	x23, xzr
  403a94:	add	x20, x19, #0x20
  403a98:	add	x25, x25, #0xea8
  403a9c:	add	x21, x21, #0x89c
  403aa0:	b	403ab4 <ferror@plt+0xc54>
  403aa4:	ldr	x8, [x19, #72]
  403aa8:	add	x23, x23, #0x1
  403aac:	cmp	x23, x8
  403ab0:	b.cs	403b24 <ferror@plt+0xcc4>  // b.hs, b.nlast
  403ab4:	ldr	x8, [x19, #64]
  403ab8:	mov	x0, x19
  403abc:	ldr	x1, [x8, x23, lsl #3]
  403ac0:	bl	4048b4 <ferror@plt+0x1a54>
  403ac4:	mov	x22, x0
  403ac8:	cbz	x0, 403ad8 <ferror@plt+0xc78>
  403acc:	mov	w8, wzr
  403ad0:	cbz	x22, 403b00 <ferror@plt+0xca0>
  403ad4:	b	403b08 <ferror@plt+0xca8>
  403ad8:	bl	402db0 <__errno_location@plt>
  403adc:	ldr	w8, [x0]
  403ae0:	sub	w8, w8, #0x1
  403ae4:	cmp	w8, #0xa
  403ae8:	b.hi	403af8 <ferror@plt+0xc98>  // b.pmore
  403aec:	ldr	w8, [x25, w8, sxtw #2]
  403af0:	cbz	x22, 403b00 <ferror@plt+0xca0>
  403af4:	b	403b08 <ferror@plt+0xca8>
  403af8:	mov	w8, #0xffffffff            	// #-1
  403afc:	cbnz	x22, 403b08 <ferror@plt+0xca8>
  403b00:	ldrb	w9, [x19, #96]
  403b04:	tbnz	w9, #1, 403b90 <ferror@plt+0xd30>
  403b08:	cbz	x22, 403aa4 <ferror@plt+0xc44>
  403b0c:	cbnz	w8, 403aa4 <ferror@plt+0xc44>
  403b10:	mov	x0, x22
  403b14:	mov	x1, x20
  403b18:	mov	x2, x21
  403b1c:	bl	402a20 <tsearch@plt>
  403b20:	b	403aa4 <ferror@plt+0xc44>
  403b24:	bl	402a00 <scols_new_table@plt>
  403b28:	cbz	x0, 4040b4 <ferror@plt+0x1254>
  403b2c:	ldrb	w8, [x19, #96]
  403b30:	mov	x20, x0
  403b34:	tbz	w8, #3, 403b44 <ferror@plt+0xce4>
  403b38:	mov	w1, #0x1                   	// #1
  403b3c:	mov	x0, x20
  403b40:	bl	4027c0 <scols_table_enable_noheadings@plt>
  403b44:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403b48:	ldr	w8, [x8, #1088]
  403b4c:	sub	w8, w8, #0x1
  403b50:	cmp	w8, #0x5
  403b54:	b.hi	403c04 <ferror@plt+0xda4>  // b.pmore
  403b58:	adrp	x9, 409000 <ferror@plt+0x61a0>
  403b5c:	add	x9, x9, #0x4dc
  403b60:	adr	x10, 403b70 <ferror@plt+0xd10>
  403b64:	ldrb	w11, [x9, x8]
  403b68:	add	x10, x10, x11, lsl #2
  403b6c:	br	x10
  403b70:	mov	w1, #0x1                   	// #1
  403b74:	mov	x0, x20
  403b78:	bl	4028a0 <scols_table_enable_raw@plt>
  403b7c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403b80:	add	x1, x1, #0xe1
  403b84:	mov	x0, x20
  403b88:	bl	4028c0 <scols_table_set_column_separator@plt>
  403b8c:	b	403c04 <ferror@plt+0xda4>
  403b90:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403b94:	add	x1, x1, #0xd02
  403b98:	mov	w2, #0x5                   	// #5
  403b9c:	mov	x0, xzr
  403ba0:	bl	402d40 <dcgettext@plt>
  403ba4:	ldr	x8, [x19, #64]
  403ba8:	ldr	x1, [x8, x23, lsl #3]
  403bac:	bl	402ce0 <warnx@plt>
  403bb0:	mov	w0, #0x1                   	// #1
  403bb4:	b	403d38 <ferror@plt+0xed8>
  403bb8:	adrp	x1, 409000 <ferror@plt+0x61a0>
  403bbc:	add	x1, x1, #0xe70
  403bc0:	mov	x0, x20
  403bc4:	bl	4028b0 <scols_table_set_line_separator@plt>
  403bc8:	mov	w1, #0x1                   	// #1
  403bcc:	mov	x0, x20
  403bd0:	bl	4028a0 <scols_table_enable_raw@plt>
  403bd4:	b	403c04 <ferror@plt+0xda4>
  403bd8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403bdc:	add	x1, x1, #0x4da
  403be0:	mov	x0, x20
  403be4:	bl	4028c0 <scols_table_set_column_separator@plt>
  403be8:	mov	w1, #0x1                   	// #1
  403bec:	mov	x0, x20
  403bf0:	bl	402a10 <scols_table_enable_export@plt>
  403bf4:	b	403c04 <ferror@plt+0xda4>
  403bf8:	mov	w1, #0x1                   	// #1
  403bfc:	mov	x0, x20
  403c00:	bl	4027c0 <scols_table_enable_noheadings@plt>
  403c04:	adrp	x28, 409000 <ferror@plt+0x61a0>
  403c08:	mov	x21, xzr
  403c0c:	mov	w22, #0x28                  	// #40
  403c10:	add	x28, x28, #0xa08
  403c14:	ldr	x8, [x27, #1096]
  403c18:	cmp	x21, x8
  403c1c:	b.cs	403c6c <ferror@plt+0xe0c>  // b.hs, b.nlast
  403c20:	add	x8, x24, x21, lsl #2
  403c24:	ldrsw	x8, [x8, #32]
  403c28:	ldrb	w10, [x19, #96]
  403c2c:	mov	x0, x20
  403c30:	madd	x8, x8, x22, x28
  403c34:	ldr	w9, [x8, #32]
  403c38:	ldr	x1, [x8]
  403c3c:	ldr	d0, [x8, #24]
  403c40:	tst	w10, #0x10
  403c44:	and	w8, w9, #0xfffffffe
  403c48:	csel	w2, w9, w8, eq  // eq = none
  403c4c:	bl	4027d0 <scols_table_new_column@plt>
  403c50:	add	x21, x21, #0x1
  403c54:	cbnz	x0, 403c14 <ferror@plt+0xdb4>
  403c58:	mov	x0, x20
  403c5c:	bl	402ad0 <scols_unref_table@plt>
  403c60:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403c64:	str	xzr, [x8, #1104]
  403c68:	b	403cd4 <ferror@plt+0xe74>
  403c6c:	ldr	x0, [x19, #32]
  403c70:	adrp	x1, 405000 <ferror@plt+0x21a0>
  403c74:	add	x1, x1, #0x42c
  403c78:	str	x20, [x24, #16]
  403c7c:	bl	402770 <twalk@plt>
  403c80:	ldr	w8, [x24]
  403c84:	ldr	x20, [x24, #16]
  403c88:	cmp	w8, #0x6
  403c8c:	b.ne	403ccc <ferror@plt+0xe6c>  // b.any
  403c90:	mov	w0, wzr
  403c94:	bl	402d20 <scols_new_iter@plt>
  403c98:	mov	x21, x0
  403c9c:	mov	x0, x20
  403ca0:	mov	x1, xzr
  403ca4:	bl	402cb0 <scols_table_get_line@plt>
  403ca8:	mov	x22, x0
  403cac:	sub	x2, x29, #0x8
  403cb0:	mov	x0, x20
  403cb4:	mov	x1, x21
  403cb8:	bl	402bc0 <scols_table_next_column@plt>
  403cbc:	cbz	w0, 403d58 <ferror@plt+0xef8>
  403cc0:	mov	x0, x21
  403cc4:	bl	4027f0 <scols_free_iter@plt>
  403cc8:	b	403cd4 <ferror@plt+0xe74>
  403ccc:	mov	x0, x20
  403cd0:	bl	402cd0 <scols_print_table@plt>
  403cd4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403cd8:	ldr	x0, [x8, #1104]
  403cdc:	bl	402ad0 <scols_unref_table@plt>
  403ce0:	ldr	x0, [x19, #32]
  403ce4:	adrp	x1, 404000 <ferror@plt+0x11a0>
  403ce8:	add	x1, x1, #0x5cc
  403cec:	bl	402b30 <tdestroy@plt>
  403cf0:	ldr	x0, [x19]
  403cf4:	bl	402c00 <free@plt>
  403cf8:	ldr	x0, [x19, #16]
  403cfc:	bl	402c00 <free@plt>
  403d00:	ldp	x0, x8, [x19, #64]
  403d04:	cbz	x8, 403d28 <ferror@plt+0xec8>
  403d08:	mov	x8, xzr
  403d0c:	ldr	x0, [x0, x8, lsl #3]
  403d10:	add	x20, x8, #0x1
  403d14:	bl	402c00 <free@plt>
  403d18:	ldp	x0, x8, [x19, #64]
  403d1c:	cmp	x20, x8
  403d20:	mov	x8, x20
  403d24:	b.cc	403d0c <ferror@plt+0xeac>  // b.lo, b.ul, b.last
  403d28:	bl	402c00 <free@plt>
  403d2c:	mov	x0, x19
  403d30:	bl	402c00 <free@plt>
  403d34:	mov	w0, wzr
  403d38:	ldp	x20, x19, [sp, #144]
  403d3c:	ldp	x22, x21, [sp, #128]
  403d40:	ldp	x24, x23, [sp, #112]
  403d44:	ldp	x26, x25, [sp, #96]
  403d48:	ldp	x28, x27, [sp, #80]
  403d4c:	ldp	x29, x30, [sp, #64]
  403d50:	add	sp, sp, #0xa0
  403d54:	ret
  403d58:	mov	x23, xzr
  403d5c:	mov	w27, #0x28                  	// #40
  403d60:	b	403d7c <ferror@plt+0xf1c>
  403d64:	sub	x2, x29, #0x8
  403d68:	mov	x0, x20
  403d6c:	mov	x1, x21
  403d70:	add	x23, x23, #0x1
  403d74:	bl	402bc0 <scols_table_next_column@plt>
  403d78:	cbnz	w0, 403cc0 <ferror@plt+0xe60>
  403d7c:	mov	x0, x22
  403d80:	mov	x1, x23
  403d84:	bl	402ba0 <scols_line_get_cell@plt>
  403d88:	add	x8, x24, x23, lsl #2
  403d8c:	ldrsw	x8, [x8, #32]
  403d90:	mov	x26, x0
  403d94:	mov	w2, #0x5                   	// #5
  403d98:	mov	x0, xzr
  403d9c:	madd	x8, x8, x27, x28
  403da0:	ldr	x1, [x8, #16]
  403da4:	bl	402d40 <dcgettext@plt>
  403da8:	mov	x25, x0
  403dac:	mov	x0, x26
  403db0:	bl	402bf0 <scols_cell_get_data@plt>
  403db4:	cbz	x0, 403d64 <ferror@plt+0xf04>
  403db8:	mov	x26, x0
  403dbc:	mov	x0, x25
  403dc0:	bl	402700 <strlen@plt>
  403dc4:	mov	w8, #0x23                  	// #35
  403dc8:	sub	w2, w8, w0
  403dcc:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  403dd0:	mov	w3, #0x20                  	// #32
  403dd4:	add	x0, x0, #0xe6a
  403dd8:	mov	x1, x25
  403ddc:	mov	x4, x26
  403de0:	bl	402d90 <printf@plt>
  403de4:	b	403d64 <ferror@plt+0xf04>
  403de8:	adrp	x20, 41c000 <ferror@plt+0x191a0>
  403dec:	ldr	x19, [x20, #1024]
  403df0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403df4:	add	x1, x1, #0xc1
  403df8:	mov	w2, #0x5                   	// #5
  403dfc:	mov	x0, xzr
  403e00:	bl	402d40 <dcgettext@plt>
  403e04:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403e08:	ldr	x2, [x8, #1056]
  403e0c:	mov	x1, x0
  403e10:	mov	x0, x19
  403e14:	bl	402e00 <fprintf@plt>
  403e18:	adrp	x22, 409000 <ferror@plt+0x61a0>
  403e1c:	adrp	x19, 40a000 <ferror@plt+0x71a0>
  403e20:	adrp	x23, 409000 <ferror@plt+0x61a0>
  403e24:	mov	x21, xzr
  403e28:	add	x22, x22, #0xef0
  403e2c:	add	x19, x19, #0xe9
  403e30:	add	x23, x23, #0x3d8
  403e34:	ldr	w8, [x28, x21]
  403e38:	cmp	w8, #0x85
  403e3c:	b.hi	403e60 <ferror@plt+0x1000>  // b.pmore
  403e40:	adr	x9, 403e54 <ferror@plt+0xff4>
  403e44:	ldrb	w10, [x23, x8]
  403e48:	add	x9, x9, x10, lsl #2
  403e4c:	mov	x2, x22
  403e50:	br	x9
  403e54:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403e58:	add	x2, x2, #0xf15
  403e5c:	b	403f78 <ferror@plt+0x1118>
  403e60:	sub	w9, w8, #0x21
  403e64:	cmp	w9, #0x5d
  403e68:	b.hi	403f88 <ferror@plt+0x1128>  // b.pmore
  403e6c:	ldr	x0, [x20, #1024]
  403e70:	mov	x1, x19
  403e74:	mov	w2, w8
  403e78:	bl	402e00 <fprintf@plt>
  403e7c:	b	403f88 <ferror@plt+0x1128>
  403e80:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403e84:	add	x2, x2, #0xf51
  403e88:	b	403f78 <ferror@plt+0x1118>
  403e8c:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  403e90:	add	x2, x2, #0x6e8
  403e94:	b	403f78 <ferror@plt+0x1118>
  403e98:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403e9c:	add	x2, x2, #0xeff
  403ea0:	b	403f78 <ferror@plt+0x1118>
  403ea4:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403ea8:	add	x2, x2, #0xf0e
  403eac:	b	403f78 <ferror@plt+0x1118>
  403eb0:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  403eb4:	add	x2, x2, #0xefb
  403eb8:	b	403f78 <ferror@plt+0x1118>
  403ebc:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  403ec0:	add	x2, x2, #0x957
  403ec4:	b	403f78 <ferror@plt+0x1118>
  403ec8:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  403ecc:	add	x2, x2, #0x6cc
  403ed0:	b	403f78 <ferror@plt+0x1118>
  403ed4:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  403ed8:	add	x2, x2, #0xeac
  403edc:	b	403f78 <ferror@plt+0x1118>
  403ee0:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403ee4:	add	x2, x2, #0xf21
  403ee8:	b	403f78 <ferror@plt+0x1118>
  403eec:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403ef0:	add	x2, x2, #0xf3f
  403ef4:	b	403f78 <ferror@plt+0x1118>
  403ef8:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403efc:	add	x2, x2, #0xf7c
  403f00:	b	403f78 <ferror@plt+0x1118>
  403f04:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f08:	add	x2, x2, #0xf56
  403f0c:	b	403f78 <ferror@plt+0x1118>
  403f10:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f14:	add	x2, x2, #0xf5a
  403f18:	b	403f78 <ferror@plt+0x1118>
  403f1c:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f20:	add	x2, x2, #0xf72
  403f24:	b	403f78 <ferror@plt+0x1118>
  403f28:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f2c:	add	x2, x2, #0xf80
  403f30:	b	403f78 <ferror@plt+0x1118>
  403f34:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f38:	add	x2, x2, #0xf87
  403f3c:	b	403f78 <ferror@plt+0x1118>
  403f40:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f44:	add	x2, x2, #0xf91
  403f48:	b	403f78 <ferror@plt+0x1118>
  403f4c:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f50:	add	x2, x2, #0xf29
  403f54:	b	403f78 <ferror@plt+0x1118>
  403f58:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f5c:	add	x2, x2, #0xf34
  403f60:	b	403f78 <ferror@plt+0x1118>
  403f64:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f68:	add	x2, x2, #0xf66
  403f6c:	b	403f78 <ferror@plt+0x1118>
  403f70:	adrp	x2, 409000 <ferror@plt+0x61a0>
  403f74:	add	x2, x2, #0xf46
  403f78:	ldr	x0, [x20, #1024]
  403f7c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403f80:	add	x1, x1, #0xe3
  403f84:	bl	402e00 <fprintf@plt>
  403f88:	add	x21, x21, #0x4
  403f8c:	cmp	x21, #0x3c
  403f90:	b.ne	403e34 <ferror@plt+0xfd4>  // b.any
  403f94:	ldr	x1, [x20, #1024]
  403f98:	mov	w0, #0xa                   	// #10
  403f9c:	bl	402890 <fputc@plt>
  403fa0:	mov	w0, #0x1                   	// #1
  403fa4:	bl	402740 <exit@plt>
  403fa8:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403fac:	ldr	x19, [x8, #1024]
  403fb0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403fb4:	add	x1, x1, #0x4
  403fb8:	mov	w2, #0x5                   	// #5
  403fbc:	mov	x0, xzr
  403fc0:	bl	402d40 <dcgettext@plt>
  403fc4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  403fc8:	ldr	x2, [x8, #1056]
  403fcc:	mov	x1, x0
  403fd0:	mov	x0, x19
  403fd4:	bl	402e00 <fprintf@plt>
  403fd8:	mov	w0, #0x1                   	// #1
  403fdc:	bl	402740 <exit@plt>
  403fe0:	bl	404140 <ferror@plt+0x12e0>
  403fe4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  403fe8:	add	x1, x1, #0x8c
  403fec:	mov	w2, #0x5                   	// #5
  403ff0:	mov	x0, xzr
  403ff4:	bl	402d40 <dcgettext@plt>
  403ff8:	mov	x1, x0
  403ffc:	mov	w0, #0x1                   	// #1
  404000:	mov	w2, #0x35                  	// #53
  404004:	bl	402d60 <errx@plt>
  404008:	adrp	x1, 409000 <ferror@plt+0x61a0>
  40400c:	add	x1, x1, #0xfe6
  404010:	mov	w2, #0x5                   	// #5
  404014:	mov	x0, xzr
  404018:	bl	402d40 <dcgettext@plt>
  40401c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  404020:	ldr	x1, [x8, #1056]
  404024:	adrp	x2, 409000 <ferror@plt+0x61a0>
  404028:	add	x2, x2, #0xff2
  40402c:	bl	402d90 <printf@plt>
  404030:	mov	w0, wzr
  404034:	bl	402740 <exit@plt>
  404038:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40403c:	add	x1, x1, #0xcea
  404040:	mov	w0, #0x1                   	// #1
  404044:	bl	402e30 <err@plt>
  404048:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40404c:	add	x1, x1, #0x66
  404050:	mov	w0, #0x1                   	// #1
  404054:	mov	x2, x20
  404058:	bl	402e30 <err@plt>
  40405c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404060:	add	x1, x1, #0xc8c
  404064:	mov	w2, #0x5                   	// #5
  404068:	mov	x0, xzr
  40406c:	bl	402d40 <dcgettext@plt>
  404070:	mov	x1, x0
  404074:	mov	w0, #0x1                   	// #1
  404078:	mov	x2, x28
  40407c:	bl	402d60 <errx@plt>
  404080:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404084:	add	x1, x1, #0x66
  404088:	mov	w0, #0x1                   	// #1
  40408c:	mov	w2, #0x68                  	// #104
  404090:	bl	402e30 <err@plt>
  404094:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404098:	add	x1, x1, #0x2b
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	mov	x0, xzr
  4040a4:	bl	402d40 <dcgettext@plt>
  4040a8:	mov	x1, x0
  4040ac:	mov	w0, #0x1                   	// #1
  4040b0:	bl	402d60 <errx@plt>
  4040b4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4040b8:	add	x1, x1, #0xde0
  4040bc:	mov	w2, #0x5                   	// #5
  4040c0:	bl	402d40 <dcgettext@plt>
  4040c4:	mov	x1, x0
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	bl	402e30 <err@plt>
  4040d0:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  4040d4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4040d8:	adrp	x3, 40a000 <ferror@plt+0x71a0>
  4040dc:	add	x0, x0, #0xcb7
  4040e0:	add	x1, x1, #0xcbb
  4040e4:	add	x3, x3, #0xcce
  4040e8:	mov	w2, #0x4a                  	// #74
  4040ec:	bl	402da0 <__assert_fail@plt>
  4040f0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4040f4:	add	x1, x1, #0x66
  4040f8:	mov	w0, #0x1                   	// #1
  4040fc:	mov	x2, x21
  404100:	bl	402e30 <err@plt>
  404104:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404108:	add	x1, x1, #0x66
  40410c:	mov	w0, #0x1                   	// #1
  404110:	mov	w2, #0x100                 	// #256
  404114:	bl	402e30 <err@plt>
  404118:	ldr	x2, [sp, #8]
  40411c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404120:	add	x1, x1, #0xea0
  404124:	mov	w0, #0x1                   	// #1
  404128:	bl	402e30 <err@plt>
  40412c:	ldr	x2, [sp]
  404130:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404134:	add	x1, x1, #0xea0
  404138:	mov	w0, #0x1                   	// #1
  40413c:	bl	402e30 <err@plt>
  404140:	stp	x29, x30, [sp, #-64]!
  404144:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  404148:	stp	x20, x19, [sp, #48]
  40414c:	ldr	x19, [x8, #1048]
  404150:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404154:	add	x1, x1, #0xee
  404158:	mov	w2, #0x5                   	// #5
  40415c:	mov	x0, xzr
  404160:	str	x23, [sp, #16]
  404164:	stp	x22, x21, [sp, #32]
  404168:	mov	x29, sp
  40416c:	bl	402d40 <dcgettext@plt>
  404170:	mov	x1, x19
  404174:	bl	402710 <fputs@plt>
  404178:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40417c:	add	x1, x1, #0xf7
  404180:	mov	w2, #0x5                   	// #5
  404184:	mov	x0, xzr
  404188:	bl	402d40 <dcgettext@plt>
  40418c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  404190:	ldr	x2, [x8, #1056]
  404194:	mov	x1, x0
  404198:	mov	x0, x19
  40419c:	bl	402e00 <fprintf@plt>
  4041a0:	mov	w0, #0xa                   	// #10
  4041a4:	mov	x1, x19
  4041a8:	bl	402890 <fputc@plt>
  4041ac:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4041b0:	add	x1, x1, #0x113
  4041b4:	mov	w2, #0x5                   	// #5
  4041b8:	mov	x0, xzr
  4041bc:	bl	402d40 <dcgettext@plt>
  4041c0:	mov	x1, x19
  4041c4:	bl	402710 <fputs@plt>
  4041c8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4041cc:	add	x1, x1, #0x149
  4041d0:	mov	w2, #0x5                   	// #5
  4041d4:	mov	x0, xzr
  4041d8:	bl	402d40 <dcgettext@plt>
  4041dc:	mov	x1, x19
  4041e0:	bl	402710 <fputs@plt>
  4041e4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4041e8:	add	x1, x1, #0x154
  4041ec:	mov	w2, #0x5                   	// #5
  4041f0:	mov	x0, xzr
  4041f4:	bl	402d40 <dcgettext@plt>
  4041f8:	mov	x1, x19
  4041fc:	bl	402710 <fputs@plt>
  404200:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404204:	add	x1, x1, #0x197
  404208:	mov	w2, #0x5                   	// #5
  40420c:	mov	x0, xzr
  404210:	bl	402d40 <dcgettext@plt>
  404214:	mov	x1, x19
  404218:	bl	402710 <fputs@plt>
  40421c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404220:	add	x1, x1, #0x1e2
  404224:	mov	w2, #0x5                   	// #5
  404228:	mov	x0, xzr
  40422c:	bl	402d40 <dcgettext@plt>
  404230:	mov	x1, x19
  404234:	bl	402710 <fputs@plt>
  404238:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40423c:	add	x1, x1, #0x225
  404240:	mov	w2, #0x5                   	// #5
  404244:	mov	x0, xzr
  404248:	bl	402d40 <dcgettext@plt>
  40424c:	mov	x1, x19
  404250:	bl	402710 <fputs@plt>
  404254:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404258:	add	x1, x1, #0x271
  40425c:	mov	w2, #0x5                   	// #5
  404260:	mov	x0, xzr
  404264:	bl	402d40 <dcgettext@plt>
  404268:	mov	x1, x19
  40426c:	bl	402710 <fputs@plt>
  404270:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404274:	add	x1, x1, #0x2ad
  404278:	mov	w2, #0x5                   	// #5
  40427c:	mov	x0, xzr
  404280:	bl	402d40 <dcgettext@plt>
  404284:	mov	x1, x19
  404288:	bl	402710 <fputs@plt>
  40428c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404290:	add	x1, x1, #0x2f7
  404294:	mov	w2, #0x5                   	// #5
  404298:	mov	x0, xzr
  40429c:	bl	402d40 <dcgettext@plt>
  4042a0:	mov	x1, x19
  4042a4:	bl	402710 <fputs@plt>
  4042a8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4042ac:	add	x1, x1, #0x341
  4042b0:	mov	w2, #0x5                   	// #5
  4042b4:	mov	x0, xzr
  4042b8:	bl	402d40 <dcgettext@plt>
  4042bc:	mov	x1, x19
  4042c0:	bl	402710 <fputs@plt>
  4042c4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4042c8:	add	x1, x1, #0x37d
  4042cc:	mov	w2, #0x5                   	// #5
  4042d0:	mov	x0, xzr
  4042d4:	bl	402d40 <dcgettext@plt>
  4042d8:	mov	x1, x19
  4042dc:	bl	402710 <fputs@plt>
  4042e0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4042e4:	add	x1, x1, #0x3c8
  4042e8:	mov	w2, #0x5                   	// #5
  4042ec:	mov	x0, xzr
  4042f0:	bl	402d40 <dcgettext@plt>
  4042f4:	mov	x1, x19
  4042f8:	bl	402710 <fputs@plt>
  4042fc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404300:	add	x1, x1, #0x3f8
  404304:	mov	w2, #0x5                   	// #5
  404308:	mov	x0, xzr
  40430c:	bl	402d40 <dcgettext@plt>
  404310:	mov	x1, x19
  404314:	bl	402710 <fputs@plt>
  404318:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40431c:	add	x1, x1, #0x429
  404320:	mov	w2, #0x5                   	// #5
  404324:	mov	x0, xzr
  404328:	bl	402d40 <dcgettext@plt>
  40432c:	mov	x1, x19
  404330:	bl	402710 <fputs@plt>
  404334:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404338:	add	x1, x1, #0x461
  40433c:	mov	w2, #0x5                   	// #5
  404340:	mov	x0, xzr
  404344:	bl	402d40 <dcgettext@plt>
  404348:	mov	x1, x19
  40434c:	bl	402710 <fputs@plt>
  404350:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404354:	add	x1, x1, #0x48f
  404358:	mov	w2, #0x5                   	// #5
  40435c:	mov	x0, xzr
  404360:	bl	402d40 <dcgettext@plt>
  404364:	mov	x1, x19
  404368:	bl	402710 <fputs@plt>
  40436c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404370:	add	x1, x1, #0x4dc
  404374:	mov	w2, #0x5                   	// #5
  404378:	mov	x0, xzr
  40437c:	bl	402d40 <dcgettext@plt>
  404380:	mov	x1, x19
  404384:	bl	402710 <fputs@plt>
  404388:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40438c:	add	x1, x1, #0x50b
  404390:	mov	w2, #0x5                   	// #5
  404394:	mov	x0, xzr
  404398:	bl	402d40 <dcgettext@plt>
  40439c:	mov	x1, x19
  4043a0:	bl	402710 <fputs@plt>
  4043a4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4043a8:	add	x1, x1, #0x53e
  4043ac:	mov	w2, #0x5                   	// #5
  4043b0:	mov	x0, xzr
  4043b4:	bl	402d40 <dcgettext@plt>
  4043b8:	mov	x1, x19
  4043bc:	bl	402710 <fputs@plt>
  4043c0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4043c4:	add	x1, x1, #0x584
  4043c8:	mov	w2, #0x5                   	// #5
  4043cc:	mov	x0, xzr
  4043d0:	bl	402d40 <dcgettext@plt>
  4043d4:	mov	x1, x19
  4043d8:	bl	402710 <fputs@plt>
  4043dc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4043e0:	add	x1, x1, #0x5b5
  4043e4:	mov	w2, #0x5                   	// #5
  4043e8:	mov	x0, xzr
  4043ec:	bl	402d40 <dcgettext@plt>
  4043f0:	mov	x1, x19
  4043f4:	bl	402710 <fputs@plt>
  4043f8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4043fc:	add	x1, x1, #0x5e9
  404400:	mov	w2, #0x5                   	// #5
  404404:	mov	x0, xzr
  404408:	bl	402d40 <dcgettext@plt>
  40440c:	mov	x1, x19
  404410:	bl	402710 <fputs@plt>
  404414:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404418:	add	x1, x1, #0x62e
  40441c:	mov	w2, #0x5                   	// #5
  404420:	mov	x0, xzr
  404424:	bl	402d40 <dcgettext@plt>
  404428:	mov	x1, x19
  40442c:	bl	402710 <fputs@plt>
  404430:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404434:	add	x1, x1, #0x668
  404438:	mov	w2, #0x5                   	// #5
  40443c:	mov	x0, xzr
  404440:	bl	402d40 <dcgettext@plt>
  404444:	mov	x1, x19
  404448:	bl	402710 <fputs@plt>
  40444c:	mov	w0, #0xa                   	// #10
  404450:	mov	x1, x19
  404454:	bl	402890 <fputc@plt>
  404458:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40445c:	add	x1, x1, #0x6bf
  404460:	mov	w2, #0x5                   	// #5
  404464:	mov	x0, xzr
  404468:	bl	402d40 <dcgettext@plt>
  40446c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404470:	mov	x20, x0
  404474:	add	x1, x1, #0x6e0
  404478:	mov	w2, #0x5                   	// #5
  40447c:	mov	x0, xzr
  404480:	bl	402d40 <dcgettext@plt>
  404484:	mov	x4, x0
  404488:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  40448c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404490:	adrp	x3, 40a000 <ferror@plt+0x71a0>
  404494:	add	x0, x0, #0x6a2
  404498:	add	x1, x1, #0x6b3
  40449c:	add	x3, x3, #0x6d1
  4044a0:	mov	x2, x20
  4044a4:	bl	402d90 <printf@plt>
  4044a8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4044ac:	add	x1, x1, #0x6f0
  4044b0:	mov	w2, #0x5                   	// #5
  4044b4:	mov	x0, xzr
  4044b8:	bl	402d40 <dcgettext@plt>
  4044bc:	mov	x1, x19
  4044c0:	bl	402710 <fputs@plt>
  4044c4:	adrp	x23, 409000 <ferror@plt+0x61a0>
  4044c8:	adrp	x20, 40a000 <ferror@plt+0x71a0>
  4044cc:	mov	x22, xzr
  4044d0:	add	x23, x23, #0xa08
  4044d4:	add	x20, x20, #0x70c
  4044d8:	add	x8, x23, x22
  4044dc:	ldp	x21, x1, [x8]
  4044e0:	mov	w2, #0x5                   	// #5
  4044e4:	mov	x0, xzr
  4044e8:	bl	402d40 <dcgettext@plt>
  4044ec:	mov	x3, x0
  4044f0:	mov	x0, x19
  4044f4:	mov	x1, x20
  4044f8:	mov	x2, x21
  4044fc:	bl	402e00 <fprintf@plt>
  404500:	add	x22, x22, #0x28
  404504:	cmp	x22, #0x438
  404508:	b.ne	4044d8 <ferror@plt+0x1678>  // b.any
  40450c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404510:	add	x1, x1, #0x717
  404514:	mov	w2, #0x5                   	// #5
  404518:	mov	x0, xzr
  40451c:	bl	402d40 <dcgettext@plt>
  404520:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404524:	add	x1, x1, #0x732
  404528:	bl	402d90 <printf@plt>
  40452c:	mov	w0, wzr
  404530:	bl	402740 <exit@plt>
  404534:	stp	x29, x30, [sp, #-64]!
  404538:	str	x23, [sp, #16]
  40453c:	adrp	x23, 409000 <ferror@plt+0x61a0>
  404540:	stp	x22, x21, [sp, #32]
  404544:	stp	x20, x19, [sp, #48]
  404548:	mov	x21, x1
  40454c:	mov	x19, x0
  404550:	mov	x20, xzr
  404554:	add	x23, x23, #0xa08
  404558:	mov	x29, sp
  40455c:	b	404570 <ferror@plt+0x1710>
  404560:	add	x20, x20, #0x1
  404564:	cmp	x20, #0x1b
  404568:	add	x23, x23, #0x28
  40456c:	b.eq	404594 <ferror@plt+0x1734>  // b.none
  404570:	ldr	x22, [x23]
  404574:	mov	x0, x19
  404578:	mov	x2, x21
  40457c:	mov	x1, x22
  404580:	bl	402c30 <strncasecmp@plt>
  404584:	cbnz	w0, 404560 <ferror@plt+0x1700>
  404588:	ldrb	w8, [x22, x21]
  40458c:	cbnz	w8, 404560 <ferror@plt+0x1700>
  404590:	b	4045b4 <ferror@plt+0x1754>
  404594:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404598:	add	x1, x1, #0xca4
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	mov	x0, xzr
  4045a4:	bl	402d40 <dcgettext@plt>
  4045a8:	mov	x1, x19
  4045ac:	bl	402ce0 <warnx@plt>
  4045b0:	mov	w20, #0xffffffff            	// #-1
  4045b4:	mov	w0, w20
  4045b8:	ldp	x20, x19, [sp, #48]
  4045bc:	ldp	x22, x21, [sp, #32]
  4045c0:	ldr	x23, [sp, #16]
  4045c4:	ldp	x29, x30, [sp], #64
  4045c8:	ret
  4045cc:	stp	x29, x30, [sp, #-32]!
  4045d0:	str	x19, [sp, #16]
  4045d4:	mov	x19, x0
  4045d8:	ldr	x0, [x0]
  4045dc:	mov	x29, sp
  4045e0:	bl	402c00 <free@plt>
  4045e4:	ldr	x0, [x19, #16]
  4045e8:	bl	402c00 <free@plt>
  4045ec:	ldr	x0, [x19, #32]
  4045f0:	bl	402c00 <free@plt>
  4045f4:	ldr	x0, [x19, #56]
  4045f8:	bl	402c00 <free@plt>
  4045fc:	ldr	x0, [x19, #72]
  404600:	bl	402c00 <free@plt>
  404604:	ldr	x0, [x19, #80]
  404608:	bl	402c00 <free@plt>
  40460c:	ldr	x0, [x19, #96]
  404610:	bl	402c00 <free@plt>
  404614:	ldr	x0, [x19, #104]
  404618:	bl	402c00 <free@plt>
  40461c:	ldr	x0, [x19, #120]
  404620:	bl	402c00 <free@plt>
  404624:	ldr	x0, [x19, #128]
  404628:	bl	402c00 <free@plt>
  40462c:	ldr	x0, [x19, #136]
  404630:	bl	402c00 <free@plt>
  404634:	ldr	x0, [x19, #144]
  404638:	bl	402c00 <free@plt>
  40463c:	ldr	x0, [x19, #152]
  404640:	bl	402c00 <free@plt>
  404644:	ldr	x0, [x19, #160]
  404648:	bl	402c00 <free@plt>
  40464c:	ldr	x0, [x19, #168]
  404650:	bl	402c00 <free@plt>
  404654:	ldr	x0, [x19, #176]
  404658:	bl	402c00 <free@plt>
  40465c:	mov	x0, x19
  404660:	ldr	x19, [sp, #16]
  404664:	ldp	x29, x30, [sp], #32
  404668:	b	402c00 <free@plt>
  40466c:	stp	x29, x30, [sp, #-32]!
  404670:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  404674:	stp	x20, x19, [sp, #16]
  404678:	ldr	x20, [x8, #1048]
  40467c:	mov	x29, sp
  404680:	bl	402db0 <__errno_location@plt>
  404684:	mov	x19, x0
  404688:	str	wzr, [x0]
  40468c:	mov	x0, x20
  404690:	bl	402e60 <ferror@plt>
  404694:	cbnz	w0, 404734 <ferror@plt+0x18d4>
  404698:	mov	x0, x20
  40469c:	bl	402ca0 <fflush@plt>
  4046a0:	cbz	w0, 4046f4 <ferror@plt+0x1894>
  4046a4:	ldr	w20, [x19]
  4046a8:	cmp	w20, #0x9
  4046ac:	b.eq	4046b8 <ferror@plt+0x1858>  // b.none
  4046b0:	cmp	w20, #0x20
  4046b4:	b.ne	40474c <ferror@plt+0x18ec>  // b.any
  4046b8:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4046bc:	ldr	x20, [x8, #1024]
  4046c0:	str	wzr, [x19]
  4046c4:	mov	x0, x20
  4046c8:	bl	402e60 <ferror@plt>
  4046cc:	cbnz	w0, 404774 <ferror@plt+0x1914>
  4046d0:	mov	x0, x20
  4046d4:	bl	402ca0 <fflush@plt>
  4046d8:	cbz	w0, 404714 <ferror@plt+0x18b4>
  4046dc:	ldr	w8, [x19]
  4046e0:	cmp	w8, #0x9
  4046e4:	b.ne	404774 <ferror@plt+0x1914>  // b.any
  4046e8:	ldp	x20, x19, [sp, #16]
  4046ec:	ldp	x29, x30, [sp], #32
  4046f0:	ret
  4046f4:	mov	x0, x20
  4046f8:	bl	402900 <fileno@plt>
  4046fc:	tbnz	w0, #31, 4046a4 <ferror@plt+0x1844>
  404700:	bl	402750 <dup@plt>
  404704:	tbnz	w0, #31, 4046a4 <ferror@plt+0x1844>
  404708:	bl	402ae0 <close@plt>
  40470c:	cbnz	w0, 4046a4 <ferror@plt+0x1844>
  404710:	b	4046b8 <ferror@plt+0x1858>
  404714:	mov	x0, x20
  404718:	bl	402900 <fileno@plt>
  40471c:	tbnz	w0, #31, 4046dc <ferror@plt+0x187c>
  404720:	bl	402750 <dup@plt>
  404724:	tbnz	w0, #31, 4046dc <ferror@plt+0x187c>
  404728:	bl	402ae0 <close@plt>
  40472c:	cbnz	w0, 4046dc <ferror@plt+0x187c>
  404730:	b	4046e8 <ferror@plt+0x1888>
  404734:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404738:	add	x1, x1, #0x80
  40473c:	mov	w2, #0x5                   	// #5
  404740:	mov	x0, xzr
  404744:	bl	402d40 <dcgettext@plt>
  404748:	b	404764 <ferror@plt+0x1904>
  40474c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404750:	add	x1, x1, #0x80
  404754:	mov	w2, #0x5                   	// #5
  404758:	mov	x0, xzr
  40475c:	bl	402d40 <dcgettext@plt>
  404760:	cbnz	w20, 404770 <ferror@plt+0x1910>
  404764:	bl	402ce0 <warnx@plt>
  404768:	mov	w0, #0x1                   	// #1
  40476c:	bl	4026c0 <_exit@plt>
  404770:	bl	402b80 <warn@plt>
  404774:	mov	w0, #0x1                   	// #1
  404778:	bl	4026c0 <_exit@plt>
  40477c:	stp	x29, x30, [sp, #-96]!
  404780:	stp	x28, x27, [sp, #16]
  404784:	stp	x26, x25, [sp, #32]
  404788:	stp	x24, x23, [sp, #48]
  40478c:	stp	x22, x21, [sp, #64]
  404790:	stp	x20, x19, [sp, #80]
  404794:	mov	x29, sp
  404798:	mov	x19, x2
  40479c:	mov	x20, x1
  4047a0:	bl	402bd0 <utmpxname@plt>
  4047a4:	tbnz	w0, #31, 40483c <ferror@plt+0x19dc>
  4047a8:	bl	4027e0 <setutxent@plt>
  4047ac:	bl	402db0 <__errno_location@plt>
  4047b0:	mov	x21, x0
  4047b4:	str	wzr, [x0]
  4047b8:	bl	402de0 <getutxent@plt>
  4047bc:	cbz	x0, 40484c <ferror@plt+0x19ec>
  4047c0:	mov	x23, x0
  4047c4:	mov	x26, xzr
  4047c8:	mov	x22, xzr
  4047cc:	mov	x27, xzr
  4047d0:	mov	x25, xzr
  4047d4:	mov	w28, #0x190                 	// #400
  4047d8:	b	404800 <ferror@plt+0x19a0>
  4047dc:	add	x0, x22, x26
  4047e0:	mov	w2, #0x190                 	// #400
  4047e4:	mov	x1, x23
  4047e8:	add	x25, x25, #0x1
  4047ec:	bl	4026b0 <memcpy@plt>
  4047f0:	bl	402de0 <getutxent@plt>
  4047f4:	mov	x23, x0
  4047f8:	add	x26, x26, #0x190
  4047fc:	cbz	x0, 404854 <ferror@plt+0x19f4>
  404800:	cmp	x25, x27
  404804:	b.ne	4047dc <ferror@plt+0x197c>  // b.any
  404808:	add	x27, x27, #0x20
  40480c:	mul	x24, x27, x28
  404810:	mov	x0, x22
  404814:	mov	x1, x24
  404818:	bl	402a80 <realloc@plt>
  40481c:	mov	x22, x0
  404820:	cbz	x24, 4047dc <ferror@plt+0x197c>
  404824:	cbnz	x22, 4047dc <ferror@plt+0x197c>
  404828:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40482c:	add	x1, x1, #0x66
  404830:	mov	w0, #0x1                   	// #1
  404834:	mov	x2, x24
  404838:	bl	402e30 <err@plt>
  40483c:	bl	402db0 <__errno_location@plt>
  404840:	ldr	w8, [x0]
  404844:	neg	w0, w8
  404848:	b	404880 <ferror@plt+0x1a20>
  40484c:	mov	x25, xzr
  404850:	mov	x22, xzr
  404854:	ldr	w8, [x21]
  404858:	cbz	w8, 404870 <ferror@plt+0x1a10>
  40485c:	mov	x0, x22
  404860:	bl	402c00 <free@plt>
  404864:	ldr	w8, [x21]
  404868:	neg	w0, w8
  40486c:	b	404880 <ferror@plt+0x1a20>
  404870:	bl	402c10 <endutxent@plt>
  404874:	mov	w0, wzr
  404878:	str	x25, [x20]
  40487c:	str	x22, [x19]
  404880:	ldp	x20, x19, [sp, #80]
  404884:	ldp	x22, x21, [sp, #64]
  404888:	ldp	x24, x23, [sp, #48]
  40488c:	ldp	x26, x25, [sp, #32]
  404890:	ldp	x28, x27, [sp, #16]
  404894:	ldp	x29, x30, [sp], #96
  404898:	ret
  40489c:	ldr	w8, [x0, #8]
  4048a0:	ldr	w9, [x1, #8]
  4048a4:	cmp	w8, w9
  4048a8:	csetm	w8, cc  // cc = lo, ul, last
  4048ac:	csinc	w0, w8, wzr, ls  // ls = plast
  4048b0:	ret
  4048b4:	sub	sp, sp, #0xb0
  4048b8:	stp	x29, x30, [sp, #80]
  4048bc:	stp	x28, x27, [sp, #96]
  4048c0:	stp	x26, x25, [sp, #112]
  4048c4:	stp	x24, x23, [sp, #128]
  4048c8:	stp	x22, x21, [sp, #144]
  4048cc:	stp	x20, x19, [sp, #160]
  4048d0:	add	x29, sp, #0x50
  4048d4:	mov	x20, x1
  4048d8:	mov	x19, x0
  4048dc:	bl	402db0 <__errno_location@plt>
  4048e0:	mov	x22, x0
  4048e4:	str	wzr, [x0]
  4048e8:	cbz	x20, 404900 <ferror@plt+0x1aa0>
  4048ec:	mov	x0, x20
  4048f0:	bl	4029e0 <getpwnam@plt>
  4048f4:	mov	x20, x0
  4048f8:	cbnz	x0, 40490c <ferror@plt+0x1aac>
  4048fc:	b	404a44 <ferror@plt+0x1be4>
  404900:	bl	402d10 <getpwent@plt>
  404904:	mov	x20, x0
  404908:	cbz	x0, 404a44 <ferror@plt+0x1be4>
  40490c:	ldr	w21, [x20, #16]
  404910:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  404914:	str	w21, [x19, #40]
  404918:	ldr	w23, [x8, #1092]
  40491c:	tbnz	w23, #4, 404a4c <ferror@plt+0x1bec>
  404920:	tbnz	w23, #3, 404a80 <ferror@plt+0x1c20>
  404924:	str	wzr, [x22]
  404928:	ldr	w0, [x20, #20]
  40492c:	bl	402dd0 <getgrgid@plt>
  404930:	cbz	x0, 404a44 <ferror@plt+0x1be4>
  404934:	mov	x28, x0
  404938:	mov	w0, #0x1                   	// #1
  40493c:	mov	w1, #0xc8                  	// #200
  404940:	bl	402a50 <calloc@plt>
  404944:	cbz	x0, 4050bc <ferror@plt+0x225c>
  404948:	ldr	x8, [x19]
  40494c:	mov	x21, x0
  404950:	cbz	x8, 40498c <ferror@plt+0x1b2c>
  404954:	ldr	x23, [x20]
  404958:	cbz	x23, 40498c <ferror@plt+0x1b2c>
  40495c:	ldr	x22, [x19, #8]
  404960:	mov	w9, #0x190                 	// #400
  404964:	madd	x8, x22, x9, x8
  404968:	sub	x26, x8, #0x190
  40496c:	add	x1, x26, #0x2c
  404970:	mov	w2, #0x20                  	// #32
  404974:	mov	x0, x23
  404978:	bl	402970 <strncmp@plt>
  40497c:	cbz	w0, 404990 <ferror@plt+0x1b30>
  404980:	sub	x22, x22, #0x1
  404984:	sub	x26, x26, #0x190
  404988:	cbnz	x22, 40496c <ferror@plt+0x1b0c>
  40498c:	mov	x26, xzr
  404990:	ldr	x8, [x19, #16]
  404994:	cbz	x8, 4049d0 <ferror@plt+0x1b70>
  404998:	ldr	x23, [x20]
  40499c:	cbz	x23, 4049d0 <ferror@plt+0x1b70>
  4049a0:	ldr	x22, [x19, #24]
  4049a4:	mov	w9, #0x190                 	// #400
  4049a8:	madd	x8, x22, x9, x8
  4049ac:	sub	x27, x8, #0x190
  4049b0:	add	x1, x27, #0x2c
  4049b4:	mov	w2, #0x20                  	// #32
  4049b8:	mov	x0, x23
  4049bc:	bl	402970 <strncmp@plt>
  4049c0:	cbz	w0, 4049d4 <ferror@plt+0x1b74>
  4049c4:	sub	x22, x22, #0x1
  4049c8:	sub	x27, x27, #0x190
  4049cc:	cbnz	x22, 4049b0 <ferror@plt+0x1b50>
  4049d0:	mov	x27, xzr
  4049d4:	bl	402a90 <lckpwdf@plt>
  4049d8:	ldr	x0, [x20]
  4049dc:	bl	402a40 <getspnam@plt>
  4049e0:	mov	x23, x0
  4049e4:	bl	402780 <ulckpwdf@plt>
  4049e8:	adrp	x24, 41c000 <ferror@plt+0x191a0>
  4049ec:	ldr	w8, [x20, #16]
  4049f0:	ldr	x9, [x24, #1096]
  4049f4:	str	w8, [x21, #8]
  4049f8:	cbz	x9, 404aa4 <ferror@plt+0x1c44>
  4049fc:	add	x8, x21, #0xc0
  404a00:	stur	x8, [x29, #-32]
  404a04:	add	x8, x21, #0x68
  404a08:	str	x8, [sp, #16]
  404a0c:	add	x8, x21, #0x60
  404a10:	str	x8, [sp, #8]
  404a14:	add	x8, x21, #0x50
  404a18:	str	x8, [sp]
  404a1c:	add	x8, x27, #0x8
  404a20:	str	x8, [sp, #40]
  404a24:	add	x8, x26, #0x4c
  404a28:	mov	x22, xzr
  404a2c:	str	x8, [sp, #32]
  404a30:	add	x8, x26, #0x8
  404a34:	add	x25, x21, #0x38
  404a38:	str	x8, [sp, #24]
  404a3c:	stp	x23, x25, [x29, #-24]
  404a40:	b	404ae0 <ferror@plt+0x1c80>
  404a44:	mov	x21, xzr
  404a48:	b	404aa4 <ferror@plt+0x1c44>
  404a4c:	ldr	x1, [x20]
  404a50:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  404a54:	add	x0, x0, #0xd14
  404a58:	bl	402b60 <strcmp@plt>
  404a5c:	cbz	w21, 404920 <ferror@plt+0x1ac0>
  404a60:	cbz	w0, 404920 <ferror@plt+0x1ac0>
  404a64:	ldr	w8, [x19, #44]
  404a68:	cmp	w21, w8
  404a6c:	b.cc	404a98 <ferror@plt+0x1c38>  // b.lo, b.ul, b.last
  404a70:	ldr	w8, [x19, #48]
  404a74:	cmp	w21, w8
  404a78:	b.ls	404924 <ferror@plt+0x1ac4>  // b.plast
  404a7c:	b	404a98 <ferror@plt+0x1c38>
  404a80:	ldr	w8, [x19, #52]
  404a84:	cmp	w21, w8
  404a88:	b.cc	404a98 <ferror@plt+0x1c38>  // b.lo, b.ul, b.last
  404a8c:	ldr	w8, [x19, #56]
  404a90:	cmp	w21, w8
  404a94:	b.ls	404924 <ferror@plt+0x1ac4>  // b.plast
  404a98:	mov	w8, #0xb                   	// #11
  404a9c:	mov	x21, xzr
  404aa0:	str	w8, [x22]
  404aa4:	mov	x0, x21
  404aa8:	ldp	x20, x19, [sp, #160]
  404aac:	ldp	x22, x21, [sp, #144]
  404ab0:	ldp	x24, x23, [sp, #128]
  404ab4:	ldp	x26, x25, [sp, #112]
  404ab8:	ldp	x28, x27, [sp, #96]
  404abc:	ldp	x29, x30, [sp, #80]
  404ac0:	add	sp, sp, #0xb0
  404ac4:	ret
  404ac8:	ldr	w8, [x20, #20]
  404acc:	str	w8, [x21, #24]
  404ad0:	ldr	x8, [x24, #1096]
  404ad4:	add	x22, x22, #0x1
  404ad8:	cmp	x22, x8
  404adc:	b.cs	404aa4 <ferror@plt+0x1c44>  // b.hs, b.nlast
  404ae0:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  404ae4:	add	x8, x8, #0x440
  404ae8:	add	x8, x8, x22, lsl #2
  404aec:	ldr	w8, [x8, #32]
  404af0:	cmp	w8, #0x1a
  404af4:	b.hi	405020 <ferror@plt+0x21c0>  // b.pmore
  404af8:	adrp	x11, 409000 <ferror@plt+0x61a0>
  404afc:	add	x11, x11, #0x4e2
  404b00:	adr	x9, 404ac8 <ferror@plt+0x1c68>
  404b04:	ldrh	w10, [x11, x8, lsl #1]
  404b08:	add	x9, x9, x10, lsl #2
  404b0c:	br	x9
  404b10:	stur	wzr, [x29, #-8]
  404b14:	stp	xzr, xzr, [x25]
  404b18:	ldr	x0, [x20]
  404b1c:	ldr	w1, [x20, #20]
  404b20:	sub	x3, x29, #0x8
  404b24:	mov	x2, xzr
  404b28:	bl	402c20 <getgrouplist@plt>
  404b2c:	ldursw	x8, [x29, #-8]
  404b30:	cbz	w8, 405060 <ferror@plt+0x2200>
  404b34:	lsl	x25, x8, #2
  404b38:	mov	w0, #0x1                   	// #1
  404b3c:	mov	x1, x25
  404b40:	bl	402a50 <calloc@plt>
  404b44:	cbz	x0, 405080 <ferror@plt+0x2220>
  404b48:	ldur	x25, [x29, #-16]
  404b4c:	mov	x2, x0
  404b50:	sub	x3, x29, #0x8
  404b54:	str	x0, [x25]
  404b58:	ldr	x0, [x20]
  404b5c:	ldr	w1, [x20, #20]
  404b60:	bl	402c20 <getgrouplist@plt>
  404b64:	cmn	w0, #0x1
  404b68:	b.eq	405060 <ferror@plt+0x2200>  // b.none
  404b6c:	ldursw	x8, [x29, #-8]
  404b70:	str	x8, [x21, #64]
  404b74:	cbz	w8, 404ad0 <ferror@plt+0x1c70>
  404b78:	ldr	x9, [x25]
  404b7c:	ldr	w11, [x20, #20]
  404b80:	mov	x10, xzr
  404b84:	ldr	w12, [x9, x10, lsl #2]
  404b88:	cmp	w12, w11
  404b8c:	b.eq	404b9c <ferror@plt+0x1d3c>  // b.none
  404b90:	add	x10, x10, #0x1
  404b94:	cmp	x10, x8
  404b98:	b.cc	404b84 <ferror@plt+0x1d24>  // b.lo, b.ul, b.last
  404b9c:	sub	x8, x8, #0x1
  404ba0:	str	x8, [x21, #64]
  404ba4:	ldr	w8, [x9, x8, lsl #2]
  404ba8:	str	w8, [x9, x10, lsl #2]
  404bac:	b	404ad0 <ferror@plt+0x1c70>
  404bb0:	ldr	x0, [x28]
  404bb4:	cbz	x0, 405030 <ferror@plt+0x21d0>
  404bb8:	bl	402aa0 <strdup@plt>
  404bbc:	cbz	x0, 405050 <ferror@plt+0x21f0>
  404bc0:	str	x0, [x21, #16]
  404bc4:	b	404ad0 <ferror@plt+0x1c70>
  404bc8:	ldr	x0, [x20, #32]
  404bcc:	cbz	x0, 405030 <ferror@plt+0x21d0>
  404bd0:	bl	402aa0 <strdup@plt>
  404bd4:	cbz	x0, 405050 <ferror@plt+0x21f0>
  404bd8:	str	x0, [x21, #160]
  404bdc:	b	404ad0 <ferror@plt+0x1c70>
  404be0:	cbz	x26, 404ad0 <ferror@plt+0x1c70>
  404be4:	ldr	x1, [x26, #344]
  404be8:	ldr	w0, [x19, #80]
  404bec:	bl	4050d0 <ferror@plt+0x2270>
  404bf0:	str	x0, [x21, #120]
  404bf4:	b	404ad0 <ferror@plt+0x1c70>
  404bf8:	cbz	x23, 404ad0 <ferror@plt+0x1c70>
  404bfc:	ldr	x2, [x23, #32]
  404c00:	cmp	x2, #0x1
  404c04:	b.lt	404ad0 <ferror@plt+0x1c70>  // b.tstop
  404c08:	ldr	x0, [sp, #16]
  404c0c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404c10:	add	x1, x1, #0xd5f
  404c14:	bl	4053ac <ferror@plt+0x254c>
  404c18:	b	404ad0 <ferror@plt+0x1c70>
  404c1c:	cbz	x23, 404ad0 <ferror@plt+0x1c70>
  404c20:	ldr	x8, [x23, #56]
  404c24:	tbnz	x8, #63, 404ad0 <ferror@plt+0x1c70>
  404c28:	ldr	w9, [x19, #80]
  404c2c:	mov	w10, #0x4                   	// #4
  404c30:	cmp	w9, #0x3
  404c34:	csel	w0, w10, w9, eq  // eq = none
  404c38:	mov	w9, #0x5180                	// #20864
  404c3c:	movk	w9, #0x1, lsl #16
  404c40:	mul	x1, x8, x9
  404c44:	bl	4050d0 <ferror@plt+0x2270>
  404c48:	str	x0, [x21, #88]
  404c4c:	b	404ad0 <ferror@plt+0x1c70>
  404c50:	cbz	x23, 404f7c <ferror@plt+0x211c>
  404c54:	ldr	x8, [x23, #8]
  404c58:	ldrb	w9, [x8]
  404c5c:	cmp	w9, #0x2a
  404c60:	b.eq	404c6c <ferror@plt+0x1e0c>  // b.none
  404c64:	cmp	w9, #0x21
  404c68:	b.ne	404ad0 <ferror@plt+0x1c70>  // b.any
  404c6c:	add	x0, x8, #0x1
  404c70:	bl	4051f0 <ferror@plt+0x2390>
  404c74:	cbnz	w0, 404ad0 <ferror@plt+0x1c70>
  404c78:	mov	w8, #0x1                   	// #1
  404c7c:	str	w8, [x21, #52]
  404c80:	b	404ad0 <ferror@plt+0x1c70>
  404c84:	ldr	w8, [x20, #16]
  404c88:	str	w8, [x21, #8]
  404c8c:	b	404ad0 <ferror@plt+0x1c70>
  404c90:	ldr	x0, [x20, #24]
  404c94:	cbz	x0, 405030 <ferror@plt+0x21d0>
  404c98:	bl	402aa0 <strdup@plt>
  404c9c:	cbz	x0, 405050 <ferror@plt+0x21f0>
  404ca0:	str	x0, [x21, #32]
  404ca4:	b	404ad0 <ferror@plt+0x1c70>
  404ca8:	cbz	x23, 404f88 <ferror@plt+0x2128>
  404cac:	ldr	x8, [x23, #8]
  404cb0:	ldrb	w9, [x8]
  404cb4:	cmp	w9, #0x21
  404cb8:	b.ne	404ad0 <ferror@plt+0x1c70>  // b.any
  404cbc:	add	x0, x8, #0x1
  404cc0:	bl	4051f0 <ferror@plt+0x2390>
  404cc4:	cbz	w0, 404ad0 <ferror@plt+0x1c70>
  404cc8:	mov	w8, #0x1                   	// #1
  404ccc:	str	w8, [x21, #48]
  404cd0:	b	404ad0 <ferror@plt+0x1c70>
  404cd4:	cbz	x26, 404ad0 <ferror@plt+0x1c70>
  404cd8:	mov	w0, #0x101                 	// #257
  404cdc:	bl	402940 <malloc@plt>
  404ce0:	cbz	x0, 405094 <ferror@plt+0x2234>
  404ce4:	ldr	x8, [sp, #32]
  404ce8:	str	x0, [x21, #136]
  404cec:	ldp	q1, q0, [x8, #32]
  404cf0:	ldp	q3, q2, [x8]
  404cf4:	stp	q1, q0, [x0, #32]
  404cf8:	stp	q3, q2, [x0]
  404cfc:	ldp	q1, q0, [x8, #96]
  404d00:	ldp	q3, q2, [x8, #64]
  404d04:	stp	q1, q0, [x0, #96]
  404d08:	stp	q3, q2, [x0, #64]
  404d0c:	ldp	q1, q0, [x8, #160]
  404d10:	ldp	q3, q2, [x8, #128]
  404d14:	stp	q1, q0, [x0, #160]
  404d18:	stp	q3, q2, [x0, #128]
  404d1c:	ldp	q1, q0, [x8, #224]
  404d20:	ldp	q3, q2, [x8, #192]
  404d24:	strb	wzr, [x0, #256]
  404d28:	stp	q1, q0, [x0, #224]
  404d2c:	stp	q3, q2, [x0, #192]
  404d30:	b	404ad0 <ferror@plt+0x1c70>
  404d34:	ldr	x0, [x20]
  404d38:	cbz	x0, 405030 <ferror@plt+0x21d0>
  404d3c:	bl	402aa0 <strdup@plt>
  404d40:	cbz	x0, 405050 <ferror@plt+0x21f0>
  404d44:	str	x0, [x21]
  404d48:	b	404ad0 <ferror@plt+0x1c70>
  404d4c:	mov	x0, x20
  404d50:	mov	w1, wzr
  404d54:	bl	405f68 <ferror@plt+0x3108>
  404d58:	cmn	w0, #0x1
  404d5c:	mov	w8, #0x2                   	// #2
  404d60:	csel	w8, w8, w0, eq  // eq = none
  404d64:	str	w8, [x21, #184]
  404d68:	b	404ad0 <ferror@plt+0x1c70>
  404d6c:	cbz	x23, 404ad0 <ferror@plt+0x1c70>
  404d70:	ldr	x2, [x23, #40]
  404d74:	tbnz	x2, #63, 404ad0 <ferror@plt+0x1c70>
  404d78:	ldr	x0, [sp]
  404d7c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404d80:	add	x1, x1, #0xd5f
  404d84:	bl	4053ac <ferror@plt+0x254c>
  404d88:	b	404ad0 <ferror@plt+0x1c70>
  404d8c:	cbz	x27, 404ad0 <ferror@plt+0x1c70>
  404d90:	ldr	x1, [x27, #344]
  404d94:	ldr	w0, [x19, #80]
  404d98:	bl	4050d0 <ferror@plt+0x2270>
  404d9c:	str	x0, [x21, #144]
  404da0:	b	404ad0 <ferror@plt+0x1c70>
  404da4:	ldr	x0, [x20, #40]
  404da8:	cbz	x0, 405030 <ferror@plt+0x21d0>
  404dac:	bl	402aa0 <strdup@plt>
  404db0:	cbz	x0, 405050 <ferror@plt+0x21f0>
  404db4:	str	x0, [x21, #168]
  404db8:	b	404ad0 <ferror@plt+0x1c70>
  404dbc:	ldr	x0, [x20, #40]
  404dc0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404dc4:	add	x1, x1, #0xd46
  404dc8:	bl	402d30 <strstr@plt>
  404dcc:	cbz	x0, 404f94 <ferror@plt+0x2134>
  404dd0:	mov	w8, #0x1                   	// #1
  404dd4:	str	w8, [x21, #44]
  404dd8:	b	404ad0 <ferror@plt+0x1c70>
  404ddc:	cbz	x23, 404fd0 <ferror@plt+0x2170>
  404de0:	ldr	x8, [x23, #8]
  404de4:	ldrb	w8, [x8]
  404de8:	cbnz	w8, 404ad0 <ferror@plt+0x1c70>
  404dec:	mov	w8, #0x1                   	// #1
  404df0:	str	w8, [x21, #40]
  404df4:	b	404ad0 <ferror@plt+0x1c70>
  404df8:	cbz	x23, 404fdc <ferror@plt+0x217c>
  404dfc:	ldr	x8, [x23, #8]
  404e00:	ldrb	w9, [x8]
  404e04:	cmp	w9, #0x2a
  404e08:	b.eq	404e14 <ferror@plt+0x1fb4>  // b.none
  404e0c:	cmp	w9, #0x21
  404e10:	b.ne	404e18 <ferror@plt+0x1fb8>  // b.any
  404e14:	ldrb	w9, [x8, #1]!
  404e18:	cmp	w9, #0x24
  404e1c:	b.ne	404fe4 <ferror@plt+0x2184>  // b.any
  404e20:	add	x9, x8, #0x1
  404e24:	ldrsb	w10, [x9]
  404e28:	mov	x11, xzr
  404e2c:	sub	w10, w10, #0x31
  404e30:	cmp	w10, #0x5
  404e34:	b.hi	405018 <ferror@plt+0x21b8>  // b.pmore
  404e38:	adrp	x12, 409000 <ferror@plt+0x61a0>
  404e3c:	add	x12, x12, #0x518
  404e40:	adr	x13, 404e58 <ferror@plt+0x1ff8>
  404e44:	ldrb	w14, [x12, x10]
  404e48:	add	x13, x13, x14, lsl #2
  404e4c:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  404e50:	add	x10, x10, #0xdac
  404e54:	br	x13
  404e58:	ldrb	w10, [x8, #2]!
  404e5c:	cmp	w10, #0x79
  404e60:	mov	x9, x8
  404e64:	b.eq	404e70 <ferror@plt+0x2010>  // b.none
  404e68:	cmp	w10, #0x61
  404e6c:	b.ne	405008 <ferror@plt+0x21a8>  // b.any
  404e70:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  404e74:	add	x10, x10, #0xdb0
  404e78:	b	40500c <ferror@plt+0x21ac>
  404e7c:	cbz	x23, 404ad0 <ferror@plt+0x1c70>
  404e80:	ldr	w8, [x19, #80]
  404e84:	ldr	x9, [x23, #16]
  404e88:	mov	w10, #0x4                   	// #4
  404e8c:	cmp	w8, #0x3
  404e90:	csel	w0, w10, w8, eq  // eq = none
  404e94:	mov	w8, #0x5180                	// #20864
  404e98:	movk	w8, #0x1, lsl #16
  404e9c:	mul	x1, x9, x8
  404ea0:	bl	4050d0 <ferror@plt+0x2270>
  404ea4:	str	x0, [x21, #72]
  404ea8:	b	404ad0 <ferror@plt+0x1c70>
  404eac:	cbz	x27, 404ad0 <ferror@plt+0x1c70>
  404eb0:	mov	w0, #0x21                  	// #33
  404eb4:	bl	402940 <malloc@plt>
  404eb8:	cbz	x0, 4050a8 <ferror@plt+0x2248>
  404ebc:	ldr	x8, [sp, #40]
  404ec0:	str	x0, [x21, #152]
  404ec4:	b	404ee0 <ferror@plt+0x2080>
  404ec8:	cbz	x26, 404ad0 <ferror@plt+0x1c70>
  404ecc:	mov	w0, #0x21                  	// #33
  404ed0:	bl	402940 <malloc@plt>
  404ed4:	cbz	x0, 4050a8 <ferror@plt+0x2248>
  404ed8:	ldr	x8, [sp, #24]
  404edc:	str	x0, [x21, #128]
  404ee0:	ldp	q1, q0, [x8]
  404ee4:	strb	wzr, [x0, #32]
  404ee8:	stp	q1, q0, [x0]
  404eec:	b	404ad0 <ferror@plt+0x1c70>
  404ef0:	cbz	x23, 404ad0 <ferror@plt+0x1c70>
  404ef4:	ldr	x2, [x23, #24]
  404ef8:	cmp	x2, #0x1
  404efc:	b.lt	404ad0 <ferror@plt+0x1c70>  // b.tstop
  404f00:	ldr	x0, [sp, #8]
  404f04:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  404f08:	add	x1, x1, #0xd5f
  404f0c:	bl	4053ac <ferror@plt+0x254c>
  404f10:	b	404ad0 <ferror@plt+0x1c70>
  404f14:	ldr	w25, [x20, #16]
  404f18:	mov	x23, x19
  404f1c:	mov	x19, x24
  404f20:	mov	x24, x28
  404f24:	bl	408fd0 <ferror@plt+0x6170>
  404f28:	mov	w1, w25
  404f2c:	mov	x28, x0
  404f30:	bl	409080 <ferror@plt+0x6220>
  404f34:	mov	w25, #0xffffffff            	// #-1
  404f38:	sub	x1, x29, #0x4
  404f3c:	mov	x0, x28
  404f40:	bl	409094 <ferror@plt+0x6234>
  404f44:	add	w25, w25, #0x1
  404f48:	cbz	w0, 404f38 <ferror@plt+0x20d8>
  404f4c:	mov	x0, x28
  404f50:	bl	409030 <ferror@plt+0x61d0>
  404f54:	ldur	x0, [x29, #-32]
  404f58:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  404f5c:	add	x1, x1, #0x89
  404f60:	mov	w2, w25
  404f64:	bl	4053ac <ferror@plt+0x254c>
  404f68:	mov	x28, x24
  404f6c:	mov	x24, x19
  404f70:	mov	x19, x23
  404f74:	ldp	x23, x25, [x29, #-24]
  404f78:	b	404ad0 <ferror@plt+0x1c70>
  404f7c:	mov	w8, #0x2                   	// #2
  404f80:	str	w8, [x21, #52]
  404f84:	b	404ad0 <ferror@plt+0x1c70>
  404f88:	mov	w8, #0x2                   	// #2
  404f8c:	str	w8, [x21, #48]
  404f90:	b	404ad0 <ferror@plt+0x1c70>
  404f94:	ldr	w8, [x20, #16]
  404f98:	cbz	w8, 404ad0 <ferror@plt+0x1c70>
  404f9c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  404fa0:	add	x0, x0, #0xd41
  404fa4:	mov	w1, wzr
  404fa8:	bl	402b20 <access@plt>
  404fac:	cbz	w0, 404dd0 <ferror@plt+0x1f70>
  404fb0:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  404fb4:	add	x0, x0, #0xd4e
  404fb8:	mov	w1, wzr
  404fbc:	bl	402b20 <access@plt>
  404fc0:	cmp	w0, #0x0
  404fc4:	cset	w8, eq  // eq = none
  404fc8:	str	w8, [x21, #44]
  404fcc:	b	404ad0 <ferror@plt+0x1c70>
  404fd0:	mov	w8, #0x2                   	// #2
  404fd4:	str	w8, [x21, #40]
  404fd8:	b	404ad0 <ferror@plt+0x1c70>
  404fdc:	str	xzr, [x21, #112]
  404fe0:	b	404ad0 <ferror@plt+0x1c70>
  404fe4:	mov	x11, xzr
  404fe8:	str	xzr, [x21, #112]
  404fec:	b	404ad0 <ferror@plt+0x1c70>
  404ff0:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  404ff4:	add	x10, x10, #0xdb9
  404ff8:	b	40500c <ferror@plt+0x21ac>
  404ffc:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  405000:	add	x10, x10, #0xdc1
  405004:	b	40500c <ferror@plt+0x21ac>
  405008:	mov	x10, xzr
  40500c:	ldrb	w8, [x9, #1]
  405010:	cmp	w8, #0x24
  405014:	csel	x11, x10, xzr, eq  // eq = none
  405018:	str	x11, [x21, #112]
  40501c:	b	404ad0 <ferror@plt+0x1c70>
  405020:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405024:	add	x1, x1, #0xd63
  405028:	mov	w0, #0x1                   	// #1
  40502c:	bl	402e30 <err@plt>
  405030:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  405034:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405038:	adrp	x3, 40a000 <ferror@plt+0x71a0>
  40503c:	add	x0, x0, #0xcb7
  405040:	add	x1, x1, #0xcbb
  405044:	add	x3, x3, #0xcce
  405048:	mov	w2, #0x4a                  	// #74
  40504c:	bl	402da0 <__assert_fail@plt>
  405050:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405054:	add	x1, x1, #0xcea
  405058:	mov	w0, #0x1                   	// #1
  40505c:	bl	402e30 <err@plt>
  405060:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405064:	add	x1, x1, #0xd1e
  405068:	mov	w2, #0x5                   	// #5
  40506c:	mov	x0, xzr
  405070:	bl	402d40 <dcgettext@plt>
  405074:	mov	x1, x0
  405078:	mov	w0, #0x1                   	// #1
  40507c:	bl	402e30 <err@plt>
  405080:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405084:	add	x1, x1, #0x66
  405088:	mov	w0, #0x1                   	// #1
  40508c:	mov	x2, x25
  405090:	bl	402e30 <err@plt>
  405094:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405098:	add	x1, x1, #0x66
  40509c:	mov	w0, #0x1                   	// #1
  4050a0:	mov	w2, #0x101                 	// #257
  4050a4:	bl	402e30 <err@plt>
  4050a8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4050ac:	add	x1, x1, #0x66
  4050b0:	mov	w0, #0x1                   	// #1
  4050b4:	mov	w2, #0x21                  	// #33
  4050b8:	bl	402e30 <err@plt>
  4050bc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4050c0:	add	x1, x1, #0x66
  4050c4:	mov	w0, #0x1                   	// #1
  4050c8:	mov	w2, #0xc8                  	// #200
  4050cc:	bl	402e30 <err@plt>
  4050d0:	sub	sp, sp, #0xa0
  4050d4:	sub	w8, w0, #0x1
  4050d8:	stp	x29, x30, [sp, #128]
  4050dc:	add	x29, sp, #0x80
  4050e0:	movi	v0.2d, #0x0
  4050e4:	cmp	w8, #0x3
  4050e8:	str	x19, [sp, #144]
  4050ec:	str	x1, [x29, #24]
  4050f0:	stp	q0, q0, [sp, #96]
  4050f4:	stp	q0, q0, [sp, #64]
  4050f8:	b.hi	4051b4 <ferror@plt+0x2354>  // b.pmore
  4050fc:	adrp	x9, 409000 <ferror@plt+0x61a0>
  405100:	add	x9, x9, #0x51e
  405104:	adr	x10, 405114 <ferror@plt+0x22b4>
  405108:	ldrb	w11, [x9, x8]
  40510c:	add	x10, x10, x11, lsl #2
  405110:	br	x10
  405114:	adrp	x1, 41c000 <ferror@plt+0x191a0>
  405118:	add	x1, x1, #0x430
  40511c:	add	x0, x29, #0x18
  405120:	add	x3, sp, #0x40
  405124:	mov	w2, #0x2                   	// #2
  405128:	mov	w4, #0x40                  	// #64
  40512c:	bl	408ad8 <ferror@plt+0x5c78>
  405130:	b	405158 <ferror@plt+0x22f8>
  405134:	add	x0, x29, #0x18
  405138:	add	x2, sp, #0x40
  40513c:	mov	w1, #0x27                  	// #39
  405140:	b	405150 <ferror@plt+0x22f0>
  405144:	add	x0, x29, #0x18
  405148:	add	x2, sp, #0x40
  40514c:	mov	w1, #0x1                   	// #1
  405150:	mov	w3, #0x40                  	// #64
  405154:	bl	408a44 <ferror@plt+0x5be4>
  405158:	cbnz	w0, 4051d0 <ferror@plt+0x2370>
  40515c:	add	x0, sp, #0x40
  405160:	bl	402aa0 <strdup@plt>
  405164:	cbz	x0, 4051c0 <ferror@plt+0x2360>
  405168:	ldr	x19, [sp, #144]
  40516c:	ldp	x29, x30, [sp, #128]
  405170:	add	sp, sp, #0xa0
  405174:	ret
  405178:	add	x0, x29, #0x18
  40517c:	add	x1, sp, #0x8
  405180:	bl	402800 <localtime_r@plt>
  405184:	add	x0, sp, #0x8
  405188:	add	x1, sp, #0x40
  40518c:	add	x19, sp, #0x40
  405190:	bl	402df0 <asctime_r@plt>
  405194:	add	x0, sp, #0x40
  405198:	bl	402700 <strlen@plt>
  40519c:	add	x8, x19, x0
  4051a0:	ldurb	w9, [x8, #-1]
  4051a4:	cmp	w9, #0xa
  4051a8:	b.ne	40515c <ferror@plt+0x22fc>  // b.any
  4051ac:	sturb	wzr, [x8, #-1]
  4051b0:	b	40515c <ferror@plt+0x22fc>
  4051b4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4051b8:	add	x1, x1, #0xd78
  4051bc:	b	4051d8 <ferror@plt+0x2378>
  4051c0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4051c4:	add	x1, x1, #0xcea
  4051c8:	mov	w0, #0x1                   	// #1
  4051cc:	bl	402e30 <err@plt>
  4051d0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4051d4:	add	x1, x1, #0xd8e
  4051d8:	mov	w2, #0x5                   	// #5
  4051dc:	mov	x0, xzr
  4051e0:	bl	402d40 <dcgettext@plt>
  4051e4:	mov	x1, x0
  4051e8:	mov	w0, #0x1                   	// #1
  4051ec:	bl	402d60 <errx@plt>
  4051f0:	stp	x29, x30, [sp, #-48]!
  4051f4:	str	x21, [sp, #16]
  4051f8:	stp	x20, x19, [sp, #32]
  4051fc:	mov	x29, sp
  405200:	cbz	x0, 40528c <ferror@plt+0x242c>
  405204:	ldrb	w9, [x0]
  405208:	mov	x8, x0
  40520c:	cbz	w9, 405288 <ferror@plt+0x2428>
  405210:	cmp	w9, #0x24
  405214:	b.ne	405374 <ferror@plt+0x2514>  // b.any
  405218:	add	x9, x8, #0x1
  40521c:	ldrsb	w10, [x9]
  405220:	mov	w0, wzr
  405224:	sub	w11, w10, #0x31
  405228:	cmp	w11, #0x5
  40522c:	b.hi	40528c <ferror@plt+0x242c>  // b.pmore
  405230:	adrp	x12, 409000 <ferror@plt+0x61a0>
  405234:	add	x12, x12, #0x522
  405238:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  40523c:	adr	x13, 405254 <ferror@plt+0x23f4>
  405240:	ldrb	w14, [x12, x11]
  405244:	add	x13, x13, x14, lsl #2
  405248:	add	x10, x10, #0xdac
  40524c:	mov	w19, #0x16                  	// #22
  405250:	br	x13
  405254:	ldrb	w10, [x8, #2]!
  405258:	cmp	w10, #0x79
  40525c:	mov	x9, x8
  405260:	b.eq	40526c <ferror@plt+0x240c>  // b.none
  405264:	cmp	w10, #0x61
  405268:	b.ne	405320 <ferror@plt+0x24c0>  // b.any
  40526c:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  405270:	mov	w19, wzr
  405274:	add	x10, x10, #0xdb0
  405278:	ldrb	w8, [x9, #1]
  40527c:	cmp	w8, #0x24
  405280:	b.eq	4052d0 <ferror@plt+0x2470>  // b.none
  405284:	b	405374 <ferror@plt+0x2514>
  405288:	mov	w0, wzr
  40528c:	ldp	x20, x19, [sp, #32]
  405290:	ldr	x21, [sp, #16]
  405294:	ldp	x29, x30, [sp], #48
  405298:	ret
  40529c:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  4052a0:	add	x10, x10, #0xdb9
  4052a4:	mov	w19, #0x2b                  	// #43
  4052a8:	ldrb	w8, [x9, #1]
  4052ac:	cmp	w8, #0x24
  4052b0:	b.eq	4052d0 <ferror@plt+0x2470>  // b.none
  4052b4:	b	405374 <ferror@plt+0x2514>
  4052b8:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  4052bc:	add	x10, x10, #0xdc1
  4052c0:	mov	w19, #0x56                  	// #86
  4052c4:	ldrb	w8, [x9, #1]
  4052c8:	cmp	w8, #0x24
  4052cc:	b.ne	405374 <ferror@plt+0x2514>  // b.any
  4052d0:	cbz	x10, 405374 <ferror@plt+0x2514>
  4052d4:	ldrb	w21, [x9, #2]
  4052d8:	cbz	w21, 405374 <ferror@plt+0x2514>
  4052dc:	add	x20, x9, #0x4
  4052e0:	b	4052ec <ferror@plt+0x248c>
  4052e4:	ldurb	w21, [x20, #-1]
  4052e8:	add	x20, x20, #0x1
  4052ec:	ands	w8, w21, #0xff
  4052f0:	b.eq	405374 <ferror@plt+0x2514>  // b.none
  4052f4:	cmp	w8, #0x24
  4052f8:	b.eq	405338 <ferror@plt+0x24d8>  // b.none
  4052fc:	bl	402b90 <__ctype_b_loc@plt>
  405300:	and	w8, w21, #0xfe
  405304:	cmp	w8, #0x2e
  405308:	b.eq	4052e4 <ferror@plt+0x2484>  // b.none
  40530c:	ldr	x8, [x0]
  405310:	and	x9, x21, #0xff
  405314:	ldrh	w8, [x8, x9, lsl #1]
  405318:	tbnz	w8, #3, 4052e4 <ferror@plt+0x2484>
  40531c:	b	405374 <ferror@plt+0x2514>
  405320:	mov	w19, wzr
  405324:	mov	x10, xzr
  405328:	ldrb	w8, [x9, #1]
  40532c:	cmp	w8, #0x24
  405330:	b.eq	4052d0 <ferror@plt+0x2470>  // b.none
  405334:	b	405374 <ferror@plt+0x2514>
  405338:	ldurb	w21, [x20, #-1]
  40533c:	cbz	w21, 405374 <ferror@plt+0x2514>
  405340:	bl	402b90 <__ctype_b_loc@plt>
  405344:	ldr	x9, [x0]
  405348:	mov	w8, w19
  40534c:	b	40535c <ferror@plt+0x24fc>
  405350:	ldrb	w21, [x20], #1
  405354:	sub	w8, w8, #0x1
  405358:	cbz	w21, 405388 <ferror@plt+0x2528>
  40535c:	and	w10, w21, #0xfe
  405360:	cmp	w10, #0x2e
  405364:	b.eq	405350 <ferror@plt+0x24f0>  // b.none
  405368:	and	x10, x21, #0xff
  40536c:	ldrh	w10, [x9, x10, lsl #1]
  405370:	tbnz	w10, #3, 405350 <ferror@plt+0x24f0>
  405374:	mov	w0, wzr
  405378:	ldp	x20, x19, [sp, #32]
  40537c:	ldr	x21, [sp, #16]
  405380:	ldp	x29, x30, [sp], #48
  405384:	ret
  405388:	cmp	w19, #0x0
  40538c:	cset	w9, eq  // eq = none
  405390:	cmp	w8, #0x0
  405394:	cset	w8, eq  // eq = none
  405398:	orr	w0, w9, w8
  40539c:	ldp	x20, x19, [sp, #32]
  4053a0:	ldr	x21, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #48
  4053a8:	ret
  4053ac:	sub	sp, sp, #0x100
  4053b0:	stp	x29, x30, [sp, #240]
  4053b4:	add	x29, sp, #0xf0
  4053b8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4053bc:	mov	x9, sp
  4053c0:	sub	x10, x29, #0x70
  4053c4:	movk	x8, #0xff80, lsl #32
  4053c8:	add	x11, x29, #0x10
  4053cc:	add	x9, x9, #0x80
  4053d0:	add	x10, x10, #0x30
  4053d4:	stp	x9, x8, [x29, #-16]
  4053d8:	stp	x11, x10, [x29, #-32]
  4053dc:	stp	x2, x3, [x29, #-112]
  4053e0:	stp	x4, x5, [x29, #-96]
  4053e4:	stp	x6, x7, [x29, #-80]
  4053e8:	stp	q1, q2, [sp, #16]
  4053ec:	str	q0, [sp]
  4053f0:	ldp	q0, q1, [x29, #-32]
  4053f4:	sub	x2, x29, #0x40
  4053f8:	stp	q3, q4, [sp, #48]
  4053fc:	stp	q5, q6, [sp, #80]
  405400:	str	q7, [sp, #112]
  405404:	stp	q0, q1, [x29, #-64]
  405408:	bl	402c50 <vasprintf@plt>
  40540c:	tbnz	w0, #31, 40541c <ferror@plt+0x25bc>
  405410:	ldp	x29, x30, [sp, #240]
  405414:	add	sp, sp, #0x100
  405418:	ret
  40541c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405420:	add	x1, x1, #0xdc9
  405424:	mov	w0, #0x1                   	// #1
  405428:	bl	402e30 <err@plt>
  40542c:	sub	sp, sp, #0x50
  405430:	tst	w1, #0xfffffffd
  405434:	stp	x29, x30, [sp, #16]
  405438:	stp	x24, x23, [sp, #32]
  40543c:	stp	x22, x21, [sp, #48]
  405440:	stp	x20, x19, [sp, #64]
  405444:	add	x29, sp, #0x10
  405448:	b.eq	405610 <ferror@plt+0x27b0>  // b.none
  40544c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405450:	ldr	x21, [x0]
  405454:	ldr	x0, [x8, #1104]
  405458:	mov	x1, xzr
  40545c:	bl	402ab0 <scols_table_new_line@plt>
  405460:	cbz	x0, 405654 <ferror@plt+0x27f4>
  405464:	adrp	x22, 41c000 <ferror@plt+0x191a0>
  405468:	ldr	x8, [x22, #1096]
  40546c:	cbz	x8, 405610 <ferror@plt+0x27b0>
  405470:	adrp	x23, 41c000 <ferror@plt+0x191a0>
  405474:	adrp	x24, 409000 <ferror@plt+0x61a0>
  405478:	mov	x19, x0
  40547c:	mov	x20, xzr
  405480:	add	x23, x23, #0x440
  405484:	add	x24, x24, #0x528
  405488:	add	x9, x23, x20, lsl #2
  40548c:	ldr	w9, [x9, #32]
  405490:	cmp	w9, #0x1a
  405494:	b.hi	405628 <ferror@plt+0x27c8>  // b.pmore
  405498:	adr	x10, 4054a8 <ferror@plt+0x2648>
  40549c:	ldrb	w11, [x24, x9]
  4054a0:	add	x10, x10, x11, lsl #2
  4054a4:	br	x10
  4054a8:	ldr	x2, [x21]
  4054ac:	b	4055c4 <ferror@plt+0x2764>
  4054b0:	ldr	x2, [x21, #128]
  4054b4:	b	4055c4 <ferror@plt+0x2764>
  4054b8:	ldp	x0, x1, [x21, #56]
  4054bc:	mov	w2, wzr
  4054c0:	b	405564 <ferror@plt+0x2704>
  4054c4:	ldr	x2, [x21, #16]
  4054c8:	b	4055c4 <ferror@plt+0x2764>
  4054cc:	ldr	x2, [x21, #160]
  4054d0:	b	4055c4 <ferror@plt+0x2764>
  4054d4:	ldr	w2, [x21, #24]
  4054d8:	b	405500 <ferror@plt+0x26a0>
  4054dc:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4054e0:	ldr	w8, [x8, #1088]
  4054e4:	ldrsw	x9, [x21, #52]
  4054e8:	b	4055a8 <ferror@plt+0x2748>
  4054ec:	ldr	x2, [x21, #104]
  4054f0:	b	4055c4 <ferror@plt+0x2764>
  4054f4:	ldr	x2, [x21, #88]
  4054f8:	b	4055c4 <ferror@plt+0x2764>
  4054fc:	ldr	w2, [x21, #8]
  405500:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405504:	add	x1, x1, #0xe58
  405508:	add	x0, sp, #0x8
  40550c:	str	xzr, [sp, #8]
  405510:	bl	4053ac <ferror@plt+0x254c>
  405514:	ldr	x2, [sp, #8]
  405518:	b	40556c <ferror@plt+0x270c>
  40551c:	ldr	x2, [x21, #120]
  405520:	b	4055c4 <ferror@plt+0x2764>
  405524:	ldr	x2, [x21, #32]
  405528:	b	4055c4 <ferror@plt+0x2764>
  40552c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405530:	ldr	w8, [x8, #1088]
  405534:	ldrsw	x9, [x21, #48]
  405538:	b	4055a8 <ferror@plt+0x2748>
  40553c:	ldr	x2, [x21, #136]
  405540:	b	4055c4 <ferror@plt+0x2764>
  405544:	ldr	x2, [x21, #168]
  405548:	b	4055c4 <ferror@plt+0x2764>
  40554c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405550:	ldr	w8, [x8, #1088]
  405554:	ldrsw	x9, [x21, #184]
  405558:	b	4055a8 <ferror@plt+0x2748>
  40555c:	ldp	x0, x1, [x21, #56]
  405560:	mov	w2, #0x1                   	// #1
  405564:	bl	405670 <ferror@plt+0x2810>
  405568:	mov	x2, x0
  40556c:	mov	x0, x19
  405570:	mov	x1, x20
  405574:	bl	402760 <scols_line_refer_data@plt>
  405578:	b	4055d0 <ferror@plt+0x2770>
  40557c:	ldr	x2, [x21, #80]
  405580:	b	4055c4 <ferror@plt+0x2764>
  405584:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405588:	ldr	w8, [x8, #1088]
  40558c:	ldrsw	x9, [x21, #44]
  405590:	b	4055a8 <ferror@plt+0x2748>
  405594:	ldr	x2, [x21, #144]
  405598:	b	4055c4 <ferror@plt+0x2764>
  40559c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4055a0:	ldr	w8, [x8, #1088]
  4055a4:	ldrsw	x9, [x21, #40]
  4055a8:	adrp	x10, 409000 <ferror@plt+0x61a0>
  4055ac:	adrp	x11, 409000 <ferror@plt+0x61a0>
  4055b0:	add	x10, x10, #0xe90
  4055b4:	add	x11, x11, #0xe78
  4055b8:	cmp	w8, #0x6
  4055bc:	csel	x8, x11, x10, eq  // eq = none
  4055c0:	ldr	x2, [x8, x9, lsl #3]
  4055c4:	mov	x0, x19
  4055c8:	mov	x1, x20
  4055cc:	bl	402730 <scols_line_set_data@plt>
  4055d0:	cbnz	w0, 405634 <ferror@plt+0x27d4>
  4055d4:	ldr	x8, [x22, #1096]
  4055d8:	add	x20, x20, #0x1
  4055dc:	cmp	x20, x8
  4055e0:	b.cc	405488 <ferror@plt+0x2628>  // b.lo, b.ul, b.last
  4055e4:	b	405610 <ferror@plt+0x27b0>
  4055e8:	ldr	x2, [x21, #112]
  4055ec:	b	4055c4 <ferror@plt+0x2764>
  4055f0:	ldr	x2, [x21, #72]
  4055f4:	b	4055c4 <ferror@plt+0x2764>
  4055f8:	ldr	x2, [x21, #152]
  4055fc:	b	4055c4 <ferror@plt+0x2764>
  405600:	ldr	x2, [x21, #96]
  405604:	b	4055c4 <ferror@plt+0x2764>
  405608:	ldr	x2, [x21, #192]
  40560c:	b	4055c4 <ferror@plt+0x2764>
  405610:	ldp	x20, x19, [sp, #64]
  405614:	ldp	x22, x21, [sp, #48]
  405618:	ldp	x24, x23, [sp, #32]
  40561c:	ldp	x29, x30, [sp, #16]
  405620:	add	sp, sp, #0x50
  405624:	ret
  405628:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40562c:	add	x1, x1, #0xe1f
  405630:	b	40563c <ferror@plt+0x27dc>
  405634:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405638:	add	x1, x1, #0xe3e
  40563c:	mov	w2, #0x5                   	// #5
  405640:	mov	x0, xzr
  405644:	bl	402d40 <dcgettext@plt>
  405648:	mov	x1, x0
  40564c:	mov	w0, #0x1                   	// #1
  405650:	bl	402e30 <err@plt>
  405654:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405658:	add	x1, x1, #0xe00
  40565c:	mov	w2, #0x5                   	// #5
  405660:	bl	402d40 <dcgettext@plt>
  405664:	mov	x1, x0
  405668:	mov	w0, #0x1                   	// #1
  40566c:	bl	402e30 <err@plt>
  405670:	stp	x29, x30, [sp, #-96]!
  405674:	str	x27, [sp, #16]
  405678:	stp	x26, x25, [sp, #32]
  40567c:	stp	x24, x23, [sp, #48]
  405680:	stp	x22, x21, [sp, #64]
  405684:	stp	x20, x19, [sp, #80]
  405688:	mov	x29, sp
  40568c:	cbz	x1, 405820 <ferror@plt+0x29c0>
  405690:	add	x8, x1, x1, lsl #2
  405694:	lsl	x23, x8, #1
  405698:	mov	x20, x0
  40569c:	mov	x0, x23
  4056a0:	mov	w22, w2
  4056a4:	mov	x19, x1
  4056a8:	bl	402940 <malloc@plt>
  4056ac:	mov	x21, x0
  4056b0:	cbz	x23, 4056b8 <ferror@plt+0x2858>
  4056b4:	cbz	x21, 405858 <ferror@plt+0x29f8>
  4056b8:	mov	x27, xzr
  4056bc:	cbz	w22, 405764 <ferror@plt+0x2904>
  4056c0:	adrp	x25, 40a000 <ferror@plt+0x71a0>
  4056c4:	add	x25, x25, #0xe66
  4056c8:	mov	x24, x21
  4056cc:	mov	x22, x23
  4056d0:	ldr	w0, [x20, x27, lsl #2]
  4056d4:	bl	402dd0 <getgrgid@plt>
  4056d8:	cbnz	x0, 4056fc <ferror@plt+0x289c>
  4056dc:	b	405814 <ferror@plt+0x29b4>
  4056e0:	ldr	w0, [x20, x27, lsl #2]
  4056e4:	sub	x8, x21, x24
  4056e8:	add	x21, x26, x8
  4056ec:	sub	x23, x22, x8
  4056f0:	bl	402dd0 <getgrgid@plt>
  4056f4:	mov	x24, x26
  4056f8:	cbz	x0, 405818 <ferror@plt+0x29b8>
  4056fc:	ldr	x3, [x0]
  405700:	mov	x0, x21
  405704:	mov	x1, x23
  405708:	mov	x2, x25
  40570c:	bl	4028e0 <snprintf@plt>
  405710:	tbnz	w0, #31, 405720 <ferror@plt+0x28c0>
  405714:	mov	w8, w0
  405718:	cmp	x23, x8
  40571c:	b.hi	405740 <ferror@plt+0x28e0>  // b.pmore
  405720:	lsl	x22, x22, #1
  405724:	mov	x0, x24
  405728:	mov	x1, x22
  40572c:	bl	402a80 <realloc@plt>
  405730:	mov	x26, x0
  405734:	cbz	x22, 4056e0 <ferror@plt+0x2880>
  405738:	cbnz	x26, 4056e0 <ferror@plt+0x2880>
  40573c:	b	405844 <ferror@plt+0x29e4>
  405740:	add	x27, x27, #0x1
  405744:	sub	x23, x23, x8
  405748:	cmp	x27, x19
  40574c:	add	x21, x21, x8
  405750:	b.ne	4056d0 <ferror@plt+0x2870>  // b.any
  405754:	cmp	x21, x24
  405758:	b.ls	405824 <ferror@plt+0x29c4>  // b.plast
  40575c:	sturb	wzr, [x21, #-1]
  405760:	b	405824 <ferror@plt+0x29c4>
  405764:	adrp	x25, 40a000 <ferror@plt+0x71a0>
  405768:	add	x25, x25, #0xe62
  40576c:	mov	x26, x21
  405770:	mov	x22, x23
  405774:	b	405794 <ferror@plt+0x2934>
  405778:	mov	x24, x26
  40577c:	mov	w8, w0
  405780:	add	x27, x27, #0x1
  405784:	sub	x23, x23, x8
  405788:	cmp	x27, x19
  40578c:	add	x21, x21, x8
  405790:	b.eq	405754 <ferror@plt+0x28f4>  // b.none
  405794:	ldr	w3, [x20, x27, lsl #2]
  405798:	mov	x0, x21
  40579c:	mov	x1, x23
  4057a0:	mov	x2, x25
  4057a4:	bl	4028e0 <snprintf@plt>
  4057a8:	tbnz	w0, #31, 4057b8 <ferror@plt+0x2958>
  4057ac:	mov	w8, w0
  4057b0:	cmp	x23, x8
  4057b4:	b.hi	405778 <ferror@plt+0x2918>  // b.pmore
  4057b8:	lsl	x22, x22, #1
  4057bc:	mov	x0, x26
  4057c0:	mov	x1, x22
  4057c4:	bl	402a80 <realloc@plt>
  4057c8:	mov	x24, x0
  4057cc:	cbz	x22, 4057d4 <ferror@plt+0x2974>
  4057d0:	cbz	x24, 405844 <ferror@plt+0x29e4>
  4057d4:	ldr	w3, [x20, x27, lsl #2]
  4057d8:	sub	x8, x21, x26
  4057dc:	add	x21, x24, x8
  4057e0:	sub	x23, x22, x8
  4057e4:	mov	x0, x21
  4057e8:	mov	x1, x23
  4057ec:	mov	x2, x25
  4057f0:	bl	4028e0 <snprintf@plt>
  4057f4:	mov	x26, x24
  4057f8:	tbnz	w0, #31, 4057b8 <ferror@plt+0x2958>
  4057fc:	mov	w8, w0
  405800:	cmp	x23, x8
  405804:	mov	x26, x24
  405808:	b.ls	4057b8 <ferror@plt+0x2958>  // b.plast
  40580c:	mov	x26, x24
  405810:	b	40577c <ferror@plt+0x291c>
  405814:	mov	x26, x24
  405818:	mov	x0, x26
  40581c:	bl	402c00 <free@plt>
  405820:	mov	x24, xzr
  405824:	mov	x0, x24
  405828:	ldp	x20, x19, [sp, #80]
  40582c:	ldp	x22, x21, [sp, #64]
  405830:	ldp	x24, x23, [sp, #48]
  405834:	ldp	x26, x25, [sp, #32]
  405838:	ldr	x27, [sp, #16]
  40583c:	ldp	x29, x30, [sp], #96
  405840:	ret
  405844:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405848:	add	x1, x1, #0x66
  40584c:	mov	w0, #0x1                   	// #1
  405850:	mov	x2, x22
  405854:	bl	402e30 <err@plt>
  405858:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40585c:	add	x1, x1, #0x66
  405860:	mov	w0, #0x1                   	// #1
  405864:	mov	x2, x23
  405868:	bl	402e30 <err@plt>
  40586c:	stp	x29, x30, [sp, #-48]!
  405870:	stp	x20, x19, [sp, #32]
  405874:	adrp	x20, 41c000 <ferror@plt+0x191a0>
  405878:	ldr	x19, [x20, #1336]
  40587c:	str	x21, [sp, #16]
  405880:	mov	x29, sp
  405884:	cbz	x19, 4058b0 <ferror@plt+0x2a50>
  405888:	ldp	x0, x21, [x19, #16]
  40588c:	bl	402c00 <free@plt>
  405890:	ldr	x0, [x19]
  405894:	bl	402c00 <free@plt>
  405898:	ldr	x0, [x19, #8]
  40589c:	bl	402c00 <free@plt>
  4058a0:	mov	x0, x19
  4058a4:	bl	402c00 <free@plt>
  4058a8:	mov	x19, x21
  4058ac:	cbnz	x21, 405888 <ferror@plt+0x2a28>
  4058b0:	str	xzr, [x20, #1336]
  4058b4:	ldp	x20, x19, [sp, #32]
  4058b8:	ldr	x21, [sp, #16]
  4058bc:	ldp	x29, x30, [sp], #48
  4058c0:	ret
  4058c4:	stp	x29, x30, [sp, #-96]!
  4058c8:	stp	x28, x27, [sp, #16]
  4058cc:	stp	x26, x25, [sp, #32]
  4058d0:	stp	x24, x23, [sp, #48]
  4058d4:	stp	x22, x21, [sp, #64]
  4058d8:	stp	x20, x19, [sp, #80]
  4058dc:	mov	x29, sp
  4058e0:	sub	sp, sp, #0x2, lsl #12
  4058e4:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  4058e8:	add	x1, x1, #0x124
  4058ec:	mov	x19, x0
  4058f0:	bl	402920 <fopen@plt>
  4058f4:	cbz	x0, 405af4 <ferror@plt+0x2c94>
  4058f8:	mov	x20, x0
  4058fc:	mov	x0, sp
  405900:	mov	w1, #0x2000                	// #8192
  405904:	mov	x2, x20
  405908:	mov	x24, sp
  40590c:	bl	402830 <fgets_unlocked@plt>
  405910:	cbz	x0, 405aec <ferror@plt+0x2c8c>
  405914:	orr	x25, x24, #0x1
  405918:	adrp	x26, 41c000 <ferror@plt+0x191a0>
  40591c:	b	405934 <ferror@plt+0x2ad4>
  405920:	mov	x0, sp
  405924:	mov	w1, #0x2000                	// #8192
  405928:	mov	x2, x20
  40592c:	bl	402830 <fgets_unlocked@plt>
  405930:	cbz	x0, 405aec <ferror@plt+0x2c8c>
  405934:	ldrb	w8, [sp]
  405938:	cmp	w8, #0xa
  40593c:	b.eq	405920 <ferror@plt+0x2ac0>  // b.none
  405940:	cmp	w8, #0x23
  405944:	b.eq	405920 <ferror@plt+0x2ac0>  // b.none
  405948:	mov	x0, sp
  40594c:	mov	w1, #0x23                  	// #35
  405950:	bl	402c90 <strchr@plt>
  405954:	cbz	x0, 405994 <ferror@plt+0x2b34>
  405958:	strb	wzr, [x0]
  40595c:	ldrb	w27, [sp]
  405960:	cbz	w27, 405920 <ferror@plt+0x2ac0>
  405964:	mov	x21, sp
  405968:	bl	402b90 <__ctype_b_loc@plt>
  40596c:	ldr	x9, [x0]
  405970:	mov	x22, x0
  405974:	mov	x8, x25
  405978:	sxtb	x10, w27
  40597c:	ldrh	w10, [x9, x10, lsl #1]
  405980:	tbz	w10, #13, 4059b8 <ferror@plt+0x2b58>
  405984:	ldrb	w27, [x21, #1]!
  405988:	add	x8, x8, #0x1
  40598c:	cbnz	w27, 405978 <ferror@plt+0x2b18>
  405990:	b	405920 <ferror@plt+0x2ac0>
  405994:	mov	x0, sp
  405998:	bl	402700 <strlen@plt>
  40599c:	cbz	x0, 40595c <ferror@plt+0x2afc>
  4059a0:	add	x8, x24, x0
  4059a4:	ldurb	w9, [x8, #-1]
  4059a8:	cmp	w9, #0xa
  4059ac:	b.ne	40595c <ferror@plt+0x2afc>  // b.any
  4059b0:	sturb	wzr, [x8, #-1]
  4059b4:	b	40595c <ferror@plt+0x2afc>
  4059b8:	mov	w10, w27
  4059bc:	and	w11, w10, #0xff
  4059c0:	cmp	w11, #0x3d
  4059c4:	b.eq	4059e4 <ferror@plt+0x2b84>  // b.none
  4059c8:	sxtb	x10, w10
  4059cc:	ldrh	w10, [x9, x10, lsl #1]
  4059d0:	tbnz	w10, #13, 4059e4 <ferror@plt+0x2b84>
  4059d4:	ldrb	w10, [x8], #1
  4059d8:	cbnz	w10, 4059bc <ferror@plt+0x2b5c>
  4059dc:	sub	x23, x8, #0x1
  4059e0:	b	4059fc <ferror@plt+0x2b9c>
  4059e4:	sub	x23, x8, #0x1
  4059e8:	cmp	x23, x21
  4059ec:	b.ls	4059fc <ferror@plt+0x2b9c>  // b.plast
  4059f0:	sturb	wzr, [x8, #-1]
  4059f4:	ldrb	w27, [x21]
  4059f8:	mov	x23, x8
  4059fc:	cmp	x23, x21
  405a00:	b.eq	405920 <ferror@plt+0x2ac0>  // b.none
  405a04:	tst	w27, #0xff
  405a08:	b.eq	405920 <ferror@plt+0x2ac0>  // b.none
  405a0c:	ldrb	w9, [x23]
  405a10:	cbz	w9, 405a44 <ferror@plt+0x2be4>
  405a14:	ldr	x8, [x22]
  405a18:	b	405a24 <ferror@plt+0x2bc4>
  405a1c:	ldrb	w9, [x23, #1]!
  405a20:	cbz	w9, 405a44 <ferror@plt+0x2be4>
  405a24:	sxtb	x10, w9
  405a28:	ldrh	w10, [x8, x10, lsl #1]
  405a2c:	tbnz	w10, #13, 405a1c <ferror@plt+0x2bbc>
  405a30:	and	w9, w9, #0xff
  405a34:	cmp	w9, #0x3d
  405a38:	b.eq	405a1c <ferror@plt+0x2bbc>  // b.none
  405a3c:	cmp	w9, #0x22
  405a40:	b.eq	405a1c <ferror@plt+0x2bbc>  // b.none
  405a44:	mov	x0, x23
  405a48:	bl	402700 <strlen@plt>
  405a4c:	add	x8, x23, x0
  405a50:	sub	x9, x8, #0x1
  405a54:	cmp	x0, #0x0
  405a58:	csel	x8, x9, x8, gt
  405a5c:	b	405a64 <ferror@plt+0x2c04>
  405a60:	strb	wzr, [x8], #-1
  405a64:	cmp	x8, x23
  405a68:	b.ls	405a84 <ferror@plt+0x2c24>  // b.plast
  405a6c:	ldrsb	x9, [x8]
  405a70:	cmp	x9, #0x22
  405a74:	b.eq	405a60 <ferror@plt+0x2c00>  // b.none
  405a78:	ldr	x10, [x22]
  405a7c:	ldrh	w9, [x10, x9, lsl #1]
  405a80:	tbnz	w9, #13, 405a60 <ferror@plt+0x2c00>
  405a84:	mov	w0, #0x20                  	// #32
  405a88:	bl	402940 <malloc@plt>
  405a8c:	cbz	x0, 405b24 <ferror@plt+0x2cc4>
  405a90:	mov	x22, x0
  405a94:	mov	x0, x21
  405a98:	bl	402aa0 <strdup@plt>
  405a9c:	cbz	x0, 405b14 <ferror@plt+0x2cb4>
  405aa0:	ldrb	w8, [x23]
  405aa4:	str	x0, [x22]
  405aa8:	cbz	w8, 405ac4 <ferror@plt+0x2c64>
  405aac:	mov	x0, x23
  405ab0:	bl	402aa0 <strdup@plt>
  405ab4:	cbz	x0, 405b14 <ferror@plt+0x2cb4>
  405ab8:	str	x0, [x22, #8]
  405abc:	cbnz	x19, 405ad0 <ferror@plt+0x2c70>
  405ac0:	b	405b38 <ferror@plt+0x2cd8>
  405ac4:	mov	x0, xzr
  405ac8:	str	x0, [x22, #8]
  405acc:	cbz	x19, 405b38 <ferror@plt+0x2cd8>
  405ad0:	mov	x0, x19
  405ad4:	bl	402aa0 <strdup@plt>
  405ad8:	cbz	x0, 405b14 <ferror@plt+0x2cb4>
  405adc:	ldr	x8, [x26, #1336]
  405ae0:	str	x22, [x26, #1336]
  405ae4:	stp	x0, x8, [x22, #16]
  405ae8:	b	405920 <ferror@plt+0x2ac0>
  405aec:	mov	x0, x20
  405af0:	bl	402910 <fclose@plt>
  405af4:	add	sp, sp, #0x2, lsl #12
  405af8:	ldp	x20, x19, [sp, #80]
  405afc:	ldp	x22, x21, [sp, #64]
  405b00:	ldp	x24, x23, [sp, #48]
  405b04:	ldp	x26, x25, [sp, #32]
  405b08:	ldp	x28, x27, [sp, #16]
  405b0c:	ldp	x29, x30, [sp], #96
  405b10:	ret
  405b14:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405b18:	add	x1, x1, #0xcea
  405b1c:	mov	w0, #0x1                   	// #1
  405b20:	bl	402e30 <err@plt>
  405b24:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405b28:	add	x1, x1, #0x66
  405b2c:	mov	w0, #0x1                   	// #1
  405b30:	mov	w2, #0x20                  	// #32
  405b34:	bl	402e30 <err@plt>
  405b38:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  405b3c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405b40:	adrp	x3, 40a000 <ferror@plt+0x71a0>
  405b44:	add	x0, x0, #0xcb7
  405b48:	add	x1, x1, #0xcbb
  405b4c:	add	x3, x3, #0xcce
  405b50:	mov	w2, #0x4a                  	// #74
  405b54:	bl	402da0 <__assert_fail@plt>
  405b58:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405b5c:	add	x8, x8, #0x540
  405b60:	stp	x0, x1, [x8]
  405b64:	ret
  405b68:	stp	x29, x30, [sp, #-48]!
  405b6c:	stp	x22, x21, [sp, #16]
  405b70:	adrp	x22, 41c000 <ferror@plt+0x191a0>
  405b74:	ldr	x21, [x22, #1336]
  405b78:	stp	x20, x19, [sp, #32]
  405b7c:	mov	w19, w1
  405b80:	mov	x20, x0
  405b84:	mov	x29, sp
  405b88:	cbnz	x21, 405bc4 <ferror@plt+0x2d64>
  405b8c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405b90:	ldr	x8, [x8, #1344]
  405b94:	cbz	x8, 405bb0 <ferror@plt+0x2d50>
  405b98:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  405b9c:	ldr	x0, [x9, #1352]
  405ba0:	blr	x8
  405ba4:	ldr	x21, [x22, #1336]
  405ba8:	cbnz	x21, 405bc4 <ferror@plt+0x2d64>
  405bac:	b	405bfc <ferror@plt+0x2d9c>
  405bb0:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  405bb4:	add	x0, x0, #0xf02
  405bb8:	bl	4058c4 <ferror@plt+0x2a64>
  405bbc:	ldr	x21, [x22, #1336]
  405bc0:	cbz	x21, 405bfc <ferror@plt+0x2d9c>
  405bc4:	ldr	x1, [x21]
  405bc8:	mov	x0, x20
  405bcc:	bl	402a60 <strcasecmp@plt>
  405bd0:	cbz	w0, 405be0 <ferror@plt+0x2d80>
  405bd4:	ldr	x21, [x21, #24]
  405bd8:	cbnz	x21, 405bc4 <ferror@plt+0x2d64>
  405bdc:	b	405bfc <ferror@plt+0x2d9c>
  405be0:	ldr	x0, [x21, #8]
  405be4:	cbz	x0, 405bfc <ferror@plt+0x2d9c>
  405be8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405bec:	add	x1, x1, #0xe5e
  405bf0:	bl	402a60 <strcasecmp@plt>
  405bf4:	cmp	w0, #0x0
  405bf8:	cset	w19, eq  // eq = none
  405bfc:	mov	w0, w19
  405c00:	ldp	x20, x19, [sp, #32]
  405c04:	ldp	x22, x21, [sp, #16]
  405c08:	ldp	x29, x30, [sp], #48
  405c0c:	ret
  405c10:	sub	sp, sp, #0x50
  405c14:	stp	x24, x23, [sp, #32]
  405c18:	adrp	x24, 41c000 <ferror@plt+0x191a0>
  405c1c:	ldr	x23, [x24, #1336]
  405c20:	stp	x20, x19, [sp, #64]
  405c24:	mov	x19, x1
  405c28:	mov	x20, x0
  405c2c:	stp	x29, x30, [sp, #16]
  405c30:	stp	x22, x21, [sp, #48]
  405c34:	add	x29, sp, #0x10
  405c38:	cbnz	x23, 405c5c <ferror@plt+0x2dfc>
  405c3c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405c40:	ldr	x8, [x8, #1344]
  405c44:	cbz	x8, 405cfc <ferror@plt+0x2e9c>
  405c48:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  405c4c:	ldr	x0, [x9, #1352]
  405c50:	blr	x8
  405c54:	ldr	x23, [x24, #1336]
  405c58:	cbz	x23, 405c74 <ferror@plt+0x2e14>
  405c5c:	ldr	x1, [x23]
  405c60:	mov	x0, x20
  405c64:	bl	402a60 <strcasecmp@plt>
  405c68:	cbz	w0, 405c7c <ferror@plt+0x2e1c>
  405c6c:	ldr	x23, [x23, #24]
  405c70:	cbnz	x23, 405c5c <ferror@plt+0x2dfc>
  405c74:	str	xzr, [sp, #8]
  405c78:	b	405d2c <ferror@plt+0x2ecc>
  405c7c:	str	xzr, [sp, #8]
  405c80:	ldr	x22, [x23, #8]
  405c84:	cbz	x22, 405d2c <ferror@plt+0x2ecc>
  405c88:	bl	402db0 <__errno_location@plt>
  405c8c:	mov	x21, x0
  405c90:	str	wzr, [x0]
  405c94:	add	x1, sp, #0x8
  405c98:	mov	x0, x22
  405c9c:	mov	w2, wzr
  405ca0:	bl	4026f0 <strtoul@plt>
  405ca4:	ldr	x8, [sp, #8]
  405ca8:	cbz	x8, 405cbc <ferror@plt+0x2e5c>
  405cac:	ldrb	w8, [x8]
  405cb0:	cbnz	w8, 405cbc <ferror@plt+0x2e5c>
  405cb4:	ldr	w8, [x21]
  405cb8:	cbz	w8, 405d48 <ferror@plt+0x2ee8>
  405cbc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  405cc0:	add	x1, x1, #0xe77
  405cc4:	mov	w2, #0x5                   	// #5
  405cc8:	mov	x0, xzr
  405ccc:	bl	402d40 <dcgettext@plt>
  405cd0:	ldr	x22, [x24, #1336]
  405cd4:	mov	x21, x0
  405cd8:	cbz	x22, 405cf4 <ferror@plt+0x2e94>
  405cdc:	ldr	x1, [x22]
  405ce0:	mov	x0, x20
  405ce4:	bl	402a60 <strcasecmp@plt>
  405ce8:	cbz	w0, 405d14 <ferror@plt+0x2eb4>
  405cec:	ldr	x22, [x22, #24]
  405cf0:	cbnz	x22, 405cdc <ferror@plt+0x2e7c>
  405cf4:	mov	x2, xzr
  405cf8:	b	405d18 <ferror@plt+0x2eb8>
  405cfc:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  405d00:	add	x0, x0, #0xf02
  405d04:	bl	4058c4 <ferror@plt+0x2a64>
  405d08:	ldr	x23, [x24, #1336]
  405d0c:	cbnz	x23, 405c5c <ferror@plt+0x2dfc>
  405d10:	b	405c74 <ferror@plt+0x2e14>
  405d14:	ldr	x2, [x22, #16]
  405d18:	ldr	x4, [x23, #8]
  405d1c:	mov	w0, #0x5                   	// #5
  405d20:	mov	x1, x21
  405d24:	mov	x3, x20
  405d28:	bl	402720 <syslog@plt>
  405d2c:	mov	x0, x19
  405d30:	ldp	x20, x19, [sp, #64]
  405d34:	ldp	x22, x21, [sp, #48]
  405d38:	ldp	x24, x23, [sp, #32]
  405d3c:	ldp	x29, x30, [sp, #16]
  405d40:	add	sp, sp, #0x50
  405d44:	ret
  405d48:	mov	x19, x0
  405d4c:	b	405d2c <ferror@plt+0x2ecc>
  405d50:	stp	x29, x30, [sp, #-48]!
  405d54:	stp	x22, x21, [sp, #16]
  405d58:	adrp	x22, 41c000 <ferror@plt+0x191a0>
  405d5c:	ldr	x21, [x22, #1336]
  405d60:	stp	x20, x19, [sp, #32]
  405d64:	mov	x19, x1
  405d68:	mov	x20, x0
  405d6c:	mov	x29, sp
  405d70:	cbnz	x21, 405dac <ferror@plt+0x2f4c>
  405d74:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405d78:	ldr	x8, [x8, #1344]
  405d7c:	cbz	x8, 405d98 <ferror@plt+0x2f38>
  405d80:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  405d84:	ldr	x0, [x9, #1352]
  405d88:	blr	x8
  405d8c:	ldr	x21, [x22, #1336]
  405d90:	cbnz	x21, 405dac <ferror@plt+0x2f4c>
  405d94:	b	405ddc <ferror@plt+0x2f7c>
  405d98:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  405d9c:	add	x0, x0, #0xf02
  405da0:	bl	4058c4 <ferror@plt+0x2a64>
  405da4:	ldr	x21, [x22, #1336]
  405da8:	cbz	x21, 405ddc <ferror@plt+0x2f7c>
  405dac:	ldr	x1, [x21]
  405db0:	mov	x0, x20
  405db4:	bl	402a60 <strcasecmp@plt>
  405db8:	cbz	w0, 405dc8 <ferror@plt+0x2f68>
  405dbc:	ldr	x21, [x21, #24]
  405dc0:	cbnz	x21, 405dac <ferror@plt+0x2f4c>
  405dc4:	b	405ddc <ferror@plt+0x2f7c>
  405dc8:	ldr	x8, [x21, #8]
  405dcc:	adrp	x9, 40a000 <ferror@plt+0x71a0>
  405dd0:	add	x9, x9, #0x4db
  405dd4:	cmp	x8, #0x0
  405dd8:	csel	x19, x9, x8, eq  // eq = none
  405ddc:	mov	x0, x19
  405de0:	ldp	x20, x19, [sp, #32]
  405de4:	ldp	x22, x21, [sp, #16]
  405de8:	ldp	x29, x30, [sp], #48
  405dec:	ret
  405df0:	stp	x29, x30, [sp, #-64]!
  405df4:	str	x23, [sp, #16]
  405df8:	stp	x22, x21, [sp, #32]
  405dfc:	stp	x20, x19, [sp, #48]
  405e00:	adrp	x23, 41c000 <ferror@plt+0x191a0>
  405e04:	ldr	x22, [x23, #1336]
  405e08:	mov	x20, x2
  405e0c:	mov	x21, x1
  405e10:	mov	x19, x0
  405e14:	mov	x29, sp
  405e18:	cbnz	x22, 405e3c <ferror@plt+0x2fdc>
  405e1c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  405e20:	ldr	x8, [x8, #1344]
  405e24:	cbz	x8, 405f18 <ferror@plt+0x30b8>
  405e28:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  405e2c:	ldr	x0, [x9, #1352]
  405e30:	blr	x8
  405e34:	ldr	x22, [x23, #1336]
  405e38:	cbz	x22, 405e54 <ferror@plt+0x2ff4>
  405e3c:	ldr	x1, [x22]
  405e40:	mov	x0, x21
  405e44:	bl	402a60 <strcasecmp@plt>
  405e48:	cbz	w0, 405e70 <ferror@plt+0x3010>
  405e4c:	ldr	x22, [x22, #24]
  405e50:	cbnz	x22, 405e3c <ferror@plt+0x2fdc>
  405e54:	mov	x21, x20
  405e58:	cbz	x20, 405ed8 <ferror@plt+0x3078>
  405e5c:	mov	w1, #0x3d                  	// #61
  405e60:	mov	x0, x21
  405e64:	bl	402c90 <strchr@plt>
  405e68:	cbnz	x0, 405e94 <ferror@plt+0x3034>
  405e6c:	b	405eb4 <ferror@plt+0x3054>
  405e70:	ldr	x8, [x22, #8]
  405e74:	adrp	x9, 40a000 <ferror@plt+0x71a0>
  405e78:	add	x9, x9, #0x4db
  405e7c:	cmp	x8, #0x0
  405e80:	csel	x21, x9, x8, eq  // eq = none
  405e84:	mov	w1, #0x3d                  	// #61
  405e88:	mov	x0, x21
  405e8c:	bl	402c90 <strchr@plt>
  405e90:	cbz	x0, 405eb4 <ferror@plt+0x3054>
  405e94:	mov	x22, x0
  405e98:	mov	x0, x19
  405e9c:	bl	402700 <strlen@plt>
  405ea0:	mov	x2, x0
  405ea4:	mov	x0, x21
  405ea8:	mov	x1, x19
  405eac:	bl	402970 <strncmp@plt>
  405eb0:	cbz	w0, 405ef0 <ferror@plt+0x3090>
  405eb4:	mov	x1, x21
  405eb8:	cbz	x21, 405ed8 <ferror@plt+0x3078>
  405ebc:	mov	x0, x19
  405ec0:	ldp	x20, x19, [sp, #48]
  405ec4:	ldp	x22, x21, [sp, #32]
  405ec8:	ldr	x23, [sp, #16]
  405ecc:	mov	w2, #0x1                   	// #1
  405ed0:	ldp	x29, x30, [sp], #64
  405ed4:	b	402810 <setenv@plt>
  405ed8:	ldp	x20, x19, [sp, #48]
  405edc:	ldp	x22, x21, [sp, #32]
  405ee0:	ldr	x23, [sp, #16]
  405ee4:	mov	w0, #0xffffffff            	// #-1
  405ee8:	ldp	x29, x30, [sp], #64
  405eec:	ret
  405ef0:	mov	x1, x22
  405ef4:	ldrb	w8, [x1, #1]!
  405ef8:	cbz	w8, 405eb4 <ferror@plt+0x3054>
  405efc:	cmp	w8, #0x22
  405f00:	b.ne	405f0c <ferror@plt+0x30ac>  // b.any
  405f04:	ldrb	w8, [x22, #2]!
  405f08:	mov	x1, x22
  405f0c:	mov	x21, x20
  405f10:	cbnz	w8, 405ebc <ferror@plt+0x305c>
  405f14:	b	405eb4 <ferror@plt+0x3054>
  405f18:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  405f1c:	add	x0, x0, #0xf02
  405f20:	bl	4058c4 <ferror@plt+0x2a64>
  405f24:	ldr	x22, [x23, #1336]
  405f28:	cbnz	x22, 405e3c <ferror@plt+0x2fdc>
  405f2c:	b	405e54 <ferror@plt+0x2ff4>
  405f30:	stp	x29, x30, [sp, #-32]!
  405f34:	str	x19, [sp, #16]
  405f38:	mov	x29, sp
  405f3c:	bl	402950 <open@plt>
  405f40:	mov	w19, w0
  405f44:	cmn	w0, #0x1
  405f48:	b.eq	405f54 <ferror@plt+0x30f4>  // b.none
  405f4c:	mov	w0, w19
  405f50:	bl	402ae0 <close@plt>
  405f54:	cmn	w19, #0x1
  405f58:	ldr	x19, [sp, #16]
  405f5c:	csetm	w0, eq  // eq = none
  405f60:	ldp	x29, x30, [sp], #32
  405f64:	ret
  405f68:	stp	x29, x30, [sp, #-96]!
  405f6c:	stp	x28, x27, [sp, #16]
  405f70:	stp	x26, x25, [sp, #32]
  405f74:	stp	x24, x23, [sp, #48]
  405f78:	stp	x22, x21, [sp, #64]
  405f7c:	stp	x20, x19, [sp, #80]
  405f80:	mov	x29, sp
  405f84:	sub	sp, sp, #0x2, lsl #12
  405f88:	sub	sp, sp, #0xa0
  405f8c:	adrp	x8, 40a000 <ferror@plt+0x71a0>
  405f90:	add	x8, x8, #0xf18
  405f94:	adrp	x21, 41c000 <ferror@plt+0x191a0>
  405f98:	ldr	q0, [x8]
  405f9c:	ldr	x8, [x8, #16]
  405fa0:	ldr	x22, [x21, #1336]
  405fa4:	mov	w20, w1
  405fa8:	mov	x19, x0
  405fac:	stur	q0, [x29, #-32]
  405fb0:	stur	x8, [x29, #-16]
  405fb4:	cbz	x22, 406008 <ferror@plt+0x31a8>
  405fb8:	adrp	x21, 40a000 <ferror@plt+0x71a0>
  405fbc:	adrp	x23, 40a000 <ferror@plt+0x71a0>
  405fc0:	add	x21, x21, #0xebe
  405fc4:	add	x23, x23, #0xea3
  405fc8:	ldr	x1, [x22]
  405fcc:	mov	x0, x21
  405fd0:	bl	402a60 <strcasecmp@plt>
  405fd4:	cbz	w0, 405fe4 <ferror@plt+0x3184>
  405fd8:	ldr	x22, [x22, #24]
  405fdc:	cbnz	x22, 405fc8 <ferror@plt+0x3168>
  405fe0:	b	406048 <ferror@plt+0x31e8>
  405fe4:	ldr	x8, [x22, #8]
  405fe8:	adrp	x9, 40a000 <ferror@plt+0x71a0>
  405fec:	add	x9, x9, #0x4db
  405ff0:	cmp	x8, #0x0
  405ff4:	csel	x23, x9, x8, eq  // eq = none
  405ff8:	ldrb	w8, [x23]
  405ffc:	cbz	w8, 40619c <ferror@plt+0x333c>
  406000:	stp	x23, xzr, [x29, #-32]
  406004:	b	406048 <ferror@plt+0x31e8>
  406008:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  40600c:	ldr	x8, [x8, #1344]
  406010:	cbz	x8, 40602c <ferror@plt+0x31cc>
  406014:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406018:	ldr	x0, [x9, #1352]
  40601c:	blr	x8
  406020:	ldr	x22, [x21, #1336]
  406024:	cbnz	x22, 405fb8 <ferror@plt+0x3158>
  406028:	b	406040 <ferror@plt+0x31e0>
  40602c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  406030:	add	x0, x0, #0xf02
  406034:	bl	4058c4 <ferror@plt+0x2a64>
  406038:	ldr	x22, [x21, #1336]
  40603c:	cbnz	x22, 405fb8 <ferror@plt+0x3158>
  406040:	adrp	x23, 40a000 <ferror@plt+0x71a0>
  406044:	add	x23, x23, #0xea3
  406048:	sub	x8, x29, #0x20
  40604c:	adrp	x21, 40b000 <ferror@plt+0x81a0>
  406050:	adrp	x22, 40a000 <ferror@plt+0x71a0>
  406054:	add	x26, x19, #0x28
  406058:	add	x21, x21, #0x124
  40605c:	orr	x27, x8, #0x8
  406060:	add	x22, x22, #0xecd
  406064:	b	406084 <ferror@plt+0x3224>
  406068:	mov	x2, sp
  40606c:	mov	w0, wzr
  406070:	mov	x1, x23
  406074:	bl	402dc0 <__xstat@plt>
  406078:	cbz	w0, 4060e8 <ferror@plt+0x3288>
  40607c:	ldr	x23, [x27], #8
  406080:	cbz	x23, 40619c <ferror@plt+0x333c>
  406084:	ldrb	w8, [x23]
  406088:	cmp	w8, #0x2f
  40608c:	b.eq	406068 <ferror@plt+0x3208>  // b.none
  406090:	ldr	x24, [x19, #32]
  406094:	mov	x0, x24
  406098:	bl	402700 <strlen@plt>
  40609c:	add	x8, x0, #0xa
  4060a0:	cmp	x8, #0x2, lsl #12
  4060a4:	b.hi	40607c <ferror@plt+0x321c>  // b.pmore
  4060a8:	add	x0, sp, #0x80
  4060ac:	mov	x1, x22
  4060b0:	mov	x2, x24
  4060b4:	mov	x3, x23
  4060b8:	bl	402840 <sprintf@plt>
  4060bc:	cbz	w20, 406104 <ferror@plt+0x32a4>
  4060c0:	bl	402850 <getuid@plt>
  4060c4:	mov	w24, w0
  4060c8:	bl	402790 <getegid@plt>
  4060cc:	ldr	w1, [x19, #20]
  4060d0:	mov	w23, w0
  4060d4:	mov	w0, #0xffffffff            	// #-1
  4060d8:	bl	402c60 <setregid@plt>
  4060dc:	cbz	w0, 40612c <ferror@plt+0x32cc>
  4060e0:	mov	w25, wzr
  4060e4:	b	406164 <ferror@plt+0x3304>
  4060e8:	ldr	x8, [sp, #48]
  4060ec:	cbz	x8, 406194 <ferror@plt+0x3334>
  4060f0:	mov	x0, x23
  4060f4:	mov	x1, x21
  4060f8:	bl	402920 <fopen@plt>
  4060fc:	cbz	x0, 40607c <ferror@plt+0x321c>
  406100:	b	4061c8 <ferror@plt+0x3368>
  406104:	add	x0, sp, #0x80
  406108:	mov	w1, wzr
  40610c:	bl	402950 <open@plt>
  406110:	cmn	w0, #0x1
  406114:	b.ne	406238 <ferror@plt+0x33d8>  // b.any
  406118:	bl	402db0 <__errno_location@plt>
  40611c:	ldr	w8, [x0]
  406120:	cmp	w8, #0xd
  406124:	b.ne	40607c <ferror@plt+0x321c>  // b.any
  406128:	b	406254 <ferror@plt+0x33f4>
  40612c:	ldr	w1, [x19, #16]
  406130:	bl	402be0 <setreuid@plt>
  406134:	mov	w25, wzr
  406138:	cbnz	w0, 406164 <ferror@plt+0x3304>
  40613c:	add	x0, sp, #0x80
  406140:	mov	w1, wzr
  406144:	bl	402950 <open@plt>
  406148:	mov	w25, w0
  40614c:	cmn	w0, #0x1
  406150:	b.eq	40615c <ferror@plt+0x32fc>  // b.none
  406154:	mov	w0, w25
  406158:	bl	402ae0 <close@plt>
  40615c:	cmn	w25, #0x1
  406160:	cset	w25, ne  // ne = any
  406164:	mov	w0, wzr
  406168:	bl	4026d0 <setuid@plt>
  40616c:	cbnz	w0, 40625c <ferror@plt+0x33fc>
  406170:	mov	w0, w24
  406174:	mov	w1, wzr
  406178:	bl	402be0 <setreuid@plt>
  40617c:	cbnz	w0, 40625c <ferror@plt+0x33fc>
  406180:	mov	w0, #0xffffffff            	// #-1
  406184:	mov	w1, w23
  406188:	bl	402c60 <setregid@plt>
  40618c:	cbnz	w0, 40625c <ferror@plt+0x33fc>
  406190:	cbz	w25, 40607c <ferror@plt+0x321c>
  406194:	mov	w19, #0x1                   	// #1
  406198:	b	4061a0 <ferror@plt+0x3340>
  40619c:	mov	w19, wzr
  4061a0:	mov	w0, w19
  4061a4:	add	sp, sp, #0x2, lsl #12
  4061a8:	add	sp, sp, #0xa0
  4061ac:	ldp	x20, x19, [sp, #80]
  4061b0:	ldp	x22, x21, [sp, #64]
  4061b4:	ldp	x24, x23, [sp, #48]
  4061b8:	ldp	x26, x25, [sp, #32]
  4061bc:	ldp	x28, x27, [sp, #16]
  4061c0:	ldp	x29, x30, [sp], #96
  4061c4:	ret
  4061c8:	mov	x23, x0
  4061cc:	add	x20, sp, #0x80
  4061d0:	b	4061e8 <ferror@plt+0x3388>
  4061d4:	mov	x8, x19
  4061d8:	ldr	x1, [x8]
  4061dc:	add	x0, sp, #0x80
  4061e0:	bl	402b60 <strcmp@plt>
  4061e4:	cbz	w0, 406230 <ferror@plt+0x33d0>
  4061e8:	add	x0, sp, #0x80
  4061ec:	mov	w1, #0x2000                	// #8192
  4061f0:	mov	x2, x23
  4061f4:	bl	402830 <fgets_unlocked@plt>
  4061f8:	cbz	x0, 406244 <ferror@plt+0x33e4>
  4061fc:	ldrb	w8, [sp, #128]
  406200:	cbz	w8, 4061d4 <ferror@plt+0x3374>
  406204:	add	x0, sp, #0x80
  406208:	bl	402700 <strlen@plt>
  40620c:	add	x8, x0, x20
  406210:	sturb	wzr, [x8, #-1]
  406214:	ldrb	w8, [sp, #128]
  406218:	cmp	w8, #0x2f
  40621c:	csel	x8, x26, x19, eq  // eq = none
  406220:	ldr	x1, [x8]
  406224:	add	x0, sp, #0x80
  406228:	bl	402b60 <strcmp@plt>
  40622c:	cbnz	w0, 4061e8 <ferror@plt+0x3388>
  406230:	mov	w19, #0x1                   	// #1
  406234:	b	406248 <ferror@plt+0x33e8>
  406238:	bl	402ae0 <close@plt>
  40623c:	mov	w19, #0x1                   	// #1
  406240:	b	4061a0 <ferror@plt+0x3340>
  406244:	mov	w19, wzr
  406248:	mov	x0, x23
  40624c:	bl	402910 <fclose@plt>
  406250:	b	4061a0 <ferror@plt+0x3340>
  406254:	mov	w19, #0xffffffff            	// #-1
  406258:	b	4061a0 <ferror@plt+0x3340>
  40625c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406260:	add	x1, x1, #0xed3
  406264:	mov	w2, #0x5                   	// #5
  406268:	mov	x0, xzr
  40626c:	bl	402d40 <dcgettext@plt>
  406270:	mov	x1, x0
  406274:	mov	w0, #0x1                   	// #1
  406278:	bl	402720 <syslog@plt>
  40627c:	mov	w0, #0x1                   	// #1
  406280:	bl	402740 <exit@plt>
  406284:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406288:	str	w0, [x8, #1008]
  40628c:	ret
  406290:	sub	sp, sp, #0x70
  406294:	stp	x29, x30, [sp, #16]
  406298:	stp	x28, x27, [sp, #32]
  40629c:	stp	x26, x25, [sp, #48]
  4062a0:	stp	x24, x23, [sp, #64]
  4062a4:	stp	x22, x21, [sp, #80]
  4062a8:	stp	x20, x19, [sp, #96]
  4062ac:	add	x29, sp, #0x10
  4062b0:	str	xzr, [x1]
  4062b4:	cbz	x0, 4062f8 <ferror@plt+0x3498>
  4062b8:	ldrb	w22, [x0]
  4062bc:	mov	x20, x0
  4062c0:	cbz	x22, 4062f8 <ferror@plt+0x3498>
  4062c4:	mov	x21, x2
  4062c8:	mov	x19, x1
  4062cc:	bl	402b90 <__ctype_b_loc@plt>
  4062d0:	ldr	x8, [x0]
  4062d4:	mov	x23, x0
  4062d8:	ldrh	w9, [x8, x22, lsl #1]
  4062dc:	tbz	w9, #13, 4062f0 <ferror@plt+0x3490>
  4062e0:	add	x9, x20, #0x1
  4062e4:	ldrb	w22, [x9], #1
  4062e8:	ldrh	w10, [x8, x22, lsl #1]
  4062ec:	tbnz	w10, #13, 4062e4 <ferror@plt+0x3484>
  4062f0:	cmp	w22, #0x2d
  4062f4:	b.ne	40632c <ferror@plt+0x34cc>  // b.any
  4062f8:	mov	w22, #0xffffffea            	// #-22
  4062fc:	neg	w19, w22
  406300:	bl	402db0 <__errno_location@plt>
  406304:	str	w19, [x0]
  406308:	mov	w0, w22
  40630c:	ldp	x20, x19, [sp, #96]
  406310:	ldp	x22, x21, [sp, #80]
  406314:	ldp	x24, x23, [sp, #64]
  406318:	ldp	x26, x25, [sp, #48]
  40631c:	ldp	x28, x27, [sp, #32]
  406320:	ldp	x29, x30, [sp, #16]
  406324:	add	sp, sp, #0x70
  406328:	ret
  40632c:	bl	402db0 <__errno_location@plt>
  406330:	mov	x24, x0
  406334:	str	wzr, [x0]
  406338:	add	x1, sp, #0x8
  40633c:	mov	x0, x20
  406340:	mov	w2, wzr
  406344:	mov	w3, wzr
  406348:	str	xzr, [sp, #8]
  40634c:	bl	402a30 <__strtoul_internal@plt>
  406350:	ldr	x25, [sp, #8]
  406354:	ldr	w8, [x24]
  406358:	cmp	x25, x20
  40635c:	b.eq	4064dc <ferror@plt+0x367c>  // b.none
  406360:	add	x9, x0, #0x1
  406364:	mov	x20, x0
  406368:	cmp	x9, #0x1
  40636c:	b.hi	406374 <ferror@plt+0x3514>  // b.pmore
  406370:	cbnz	w8, 4064e0 <ferror@plt+0x3680>
  406374:	cbz	x25, 4064ec <ferror@plt+0x368c>
  406378:	ldrb	w8, [x25]
  40637c:	cbz	w8, 4064ec <ferror@plt+0x368c>
  406380:	mov	w27, wzr
  406384:	mov	x28, xzr
  406388:	b	406398 <ferror@plt+0x3538>
  40638c:	mov	x28, xzr
  406390:	str	x22, [sp, #8]
  406394:	mov	x25, x22
  406398:	ldrb	w8, [x25, #1]
  40639c:	cmp	w8, #0x61
  4063a0:	b.le	4063d0 <ferror@plt+0x3570>
  4063a4:	cmp	w8, #0x62
  4063a8:	b.eq	4063d8 <ferror@plt+0x3578>  // b.none
  4063ac:	cmp	w8, #0x69
  4063b0:	b.ne	4063e8 <ferror@plt+0x3588>  // b.any
  4063b4:	ldrb	w8, [x25, #2]
  4063b8:	orr	w8, w8, #0x20
  4063bc:	cmp	w8, #0x62
  4063c0:	b.ne	4063e8 <ferror@plt+0x3588>  // b.any
  4063c4:	ldrb	w8, [x25, #3]
  4063c8:	cbnz	w8, 4063e8 <ferror@plt+0x3588>
  4063cc:	b	4064fc <ferror@plt+0x369c>
  4063d0:	cmp	w8, #0x42
  4063d4:	b.ne	4063e4 <ferror@plt+0x3584>  // b.any
  4063d8:	ldrb	w8, [x25, #2]
  4063dc:	cbnz	w8, 4063e8 <ferror@plt+0x3588>
  4063e0:	b	406504 <ferror@plt+0x36a4>
  4063e4:	cbz	w8, 4064fc <ferror@plt+0x369c>
  4063e8:	bl	4028f0 <localeconv@plt>
  4063ec:	cbz	x0, 40640c <ferror@plt+0x35ac>
  4063f0:	ldr	x22, [x0]
  4063f4:	cbz	x22, 406418 <ferror@plt+0x35b8>
  4063f8:	mov	x0, x22
  4063fc:	bl	402700 <strlen@plt>
  406400:	mov	x26, x0
  406404:	mov	w8, #0x1                   	// #1
  406408:	b	406420 <ferror@plt+0x35c0>
  40640c:	mov	w8, wzr
  406410:	mov	x22, xzr
  406414:	b	40641c <ferror@plt+0x35bc>
  406418:	mov	w8, wzr
  40641c:	mov	x26, xzr
  406420:	cbnz	x28, 4062f8 <ferror@plt+0x3498>
  406424:	ldrb	w9, [x25]
  406428:	eor	w8, w8, #0x1
  40642c:	cmp	w9, #0x0
  406430:	cset	w9, eq  // eq = none
  406434:	orr	w8, w8, w9
  406438:	tbnz	w8, #0, 4062f8 <ferror@plt+0x3498>
  40643c:	mov	x0, x22
  406440:	mov	x1, x25
  406444:	mov	x2, x26
  406448:	bl	402970 <strncmp@plt>
  40644c:	cbnz	w0, 4062f8 <ferror@plt+0x3498>
  406450:	add	x22, x25, x26
  406454:	ldrb	w8, [x22]
  406458:	cmp	w8, #0x30
  40645c:	b.ne	406470 <ferror@plt+0x3610>  // b.any
  406460:	ldrb	w8, [x22, #1]!
  406464:	add	w27, w27, #0x1
  406468:	cmp	w8, #0x30
  40646c:	b.eq	406460 <ferror@plt+0x3600>  // b.none
  406470:	ldr	x9, [x23]
  406474:	sxtb	x8, w8
  406478:	ldrh	w8, [x9, x8, lsl #1]
  40647c:	tbz	w8, #11, 40638c <ferror@plt+0x352c>
  406480:	add	x1, sp, #0x8
  406484:	mov	x0, x22
  406488:	mov	w2, wzr
  40648c:	mov	w3, wzr
  406490:	str	wzr, [x24]
  406494:	str	xzr, [sp, #8]
  406498:	bl	402a30 <__strtoul_internal@plt>
  40649c:	ldr	x25, [sp, #8]
  4064a0:	ldr	w8, [x24]
  4064a4:	cmp	x25, x22
  4064a8:	b.eq	4064dc <ferror@plt+0x367c>  // b.none
  4064ac:	add	x9, x0, #0x1
  4064b0:	cmp	x9, #0x1
  4064b4:	b.hi	4064bc <ferror@plt+0x365c>  // b.pmore
  4064b8:	cbnz	w8, 4064e0 <ferror@plt+0x3680>
  4064bc:	mov	x28, xzr
  4064c0:	cbz	x0, 406398 <ferror@plt+0x3538>
  4064c4:	cbz	x25, 4062f8 <ferror@plt+0x3498>
  4064c8:	ldrb	w8, [x25]
  4064cc:	mov	w22, #0xffffffea            	// #-22
  4064d0:	mov	x28, x0
  4064d4:	cbnz	w8, 406398 <ferror@plt+0x3538>
  4064d8:	b	4062fc <ferror@plt+0x349c>
  4064dc:	cbz	w8, 4062f8 <ferror@plt+0x3498>
  4064e0:	neg	w22, w8
  4064e4:	tbz	w22, #31, 406308 <ferror@plt+0x34a8>
  4064e8:	b	4062fc <ferror@plt+0x349c>
  4064ec:	mov	w22, wzr
  4064f0:	str	x20, [x19]
  4064f4:	tbz	w22, #31, 406308 <ferror@plt+0x34a8>
  4064f8:	b	4062fc <ferror@plt+0x349c>
  4064fc:	mov	w24, #0x400                 	// #1024
  406500:	b	406508 <ferror@plt+0x36a8>
  406504:	mov	w24, #0x3e8                 	// #1000
  406508:	ldrsb	w22, [x25]
  40650c:	adrp	x23, 40a000 <ferror@plt+0x71a0>
  406510:	add	x23, x23, #0xf3c
  406514:	mov	w2, #0x9                   	// #9
  406518:	mov	x0, x23
  40651c:	mov	w1, w22
  406520:	bl	402d00 <memchr@plt>
  406524:	cbnz	x0, 406544 <ferror@plt+0x36e4>
  406528:	adrp	x23, 40a000 <ferror@plt+0x71a0>
  40652c:	add	x23, x23, #0xf45
  406530:	mov	w2, #0x9                   	// #9
  406534:	mov	x0, x23
  406538:	mov	w1, w22
  40653c:	bl	402d00 <memchr@plt>
  406540:	cbz	x0, 4062f8 <ferror@plt+0x3498>
  406544:	sub	w8, w0, w23
  406548:	adds	w8, w8, #0x1
  40654c:	b.cs	406570 <ferror@plt+0x3710>  // b.hs, b.nlast
  406550:	mvn	w9, w0
  406554:	add	w9, w9, w23
  406558:	umulh	x10, x24, x20
  40655c:	cmp	xzr, x10
  406560:	b.ne	406578 <ferror@plt+0x3718>  // b.any
  406564:	adds	w9, w9, #0x1
  406568:	mul	x20, x20, x24
  40656c:	b.cc	406558 <ferror@plt+0x36f8>  // b.lo, b.ul, b.last
  406570:	mov	w22, wzr
  406574:	b	40657c <ferror@plt+0x371c>
  406578:	mov	w22, #0xffffffde            	// #-34
  40657c:	cbz	x21, 406584 <ferror@plt+0x3724>
  406580:	str	w8, [x21]
  406584:	cbz	x28, 4064f0 <ferror@plt+0x3690>
  406588:	cbz	w8, 4064f0 <ferror@plt+0x3690>
  40658c:	mvn	w8, w0
  406590:	add	w9, w8, w23
  406594:	mov	w8, #0x1                   	// #1
  406598:	umulh	x10, x24, x8
  40659c:	cmp	xzr, x10
  4065a0:	b.ne	4065b0 <ferror@plt+0x3750>  // b.any
  4065a4:	adds	w9, w9, #0x1
  4065a8:	mul	x8, x8, x24
  4065ac:	b.cc	406598 <ferror@plt+0x3738>  // b.lo, b.ul, b.last
  4065b0:	mov	w9, #0xa                   	// #10
  4065b4:	cmp	x28, #0xb
  4065b8:	b.cc	4065cc <ferror@plt+0x376c>  // b.lo, b.ul, b.last
  4065bc:	add	x9, x9, x9, lsl #2
  4065c0:	lsl	x9, x9, #1
  4065c4:	cmp	x9, x28
  4065c8:	b.cc	4065bc <ferror@plt+0x375c>  // b.lo, b.ul, b.last
  4065cc:	cmp	w27, #0x1
  4065d0:	b.lt	40667c <ferror@plt+0x381c>  // b.tstop
  4065d4:	cmp	w27, #0x3
  4065d8:	b.hi	4065e4 <ferror@plt+0x3784>  // b.pmore
  4065dc:	mov	w10, wzr
  4065e0:	b	406668 <ferror@plt+0x3808>
  4065e4:	mov	w10, #0x1                   	// #1
  4065e8:	dup	v0.2d, x10
  4065ec:	and	w10, w27, #0xfffffffc
  4065f0:	mov	v1.16b, v0.16b
  4065f4:	mov	v1.d[0], x9
  4065f8:	mov	w9, w10
  4065fc:	fmov	x12, d1
  406600:	mov	x11, v1.d[1]
  406604:	add	x12, x12, x12, lsl #2
  406608:	fmov	x13, d0
  40660c:	lsl	x12, x12, #1
  406610:	add	x11, x11, x11, lsl #2
  406614:	add	x13, x13, x13, lsl #2
  406618:	mov	x14, v0.d[1]
  40661c:	fmov	d1, x12
  406620:	lsl	x11, x11, #1
  406624:	lsl	x13, x13, #1
  406628:	mov	v1.d[1], x11
  40662c:	add	x11, x14, x14, lsl #2
  406630:	fmov	d0, x13
  406634:	lsl	x11, x11, #1
  406638:	subs	w9, w9, #0x4
  40663c:	mov	v0.d[1], x11
  406640:	b.ne	4065fc <ferror@plt+0x379c>  // b.any
  406644:	mov	x9, v1.d[1]
  406648:	mov	x11, v0.d[1]
  40664c:	fmov	x12, d1
  406650:	fmov	x13, d0
  406654:	mul	x12, x13, x12
  406658:	mul	x9, x11, x9
  40665c:	cmp	w27, w10
  406660:	mul	x9, x12, x9
  406664:	b.eq	40667c <ferror@plt+0x381c>  // b.none
  406668:	sub	w10, w27, w10
  40666c:	add	x9, x9, x9, lsl #2
  406670:	subs	w10, w10, #0x1
  406674:	lsl	x9, x9, #1
  406678:	b.ne	40666c <ferror@plt+0x380c>  // b.any
  40667c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  406680:	mov	w12, #0x1                   	// #1
  406684:	movk	x10, #0xcccd
  406688:	mov	w11, #0xa                   	// #10
  40668c:	b	4066a0 <ferror@plt+0x3840>
  406690:	cmp	x28, #0x9
  406694:	mov	x28, x13
  406698:	mov	x12, x14
  40669c:	b.ls	4064f0 <ferror@plt+0x3690>  // b.plast
  4066a0:	umulh	x13, x28, x10
  4066a4:	lsr	x13, x13, #3
  4066a8:	add	x14, x12, x12, lsl #2
  4066ac:	msub	x15, x13, x11, x28
  4066b0:	lsl	x14, x14, #1
  4066b4:	cbz	x15, 406690 <ferror@plt+0x3830>
  4066b8:	udiv	x12, x9, x12
  4066bc:	udiv	x12, x12, x15
  4066c0:	udiv	x12, x8, x12
  4066c4:	add	x20, x12, x20
  4066c8:	b	406690 <ferror@plt+0x3830>
  4066cc:	mov	x2, xzr
  4066d0:	b	406290 <ferror@plt+0x3430>
  4066d4:	stp	x29, x30, [sp, #-48]!
  4066d8:	stp	x20, x19, [sp, #32]
  4066dc:	mov	x20, x1
  4066e0:	mov	x19, x0
  4066e4:	str	x21, [sp, #16]
  4066e8:	mov	x29, sp
  4066ec:	cbz	x0, 406720 <ferror@plt+0x38c0>
  4066f0:	ldrb	w21, [x19]
  4066f4:	mov	x8, x19
  4066f8:	cbz	w21, 406724 <ferror@plt+0x38c4>
  4066fc:	bl	402b90 <__ctype_b_loc@plt>
  406700:	ldr	x9, [x0]
  406704:	mov	x8, x19
  406708:	and	x10, x21, #0xff
  40670c:	ldrh	w10, [x9, x10, lsl #1]
  406710:	tbz	w10, #11, 406724 <ferror@plt+0x38c4>
  406714:	ldrb	w21, [x8, #1]!
  406718:	cbnz	w21, 406708 <ferror@plt+0x38a8>
  40671c:	b	406724 <ferror@plt+0x38c4>
  406720:	mov	x8, xzr
  406724:	cbz	x20, 40672c <ferror@plt+0x38cc>
  406728:	str	x8, [x20]
  40672c:	cmp	x8, x19
  406730:	b.ls	406750 <ferror@plt+0x38f0>  // b.plast
  406734:	ldrb	w8, [x8]
  406738:	cmp	w8, #0x0
  40673c:	cset	w0, eq  // eq = none
  406740:	ldp	x20, x19, [sp, #32]
  406744:	ldr	x21, [sp, #16]
  406748:	ldp	x29, x30, [sp], #48
  40674c:	ret
  406750:	mov	w0, wzr
  406754:	ldp	x20, x19, [sp, #32]
  406758:	ldr	x21, [sp, #16]
  40675c:	ldp	x29, x30, [sp], #48
  406760:	ret
  406764:	stp	x29, x30, [sp, #-48]!
  406768:	stp	x20, x19, [sp, #32]
  40676c:	mov	x20, x1
  406770:	mov	x19, x0
  406774:	str	x21, [sp, #16]
  406778:	mov	x29, sp
  40677c:	cbz	x0, 4067b0 <ferror@plt+0x3950>
  406780:	ldrb	w21, [x19]
  406784:	mov	x8, x19
  406788:	cbz	w21, 4067b4 <ferror@plt+0x3954>
  40678c:	bl	402b90 <__ctype_b_loc@plt>
  406790:	ldr	x9, [x0]
  406794:	mov	x8, x19
  406798:	and	x10, x21, #0xff
  40679c:	ldrh	w10, [x9, x10, lsl #1]
  4067a0:	tbz	w10, #12, 4067b4 <ferror@plt+0x3954>
  4067a4:	ldrb	w21, [x8, #1]!
  4067a8:	cbnz	w21, 406798 <ferror@plt+0x3938>
  4067ac:	b	4067b4 <ferror@plt+0x3954>
  4067b0:	mov	x8, xzr
  4067b4:	cbz	x20, 4067bc <ferror@plt+0x395c>
  4067b8:	str	x8, [x20]
  4067bc:	cmp	x8, x19
  4067c0:	b.ls	4067e0 <ferror@plt+0x3980>  // b.plast
  4067c4:	ldrb	w8, [x8]
  4067c8:	cmp	w8, #0x0
  4067cc:	cset	w0, eq  // eq = none
  4067d0:	ldp	x20, x19, [sp, #32]
  4067d4:	ldr	x21, [sp, #16]
  4067d8:	ldp	x29, x30, [sp], #48
  4067dc:	ret
  4067e0:	mov	w0, wzr
  4067e4:	ldp	x20, x19, [sp, #32]
  4067e8:	ldr	x21, [sp, #16]
  4067ec:	ldp	x29, x30, [sp], #48
  4067f0:	ret
  4067f4:	sub	sp, sp, #0x110
  4067f8:	stp	x29, x30, [sp, #208]
  4067fc:	add	x29, sp, #0xd0
  406800:	mov	x8, #0xffffffffffffffd0    	// #-48
  406804:	mov	x9, sp
  406808:	sub	x10, x29, #0x50
  40680c:	stp	x28, x23, [sp, #224]
  406810:	stp	x22, x21, [sp, #240]
  406814:	stp	x20, x19, [sp, #256]
  406818:	mov	x20, x1
  40681c:	mov	x19, x0
  406820:	movk	x8, #0xff80, lsl #32
  406824:	add	x11, x29, #0x40
  406828:	add	x9, x9, #0x80
  40682c:	add	x22, x10, #0x30
  406830:	mov	w23, #0xffffffd0            	// #-48
  406834:	stp	x2, x3, [x29, #-80]
  406838:	stp	x4, x5, [x29, #-64]
  40683c:	stp	x6, x7, [x29, #-48]
  406840:	stp	q1, q2, [sp, #16]
  406844:	stp	q3, q4, [sp, #48]
  406848:	str	q0, [sp]
  40684c:	stp	q5, q6, [sp, #80]
  406850:	str	q7, [sp, #112]
  406854:	stp	x9, x8, [x29, #-16]
  406858:	stp	x11, x22, [x29, #-32]
  40685c:	tbnz	w23, #31, 406868 <ferror@plt+0x3a08>
  406860:	mov	w8, w23
  406864:	b	406880 <ferror@plt+0x3a20>
  406868:	add	w8, w23, #0x8
  40686c:	cmn	w23, #0x8
  406870:	stur	w8, [x29, #-8]
  406874:	b.gt	406880 <ferror@plt+0x3a20>
  406878:	add	x9, x22, w23, sxtw
  40687c:	b	40688c <ferror@plt+0x3a2c>
  406880:	ldur	x9, [x29, #-32]
  406884:	add	x10, x9, #0x8
  406888:	stur	x10, [x29, #-32]
  40688c:	ldr	x1, [x9]
  406890:	cbz	x1, 406908 <ferror@plt+0x3aa8>
  406894:	tbnz	w8, #31, 4068a0 <ferror@plt+0x3a40>
  406898:	mov	w23, w8
  40689c:	b	4068b8 <ferror@plt+0x3a58>
  4068a0:	add	w23, w8, #0x8
  4068a4:	cmn	w8, #0x8
  4068a8:	stur	w23, [x29, #-8]
  4068ac:	b.gt	4068b8 <ferror@plt+0x3a58>
  4068b0:	add	x8, x22, w8, sxtw
  4068b4:	b	4068c4 <ferror@plt+0x3a64>
  4068b8:	ldur	x8, [x29, #-32]
  4068bc:	add	x9, x8, #0x8
  4068c0:	stur	x9, [x29, #-32]
  4068c4:	ldr	x21, [x8]
  4068c8:	cbz	x21, 406908 <ferror@plt+0x3aa8>
  4068cc:	mov	x0, x19
  4068d0:	bl	402b60 <strcmp@plt>
  4068d4:	cbz	w0, 4068ec <ferror@plt+0x3a8c>
  4068d8:	mov	x0, x19
  4068dc:	mov	x1, x21
  4068e0:	bl	402b60 <strcmp@plt>
  4068e4:	cbnz	w0, 40685c <ferror@plt+0x39fc>
  4068e8:	b	4068f0 <ferror@plt+0x3a90>
  4068ec:	mov	w0, #0x1                   	// #1
  4068f0:	ldp	x20, x19, [sp, #256]
  4068f4:	ldp	x22, x21, [sp, #240]
  4068f8:	ldp	x28, x23, [sp, #224]
  4068fc:	ldp	x29, x30, [sp, #208]
  406900:	add	sp, sp, #0x110
  406904:	ret
  406908:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  40690c:	ldr	w0, [x8, #1008]
  406910:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406914:	add	x1, x1, #0xf4e
  406918:	mov	x2, x20
  40691c:	mov	x3, x19
  406920:	bl	402d60 <errx@plt>
  406924:	cbz	x1, 406948 <ferror@plt+0x3ae8>
  406928:	sxtb	w8, w2
  40692c:	ldrsb	w9, [x0]
  406930:	cbz	w9, 406948 <ferror@plt+0x3ae8>
  406934:	cmp	w8, w9
  406938:	b.eq	40694c <ferror@plt+0x3aec>  // b.none
  40693c:	sub	x1, x1, #0x1
  406940:	add	x0, x0, #0x1
  406944:	cbnz	x1, 40692c <ferror@plt+0x3acc>
  406948:	mov	x0, xzr
  40694c:	ret
  406950:	stp	x29, x30, [sp, #-32]!
  406954:	stp	x20, x19, [sp, #16]
  406958:	mov	x29, sp
  40695c:	mov	x20, x1
  406960:	mov	x19, x0
  406964:	bl	406ac0 <ferror@plt+0x3c60>
  406968:	cmp	x0, w0, sxtw
  40696c:	b.ne	406984 <ferror@plt+0x3b24>  // b.any
  406970:	cmp	w0, w0, sxth
  406974:	b.ne	406984 <ferror@plt+0x3b24>  // b.any
  406978:	ldp	x20, x19, [sp, #16]
  40697c:	ldp	x29, x30, [sp], #32
  406980:	ret
  406984:	bl	402db0 <__errno_location@plt>
  406988:	mov	w8, #0x22                  	// #34
  40698c:	str	w8, [x0]
  406990:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406994:	ldr	w0, [x8, #1008]
  406998:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40699c:	add	x1, x1, #0xf4e
  4069a0:	mov	x2, x20
  4069a4:	mov	x3, x19
  4069a8:	bl	402e30 <err@plt>
  4069ac:	stp	x29, x30, [sp, #-32]!
  4069b0:	stp	x20, x19, [sp, #16]
  4069b4:	mov	x29, sp
  4069b8:	mov	x20, x1
  4069bc:	mov	x19, x0
  4069c0:	bl	406ac0 <ferror@plt+0x3c60>
  4069c4:	cmp	x0, w0, sxtw
  4069c8:	b.ne	4069d8 <ferror@plt+0x3b78>  // b.any
  4069cc:	ldp	x20, x19, [sp, #16]
  4069d0:	ldp	x29, x30, [sp], #32
  4069d4:	ret
  4069d8:	bl	402db0 <__errno_location@plt>
  4069dc:	mov	w8, #0x22                  	// #34
  4069e0:	str	w8, [x0]
  4069e4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  4069e8:	ldr	w0, [x8, #1008]
  4069ec:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4069f0:	add	x1, x1, #0xf4e
  4069f4:	mov	x2, x20
  4069f8:	mov	x3, x19
  4069fc:	bl	402e30 <err@plt>
  406a00:	stp	x29, x30, [sp, #-32]!
  406a04:	mov	w2, #0xa                   	// #10
  406a08:	stp	x20, x19, [sp, #16]
  406a0c:	mov	x29, sp
  406a10:	mov	x20, x1
  406a14:	mov	x19, x0
  406a18:	bl	406c30 <ferror@plt+0x3dd0>
  406a1c:	lsr	x8, x0, #32
  406a20:	cbnz	x8, 406a38 <ferror@plt+0x3bd8>
  406a24:	cmp	w0, #0x10, lsl #12
  406a28:	b.cs	406a38 <ferror@plt+0x3bd8>  // b.hs, b.nlast
  406a2c:	ldp	x20, x19, [sp, #16]
  406a30:	ldp	x29, x30, [sp], #32
  406a34:	ret
  406a38:	bl	402db0 <__errno_location@plt>
  406a3c:	mov	w8, #0x22                  	// #34
  406a40:	str	w8, [x0]
  406a44:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406a48:	ldr	w0, [x8, #1008]
  406a4c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406a50:	add	x1, x1, #0xf4e
  406a54:	mov	x2, x20
  406a58:	mov	x3, x19
  406a5c:	bl	402e30 <err@plt>
  406a60:	stp	x29, x30, [sp, #-32]!
  406a64:	mov	w2, #0x10                  	// #16
  406a68:	stp	x20, x19, [sp, #16]
  406a6c:	mov	x29, sp
  406a70:	mov	x20, x1
  406a74:	mov	x19, x0
  406a78:	bl	406c30 <ferror@plt+0x3dd0>
  406a7c:	lsr	x8, x0, #32
  406a80:	cbnz	x8, 406a98 <ferror@plt+0x3c38>
  406a84:	cmp	w0, #0x10, lsl #12
  406a88:	b.cs	406a98 <ferror@plt+0x3c38>  // b.hs, b.nlast
  406a8c:	ldp	x20, x19, [sp, #16]
  406a90:	ldp	x29, x30, [sp], #32
  406a94:	ret
  406a98:	bl	402db0 <__errno_location@plt>
  406a9c:	mov	w8, #0x22                  	// #34
  406aa0:	str	w8, [x0]
  406aa4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406aa8:	ldr	w0, [x8, #1008]
  406aac:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406ab0:	add	x1, x1, #0xf4e
  406ab4:	mov	x2, x20
  406ab8:	mov	x3, x19
  406abc:	bl	402e30 <err@plt>
  406ac0:	stp	x29, x30, [sp, #-48]!
  406ac4:	mov	x29, sp
  406ac8:	str	x21, [sp, #16]
  406acc:	stp	x20, x19, [sp, #32]
  406ad0:	mov	x20, x1
  406ad4:	mov	x19, x0
  406ad8:	str	xzr, [x29, #24]
  406adc:	bl	402db0 <__errno_location@plt>
  406ae0:	str	wzr, [x0]
  406ae4:	cbz	x19, 406b38 <ferror@plt+0x3cd8>
  406ae8:	ldrb	w8, [x19]
  406aec:	cbz	w8, 406b38 <ferror@plt+0x3cd8>
  406af0:	mov	x21, x0
  406af4:	add	x1, x29, #0x18
  406af8:	mov	w2, #0xa                   	// #10
  406afc:	mov	x0, x19
  406b00:	mov	w3, wzr
  406b04:	bl	402960 <__strtol_internal@plt>
  406b08:	ldr	w8, [x21]
  406b0c:	cbnz	w8, 406b54 <ferror@plt+0x3cf4>
  406b10:	ldr	x8, [x29, #24]
  406b14:	cmp	x8, x19
  406b18:	b.eq	406b38 <ferror@plt+0x3cd8>  // b.none
  406b1c:	cbz	x8, 406b28 <ferror@plt+0x3cc8>
  406b20:	ldrb	w8, [x8]
  406b24:	cbnz	w8, 406b38 <ferror@plt+0x3cd8>
  406b28:	ldp	x20, x19, [sp, #32]
  406b2c:	ldr	x21, [sp, #16]
  406b30:	ldp	x29, x30, [sp], #48
  406b34:	ret
  406b38:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406b3c:	ldr	w0, [x8, #1008]
  406b40:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406b44:	add	x1, x1, #0xf4e
  406b48:	mov	x2, x20
  406b4c:	mov	x3, x19
  406b50:	bl	402d60 <errx@plt>
  406b54:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406b58:	ldr	w0, [x9, #1008]
  406b5c:	cmp	w8, #0x22
  406b60:	b.ne	406b40 <ferror@plt+0x3ce0>  // b.any
  406b64:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406b68:	add	x1, x1, #0xf4e
  406b6c:	mov	x2, x20
  406b70:	mov	x3, x19
  406b74:	bl	402e30 <err@plt>
  406b78:	stp	x29, x30, [sp, #-32]!
  406b7c:	mov	w2, #0xa                   	// #10
  406b80:	stp	x20, x19, [sp, #16]
  406b84:	mov	x29, sp
  406b88:	mov	x20, x1
  406b8c:	mov	x19, x0
  406b90:	bl	406c30 <ferror@plt+0x3dd0>
  406b94:	lsr	x8, x0, #32
  406b98:	cbnz	x8, 406ba8 <ferror@plt+0x3d48>
  406b9c:	ldp	x20, x19, [sp, #16]
  406ba0:	ldp	x29, x30, [sp], #32
  406ba4:	ret
  406ba8:	bl	402db0 <__errno_location@plt>
  406bac:	mov	w8, #0x22                  	// #34
  406bb0:	str	w8, [x0]
  406bb4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406bb8:	ldr	w0, [x8, #1008]
  406bbc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406bc0:	add	x1, x1, #0xf4e
  406bc4:	mov	x2, x20
  406bc8:	mov	x3, x19
  406bcc:	bl	402e30 <err@plt>
  406bd0:	stp	x29, x30, [sp, #-32]!
  406bd4:	mov	w2, #0x10                  	// #16
  406bd8:	stp	x20, x19, [sp, #16]
  406bdc:	mov	x29, sp
  406be0:	mov	x20, x1
  406be4:	mov	x19, x0
  406be8:	bl	406c30 <ferror@plt+0x3dd0>
  406bec:	lsr	x8, x0, #32
  406bf0:	cbnz	x8, 406c00 <ferror@plt+0x3da0>
  406bf4:	ldp	x20, x19, [sp, #16]
  406bf8:	ldp	x29, x30, [sp], #32
  406bfc:	ret
  406c00:	bl	402db0 <__errno_location@plt>
  406c04:	mov	w8, #0x22                  	// #34
  406c08:	str	w8, [x0]
  406c0c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406c10:	ldr	w0, [x8, #1008]
  406c14:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406c18:	add	x1, x1, #0xf4e
  406c1c:	mov	x2, x20
  406c20:	mov	x3, x19
  406c24:	bl	402e30 <err@plt>
  406c28:	mov	w2, #0xa                   	// #10
  406c2c:	b	406c30 <ferror@plt+0x3dd0>
  406c30:	sub	sp, sp, #0x40
  406c34:	stp	x29, x30, [sp, #16]
  406c38:	stp	x22, x21, [sp, #32]
  406c3c:	stp	x20, x19, [sp, #48]
  406c40:	add	x29, sp, #0x10
  406c44:	mov	w21, w2
  406c48:	mov	x20, x1
  406c4c:	mov	x19, x0
  406c50:	str	xzr, [sp, #8]
  406c54:	bl	402db0 <__errno_location@plt>
  406c58:	str	wzr, [x0]
  406c5c:	cbz	x19, 406cb4 <ferror@plt+0x3e54>
  406c60:	ldrb	w8, [x19]
  406c64:	cbz	w8, 406cb4 <ferror@plt+0x3e54>
  406c68:	mov	x22, x0
  406c6c:	add	x1, sp, #0x8
  406c70:	mov	x0, x19
  406c74:	mov	w2, w21
  406c78:	mov	w3, wzr
  406c7c:	bl	402a30 <__strtoul_internal@plt>
  406c80:	ldr	w8, [x22]
  406c84:	cbnz	w8, 406cd0 <ferror@plt+0x3e70>
  406c88:	ldr	x8, [sp, #8]
  406c8c:	cmp	x8, x19
  406c90:	b.eq	406cb4 <ferror@plt+0x3e54>  // b.none
  406c94:	cbz	x8, 406ca0 <ferror@plt+0x3e40>
  406c98:	ldrb	w8, [x8]
  406c9c:	cbnz	w8, 406cb4 <ferror@plt+0x3e54>
  406ca0:	ldp	x20, x19, [sp, #48]
  406ca4:	ldp	x22, x21, [sp, #32]
  406ca8:	ldp	x29, x30, [sp, #16]
  406cac:	add	sp, sp, #0x40
  406cb0:	ret
  406cb4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406cb8:	ldr	w0, [x8, #1008]
  406cbc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406cc0:	add	x1, x1, #0xf4e
  406cc4:	mov	x2, x20
  406cc8:	mov	x3, x19
  406ccc:	bl	402d60 <errx@plt>
  406cd0:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406cd4:	ldr	w0, [x9, #1008]
  406cd8:	cmp	w8, #0x22
  406cdc:	b.ne	406cbc <ferror@plt+0x3e5c>  // b.any
  406ce0:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406ce4:	add	x1, x1, #0xf4e
  406ce8:	mov	x2, x20
  406cec:	mov	x3, x19
  406cf0:	bl	402e30 <err@plt>
  406cf4:	mov	w2, #0x10                  	// #16
  406cf8:	b	406c30 <ferror@plt+0x3dd0>
  406cfc:	stp	x29, x30, [sp, #-48]!
  406d00:	mov	x29, sp
  406d04:	str	x21, [sp, #16]
  406d08:	stp	x20, x19, [sp, #32]
  406d0c:	mov	x20, x1
  406d10:	mov	x19, x0
  406d14:	str	xzr, [x29, #24]
  406d18:	bl	402db0 <__errno_location@plt>
  406d1c:	str	wzr, [x0]
  406d20:	cbz	x19, 406d6c <ferror@plt+0x3f0c>
  406d24:	ldrb	w8, [x19]
  406d28:	cbz	w8, 406d6c <ferror@plt+0x3f0c>
  406d2c:	mov	x21, x0
  406d30:	add	x1, x29, #0x18
  406d34:	mov	x0, x19
  406d38:	bl	4027b0 <strtod@plt>
  406d3c:	ldr	w8, [x21]
  406d40:	cbnz	w8, 406d88 <ferror@plt+0x3f28>
  406d44:	ldr	x8, [x29, #24]
  406d48:	cmp	x8, x19
  406d4c:	b.eq	406d6c <ferror@plt+0x3f0c>  // b.none
  406d50:	cbz	x8, 406d5c <ferror@plt+0x3efc>
  406d54:	ldrb	w8, [x8]
  406d58:	cbnz	w8, 406d6c <ferror@plt+0x3f0c>
  406d5c:	ldp	x20, x19, [sp, #32]
  406d60:	ldr	x21, [sp, #16]
  406d64:	ldp	x29, x30, [sp], #48
  406d68:	ret
  406d6c:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406d70:	ldr	w0, [x8, #1008]
  406d74:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406d78:	add	x1, x1, #0xf4e
  406d7c:	mov	x2, x20
  406d80:	mov	x3, x19
  406d84:	bl	402d60 <errx@plt>
  406d88:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406d8c:	ldr	w0, [x9, #1008]
  406d90:	cmp	w8, #0x22
  406d94:	b.ne	406d74 <ferror@plt+0x3f14>  // b.any
  406d98:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406d9c:	add	x1, x1, #0xf4e
  406da0:	mov	x2, x20
  406da4:	mov	x3, x19
  406da8:	bl	402e30 <err@plt>
  406dac:	stp	x29, x30, [sp, #-48]!
  406db0:	mov	x29, sp
  406db4:	str	x21, [sp, #16]
  406db8:	stp	x20, x19, [sp, #32]
  406dbc:	mov	x20, x1
  406dc0:	mov	x19, x0
  406dc4:	str	xzr, [x29, #24]
  406dc8:	bl	402db0 <__errno_location@plt>
  406dcc:	str	wzr, [x0]
  406dd0:	cbz	x19, 406e20 <ferror@plt+0x3fc0>
  406dd4:	ldrb	w8, [x19]
  406dd8:	cbz	w8, 406e20 <ferror@plt+0x3fc0>
  406ddc:	mov	x21, x0
  406de0:	add	x1, x29, #0x18
  406de4:	mov	w2, #0xa                   	// #10
  406de8:	mov	x0, x19
  406dec:	bl	402bb0 <strtol@plt>
  406df0:	ldr	w8, [x21]
  406df4:	cbnz	w8, 406e3c <ferror@plt+0x3fdc>
  406df8:	ldr	x8, [x29, #24]
  406dfc:	cmp	x8, x19
  406e00:	b.eq	406e20 <ferror@plt+0x3fc0>  // b.none
  406e04:	cbz	x8, 406e10 <ferror@plt+0x3fb0>
  406e08:	ldrb	w8, [x8]
  406e0c:	cbnz	w8, 406e20 <ferror@plt+0x3fc0>
  406e10:	ldp	x20, x19, [sp, #32]
  406e14:	ldr	x21, [sp, #16]
  406e18:	ldp	x29, x30, [sp], #48
  406e1c:	ret
  406e20:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406e24:	ldr	w0, [x8, #1008]
  406e28:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406e2c:	add	x1, x1, #0xf4e
  406e30:	mov	x2, x20
  406e34:	mov	x3, x19
  406e38:	bl	402d60 <errx@plt>
  406e3c:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406e40:	ldr	w0, [x9, #1008]
  406e44:	cmp	w8, #0x22
  406e48:	b.ne	406e28 <ferror@plt+0x3fc8>  // b.any
  406e4c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406e50:	add	x1, x1, #0xf4e
  406e54:	mov	x2, x20
  406e58:	mov	x3, x19
  406e5c:	bl	402e30 <err@plt>
  406e60:	stp	x29, x30, [sp, #-48]!
  406e64:	mov	x29, sp
  406e68:	str	x21, [sp, #16]
  406e6c:	stp	x20, x19, [sp, #32]
  406e70:	mov	x20, x1
  406e74:	mov	x19, x0
  406e78:	str	xzr, [x29, #24]
  406e7c:	bl	402db0 <__errno_location@plt>
  406e80:	str	wzr, [x0]
  406e84:	cbz	x19, 406ed4 <ferror@plt+0x4074>
  406e88:	ldrb	w8, [x19]
  406e8c:	cbz	w8, 406ed4 <ferror@plt+0x4074>
  406e90:	mov	x21, x0
  406e94:	add	x1, x29, #0x18
  406e98:	mov	w2, #0xa                   	// #10
  406e9c:	mov	x0, x19
  406ea0:	bl	4026f0 <strtoul@plt>
  406ea4:	ldr	w8, [x21]
  406ea8:	cbnz	w8, 406ef0 <ferror@plt+0x4090>
  406eac:	ldr	x8, [x29, #24]
  406eb0:	cmp	x8, x19
  406eb4:	b.eq	406ed4 <ferror@plt+0x4074>  // b.none
  406eb8:	cbz	x8, 406ec4 <ferror@plt+0x4064>
  406ebc:	ldrb	w8, [x8]
  406ec0:	cbnz	w8, 406ed4 <ferror@plt+0x4074>
  406ec4:	ldp	x20, x19, [sp, #32]
  406ec8:	ldr	x21, [sp, #16]
  406ecc:	ldp	x29, x30, [sp], #48
  406ed0:	ret
  406ed4:	adrp	x8, 41c000 <ferror@plt+0x191a0>
  406ed8:	ldr	w0, [x8, #1008]
  406edc:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406ee0:	add	x1, x1, #0xf4e
  406ee4:	mov	x2, x20
  406ee8:	mov	x3, x19
  406eec:	bl	402d60 <errx@plt>
  406ef0:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406ef4:	ldr	w0, [x9, #1008]
  406ef8:	cmp	w8, #0x22
  406efc:	b.ne	406edc <ferror@plt+0x407c>  // b.any
  406f00:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406f04:	add	x1, x1, #0xf4e
  406f08:	mov	x2, x20
  406f0c:	mov	x3, x19
  406f10:	bl	402e30 <err@plt>
  406f14:	sub	sp, sp, #0x30
  406f18:	stp	x20, x19, [sp, #32]
  406f1c:	mov	x20, x1
  406f20:	add	x1, sp, #0x8
  406f24:	mov	x2, xzr
  406f28:	stp	x29, x30, [sp, #16]
  406f2c:	add	x29, sp, #0x10
  406f30:	mov	x19, x0
  406f34:	bl	406290 <ferror@plt+0x3430>
  406f38:	cbnz	w0, 406f50 <ferror@plt+0x40f0>
  406f3c:	ldr	x0, [sp, #8]
  406f40:	ldp	x20, x19, [sp, #32]
  406f44:	ldp	x29, x30, [sp, #16]
  406f48:	add	sp, sp, #0x30
  406f4c:	ret
  406f50:	bl	402db0 <__errno_location@plt>
  406f54:	adrp	x9, 41c000 <ferror@plt+0x191a0>
  406f58:	ldr	w8, [x0]
  406f5c:	ldr	w0, [x9, #1008]
  406f60:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  406f64:	add	x1, x1, #0xf4e
  406f68:	mov	x2, x20
  406f6c:	mov	x3, x19
  406f70:	cbnz	w8, 406f78 <ferror@plt+0x4118>
  406f74:	bl	402d60 <errx@plt>
  406f78:	bl	402e30 <err@plt>
  406f7c:	stp	x29, x30, [sp, #-32]!
  406f80:	str	x19, [sp, #16]
  406f84:	mov	x19, x1
  406f88:	mov	x1, x2
  406f8c:	mov	x29, sp
  406f90:	bl	406cfc <ferror@plt+0x3e9c>
  406f94:	fcvtzs	x8, d0
  406f98:	mov	x9, #0x848000000000        	// #145685290680320
  406f9c:	movk	x9, #0x412e, lsl #48
  406fa0:	scvtf	d1, x8
  406fa4:	fmov	d2, x9
  406fa8:	fsub	d0, d0, d1
  406fac:	fmul	d0, d0, d2
  406fb0:	fcvtzs	x9, d0
  406fb4:	stp	x8, x9, [x19]
  406fb8:	ldr	x19, [sp, #16]
  406fbc:	ldp	x29, x30, [sp], #32
  406fc0:	ret
  406fc4:	and	w8, w0, #0xf000
  406fc8:	sub	w8, w8, #0x1, lsl #12
  406fcc:	lsr	w9, w8, #12
  406fd0:	cmp	w9, #0xb
  406fd4:	mov	w8, wzr
  406fd8:	b.hi	40702c <ferror@plt+0x41cc>  // b.pmore
  406fdc:	adrp	x10, 40a000 <ferror@plt+0x71a0>
  406fe0:	add	x10, x10, #0xf30
  406fe4:	adr	x11, 406ff8 <ferror@plt+0x4198>
  406fe8:	ldrb	w12, [x10, x9]
  406fec:	add	x11, x11, x12, lsl #2
  406ff0:	mov	w9, #0x64                  	// #100
  406ff4:	br	x11
  406ff8:	mov	w9, #0x70                  	// #112
  406ffc:	b	407024 <ferror@plt+0x41c4>
  407000:	mov	w9, #0x63                  	// #99
  407004:	b	407024 <ferror@plt+0x41c4>
  407008:	mov	w9, #0x62                  	// #98
  40700c:	b	407024 <ferror@plt+0x41c4>
  407010:	mov	w9, #0x6c                  	// #108
  407014:	b	407024 <ferror@plt+0x41c4>
  407018:	mov	w9, #0x73                  	// #115
  40701c:	b	407024 <ferror@plt+0x41c4>
  407020:	mov	w9, #0x2d                  	// #45
  407024:	mov	w8, #0x1                   	// #1
  407028:	strb	w9, [x1]
  40702c:	tst	w0, #0x100
  407030:	mov	w9, #0x72                  	// #114
  407034:	mov	w10, #0x2d                  	// #45
  407038:	add	x11, x1, x8
  40703c:	mov	w12, #0x77                  	// #119
  407040:	csel	w17, w10, w9, eq  // eq = none
  407044:	tst	w0, #0x80
  407048:	mov	w14, #0x53                  	// #83
  40704c:	mov	w15, #0x73                  	// #115
  407050:	mov	w16, #0x78                  	// #120
  407054:	strb	w17, [x11]
  407058:	csel	w17, w10, w12, eq  // eq = none
  40705c:	tst	w0, #0x40
  407060:	orr	x13, x8, #0x2
  407064:	strb	w17, [x11, #1]
  407068:	csel	w11, w15, w14, ne  // ne = any
  40706c:	csel	w17, w16, w10, ne  // ne = any
  407070:	tst	w0, #0x800
  407074:	csel	w11, w17, w11, eq  // eq = none
  407078:	add	x13, x13, x1
  40707c:	tst	w0, #0x20
  407080:	strb	w11, [x13]
  407084:	csel	w11, w10, w9, eq  // eq = none
  407088:	tst	w0, #0x10
  40708c:	strb	w11, [x13, #1]
  407090:	csel	w11, w10, w12, eq  // eq = none
  407094:	tst	w0, #0x8
  407098:	csel	w14, w15, w14, ne  // ne = any
  40709c:	csel	w15, w16, w10, ne  // ne = any
  4070a0:	tst	w0, #0x400
  4070a4:	orr	x8, x8, #0x6
  4070a8:	csel	w14, w15, w14, eq  // eq = none
  4070ac:	tst	w0, #0x4
  4070b0:	add	x8, x8, x1
  4070b4:	csel	w9, w10, w9, eq  // eq = none
  4070b8:	tst	w0, #0x2
  4070bc:	mov	w17, #0x54                  	// #84
  4070c0:	strb	w11, [x13, #2]
  4070c4:	mov	w11, #0x74                  	// #116
  4070c8:	strb	w14, [x13, #3]
  4070cc:	strb	w9, [x8]
  4070d0:	csel	w9, w10, w12, eq  // eq = none
  4070d4:	tst	w0, #0x1
  4070d8:	strb	w9, [x8, #1]
  4070dc:	csel	w9, w11, w17, ne  // ne = any
  4070e0:	csel	w10, w16, w10, ne  // ne = any
  4070e4:	tst	w0, #0x200
  4070e8:	csel	w9, w10, w9, eq  // eq = none
  4070ec:	mov	x0, x1
  4070f0:	strb	w9, [x8, #2]
  4070f4:	strb	wzr, [x8, #3]
  4070f8:	ret
  4070fc:	sub	sp, sp, #0x50
  407100:	add	x8, sp, #0x8
  407104:	stp	x29, x30, [sp, #48]
  407108:	stp	x20, x19, [sp, #64]
  40710c:	add	x29, sp, #0x30
  407110:	tbz	w0, #1, 407120 <ferror@plt+0x42c0>
  407114:	orr	x8, x8, #0x1
  407118:	mov	w9, #0x20                  	// #32
  40711c:	strb	w9, [sp, #8]
  407120:	cmp	x1, #0x400
  407124:	b.cs	407138 <ferror@plt+0x42d8>  // b.hs, b.nlast
  407128:	mov	w9, #0x42                  	// #66
  40712c:	mov	w19, w1
  407130:	strh	w9, [x8]
  407134:	b	407298 <ferror@plt+0x4438>
  407138:	cmp	x1, #0x100, lsl #12
  40713c:	b.cs	407148 <ferror@plt+0x42e8>  // b.hs, b.nlast
  407140:	mov	w9, #0xa                   	// #10
  407144:	b	40718c <ferror@plt+0x432c>
  407148:	lsr	x9, x1, #30
  40714c:	cbnz	x9, 407158 <ferror@plt+0x42f8>
  407150:	mov	w9, #0x14                  	// #20
  407154:	b	40718c <ferror@plt+0x432c>
  407158:	lsr	x9, x1, #40
  40715c:	cbnz	x9, 407168 <ferror@plt+0x4308>
  407160:	mov	w9, #0x1e                  	// #30
  407164:	b	40718c <ferror@plt+0x432c>
  407168:	lsr	x9, x1, #50
  40716c:	cbnz	x9, 407178 <ferror@plt+0x4318>
  407170:	mov	w9, #0x28                  	// #40
  407174:	b	40718c <ferror@plt+0x432c>
  407178:	lsr	x9, x1, #60
  40717c:	mov	w10, #0x3c                  	// #60
  407180:	cmp	x9, #0x0
  407184:	mov	w9, #0x32                  	// #50
  407188:	csel	w9, w9, w10, eq  // eq = none
  40718c:	mov	w10, #0xcccd                	// #52429
  407190:	movk	w10, #0xcccc, lsl #16
  407194:	adrp	x11, 40a000 <ferror@plt+0x71a0>
  407198:	umull	x10, w9, w10
  40719c:	add	x11, x11, #0xf57
  4071a0:	lsr	x10, x10, #35
  4071a4:	ldrb	w12, [x11, x10]
  4071a8:	mov	x10, #0xffffffffffffffff    	// #-1
  4071ac:	lsl	x10, x10, x9
  4071b0:	mov	x11, x8
  4071b4:	lsr	x19, x1, x9
  4071b8:	bic	x10, x1, x10
  4071bc:	strb	w12, [x11], #1
  4071c0:	tbz	w0, #0, 4071d8 <ferror@plt+0x4378>
  4071c4:	cmp	w9, #0xa
  4071c8:	b.cc	4071d8 <ferror@plt+0x4378>  // b.lo, b.ul, b.last
  4071cc:	mov	w11, #0x4269                	// #17001
  4071d0:	sturh	w11, [x8, #1]
  4071d4:	add	x11, x8, #0x3
  4071d8:	strb	wzr, [x11]
  4071dc:	cbz	x10, 407298 <ferror@plt+0x4438>
  4071e0:	sub	w8, w9, #0xa
  4071e4:	lsr	x8, x10, x8
  4071e8:	tbnz	w0, #2, 407200 <ferror@plt+0x43a0>
  4071ec:	sub	x9, x8, #0x3b6
  4071f0:	cmp	x9, #0x64
  4071f4:	b.cs	407274 <ferror@plt+0x4414>  // b.hs, b.nlast
  4071f8:	add	w19, w19, #0x1
  4071fc:	b	407298 <ferror@plt+0x4438>
  407200:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  407204:	add	x8, x8, #0x5
  407208:	movk	x9, #0xcccd
  40720c:	umulh	x10, x8, x9
  407210:	lsr	x20, x10, #3
  407214:	mul	x9, x20, x9
  407218:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40721c:	ror	x9, x9, #1
  407220:	movk	x10, #0x1999, lsl #48
  407224:	cmp	x9, x10
  407228:	b.ls	407278 <ferror@plt+0x4418>  // b.plast
  40722c:	cbz	x20, 407298 <ferror@plt+0x4438>
  407230:	bl	4028f0 <localeconv@plt>
  407234:	cbz	x0, 407248 <ferror@plt+0x43e8>
  407238:	ldr	x4, [x0]
  40723c:	cbz	x4, 407248 <ferror@plt+0x43e8>
  407240:	ldrb	w8, [x4]
  407244:	cbnz	w8, 407250 <ferror@plt+0x43f0>
  407248:	adrp	x4, 40b000 <ferror@plt+0x81a0>
  40724c:	add	x4, x4, #0xb1
  407250:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  407254:	add	x2, x2, #0xf5f
  407258:	add	x0, sp, #0x10
  40725c:	add	x6, sp, #0x8
  407260:	mov	w1, #0x20                  	// #32
  407264:	mov	w3, w19
  407268:	mov	x5, x20
  40726c:	bl	4028e0 <snprintf@plt>
  407270:	b	4072b4 <ferror@plt+0x4454>
  407274:	add	x8, x8, #0x32
  407278:	mov	x9, #0xf5c3                	// #62915
  40727c:	movk	x9, #0x5c28, lsl #16
  407280:	movk	x9, #0xc28f, lsl #32
  407284:	lsr	x8, x8, #2
  407288:	movk	x9, #0x28f5, lsl #48
  40728c:	umulh	x8, x8, x9
  407290:	lsr	x20, x8, #2
  407294:	cbnz	x20, 407230 <ferror@plt+0x43d0>
  407298:	adrp	x2, 40a000 <ferror@plt+0x71a0>
  40729c:	add	x2, x2, #0xf69
  4072a0:	add	x0, sp, #0x10
  4072a4:	add	x4, sp, #0x8
  4072a8:	mov	w1, #0x20                  	// #32
  4072ac:	mov	w3, w19
  4072b0:	bl	4028e0 <snprintf@plt>
  4072b4:	add	x0, sp, #0x10
  4072b8:	bl	402aa0 <strdup@plt>
  4072bc:	ldp	x20, x19, [sp, #64]
  4072c0:	ldp	x29, x30, [sp, #48]
  4072c4:	add	sp, sp, #0x50
  4072c8:	ret
  4072cc:	stp	x29, x30, [sp, #-64]!
  4072d0:	stp	x24, x23, [sp, #16]
  4072d4:	stp	x22, x21, [sp, #32]
  4072d8:	stp	x20, x19, [sp, #48]
  4072dc:	mov	x29, sp
  4072e0:	cbz	x0, 40739c <ferror@plt+0x453c>
  4072e4:	mov	x19, x3
  4072e8:	mov	x9, x0
  4072ec:	mov	w0, #0xffffffff            	// #-1
  4072f0:	cbz	x3, 4073a0 <ferror@plt+0x4540>
  4072f4:	mov	x20, x2
  4072f8:	cbz	x2, 4073a0 <ferror@plt+0x4540>
  4072fc:	mov	x21, x1
  407300:	cbz	x1, 4073a0 <ferror@plt+0x4540>
  407304:	ldrb	w10, [x9]
  407308:	cbz	w10, 4073a0 <ferror@plt+0x4540>
  40730c:	mov	x23, xzr
  407310:	mov	x8, xzr
  407314:	add	x22, x9, #0x1
  407318:	b	40732c <ferror@plt+0x44cc>
  40731c:	mov	x0, x23
  407320:	add	x22, x22, #0x1
  407324:	mov	x23, x0
  407328:	cbz	w10, 4073a0 <ferror@plt+0x4540>
  40732c:	cmp	x23, x20
  407330:	b.cs	4073b4 <ferror@plt+0x4554>  // b.hs, b.nlast
  407334:	and	w11, w10, #0xff
  407338:	ldrb	w10, [x22]
  40733c:	sub	x9, x22, #0x1
  407340:	cmp	x8, #0x0
  407344:	csel	x8, x9, x8, eq  // eq = none
  407348:	cmp	w11, #0x2c
  40734c:	csel	x9, x9, xzr, eq  // eq = none
  407350:	cmp	w10, #0x0
  407354:	csel	x24, x22, x9, eq  // eq = none
  407358:	cbz	x8, 40731c <ferror@plt+0x44bc>
  40735c:	cbz	x24, 40731c <ferror@plt+0x44bc>
  407360:	subs	x1, x24, x8
  407364:	b.ls	40739c <ferror@plt+0x453c>  // b.plast
  407368:	mov	x0, x8
  40736c:	blr	x19
  407370:	cmn	w0, #0x1
  407374:	b.eq	40739c <ferror@plt+0x453c>  // b.none
  407378:	str	w0, [x21, x23, lsl #2]
  40737c:	ldrb	w8, [x24]
  407380:	add	x0, x23, #0x1
  407384:	cbz	w8, 4073a0 <ferror@plt+0x4540>
  407388:	ldrb	w10, [x22], #1
  40738c:	mov	x8, xzr
  407390:	mov	x23, x0
  407394:	cbnz	w10, 40732c <ferror@plt+0x44cc>
  407398:	b	4073a0 <ferror@plt+0x4540>
  40739c:	mov	w0, #0xffffffff            	// #-1
  4073a0:	ldp	x20, x19, [sp, #48]
  4073a4:	ldp	x22, x21, [sp, #32]
  4073a8:	ldp	x24, x23, [sp, #16]
  4073ac:	ldp	x29, x30, [sp], #64
  4073b0:	ret
  4073b4:	mov	w0, #0xfffffffe            	// #-2
  4073b8:	b	4073a0 <ferror@plt+0x4540>
  4073bc:	stp	x29, x30, [sp, #-80]!
  4073c0:	str	x25, [sp, #16]
  4073c4:	stp	x24, x23, [sp, #32]
  4073c8:	stp	x22, x21, [sp, #48]
  4073cc:	stp	x20, x19, [sp, #64]
  4073d0:	mov	x29, sp
  4073d4:	cbz	x0, 4073fc <ferror@plt+0x459c>
  4073d8:	mov	x19, x3
  4073dc:	mov	x9, x0
  4073e0:	mov	w0, #0xffffffff            	// #-1
  4073e4:	cbz	x3, 407400 <ferror@plt+0x45a0>
  4073e8:	ldrb	w8, [x9]
  4073ec:	cbz	w8, 407400 <ferror@plt+0x45a0>
  4073f0:	ldr	x11, [x19]
  4073f4:	cmp	x11, x2
  4073f8:	b.ls	407418 <ferror@plt+0x45b8>  // b.plast
  4073fc:	mov	w0, #0xffffffff            	// #-1
  407400:	ldp	x20, x19, [sp, #64]
  407404:	ldp	x22, x21, [sp, #48]
  407408:	ldp	x24, x23, [sp, #32]
  40740c:	ldr	x25, [sp, #16]
  407410:	ldp	x29, x30, [sp], #80
  407414:	ret
  407418:	mov	x20, x4
  40741c:	cmp	w8, #0x2b
  407420:	b.ne	40742c <ferror@plt+0x45cc>  // b.any
  407424:	add	x9, x9, #0x1
  407428:	b	407434 <ferror@plt+0x45d4>
  40742c:	mov	x11, xzr
  407430:	str	xzr, [x19]
  407434:	mov	w0, #0xffffffff            	// #-1
  407438:	cbz	x20, 407400 <ferror@plt+0x45a0>
  40743c:	sub	x21, x2, x11
  407440:	cbz	x21, 407400 <ferror@plt+0x45a0>
  407444:	cbz	x1, 407400 <ferror@plt+0x45a0>
  407448:	ldrb	w10, [x9]
  40744c:	cbz	w10, 407400 <ferror@plt+0x45a0>
  407450:	mov	x24, xzr
  407454:	mov	x8, xzr
  407458:	add	x22, x1, x11, lsl #2
  40745c:	add	x23, x9, #0x1
  407460:	b	407474 <ferror@plt+0x4614>
  407464:	mov	x0, x24
  407468:	add	x23, x23, #0x1
  40746c:	mov	x24, x0
  407470:	cbz	w10, 4074e0 <ferror@plt+0x4680>
  407474:	cmp	x24, x21
  407478:	b.cs	4074f8 <ferror@plt+0x4698>  // b.hs, b.nlast
  40747c:	and	w11, w10, #0xff
  407480:	ldrb	w10, [x23]
  407484:	sub	x9, x23, #0x1
  407488:	cmp	x8, #0x0
  40748c:	csel	x8, x9, x8, eq  // eq = none
  407490:	cmp	w11, #0x2c
  407494:	csel	x9, x9, xzr, eq  // eq = none
  407498:	cmp	w10, #0x0
  40749c:	csel	x25, x23, x9, eq  // eq = none
  4074a0:	cbz	x8, 407464 <ferror@plt+0x4604>
  4074a4:	cbz	x25, 407464 <ferror@plt+0x4604>
  4074a8:	subs	x1, x25, x8
  4074ac:	b.ls	4073fc <ferror@plt+0x459c>  // b.plast
  4074b0:	mov	x0, x8
  4074b4:	blr	x20
  4074b8:	cmn	w0, #0x1
  4074bc:	b.eq	4073fc <ferror@plt+0x459c>  // b.none
  4074c0:	str	w0, [x22, x24, lsl #2]
  4074c4:	ldrb	w8, [x25]
  4074c8:	add	x0, x24, #0x1
  4074cc:	cbz	w8, 4074e0 <ferror@plt+0x4680>
  4074d0:	ldrb	w10, [x23], #1
  4074d4:	mov	x8, xzr
  4074d8:	mov	x24, x0
  4074dc:	cbnz	w10, 407474 <ferror@plt+0x4614>
  4074e0:	cmp	w0, #0x1
  4074e4:	b.lt	407400 <ferror@plt+0x45a0>  // b.tstop
  4074e8:	ldr	x8, [x19]
  4074ec:	add	x8, x8, w0, uxtw
  4074f0:	str	x8, [x19]
  4074f4:	b	407400 <ferror@plt+0x45a0>
  4074f8:	mov	w0, #0xfffffffe            	// #-2
  4074fc:	b	407400 <ferror@plt+0x45a0>
  407500:	stp	x29, x30, [sp, #-64]!
  407504:	mov	x8, x0
  407508:	mov	w0, #0xffffffea            	// #-22
  40750c:	str	x23, [sp, #16]
  407510:	stp	x22, x21, [sp, #32]
  407514:	stp	x20, x19, [sp, #48]
  407518:	mov	x29, sp
  40751c:	cbz	x1, 4075c4 <ferror@plt+0x4764>
  407520:	cbz	x8, 4075c4 <ferror@plt+0x4764>
  407524:	mov	x19, x2
  407528:	cbz	x2, 4075c4 <ferror@plt+0x4764>
  40752c:	ldrb	w9, [x8]
  407530:	cbz	w9, 4075c0 <ferror@plt+0x4760>
  407534:	mov	x20, x1
  407538:	mov	x0, xzr
  40753c:	add	x21, x8, #0x1
  407540:	mov	w22, #0x1                   	// #1
  407544:	b	407550 <ferror@plt+0x46f0>
  407548:	add	x21, x21, #0x1
  40754c:	cbz	w9, 4075c0 <ferror@plt+0x4760>
  407550:	mov	x8, x21
  407554:	ldrb	w10, [x8], #-1
  407558:	and	w9, w9, #0xff
  40755c:	cmp	x0, #0x0
  407560:	csel	x0, x8, x0, eq  // eq = none
  407564:	cmp	w9, #0x2c
  407568:	csel	x8, x8, xzr, eq  // eq = none
  40756c:	cmp	w10, #0x0
  407570:	mov	w9, w10
  407574:	csel	x23, x21, x8, eq  // eq = none
  407578:	cbz	x0, 407548 <ferror@plt+0x46e8>
  40757c:	cbz	x23, 407548 <ferror@plt+0x46e8>
  407580:	subs	x1, x23, x0
  407584:	b.ls	4075d8 <ferror@plt+0x4778>  // b.plast
  407588:	blr	x19
  40758c:	tbnz	w0, #31, 4075c4 <ferror@plt+0x4764>
  407590:	mov	w8, w0
  407594:	lsr	x8, x8, #3
  407598:	ldrb	w9, [x20, x8]
  40759c:	and	w10, w0, #0x7
  4075a0:	lsl	w10, w22, w10
  4075a4:	orr	w9, w9, w10
  4075a8:	strb	w9, [x20, x8]
  4075ac:	ldrb	w8, [x23]
  4075b0:	cbz	w8, 4075c0 <ferror@plt+0x4760>
  4075b4:	ldrb	w9, [x21]
  4075b8:	mov	x0, xzr
  4075bc:	b	407548 <ferror@plt+0x46e8>
  4075c0:	mov	w0, wzr
  4075c4:	ldp	x20, x19, [sp, #48]
  4075c8:	ldp	x22, x21, [sp, #32]
  4075cc:	ldr	x23, [sp, #16]
  4075d0:	ldp	x29, x30, [sp], #64
  4075d4:	ret
  4075d8:	mov	w0, #0xffffffff            	// #-1
  4075dc:	b	4075c4 <ferror@plt+0x4764>
  4075e0:	stp	x29, x30, [sp, #-48]!
  4075e4:	mov	x8, x0
  4075e8:	mov	w0, #0xffffffea            	// #-22
  4075ec:	stp	x22, x21, [sp, #16]
  4075f0:	stp	x20, x19, [sp, #32]
  4075f4:	mov	x29, sp
  4075f8:	cbz	x1, 40768c <ferror@plt+0x482c>
  4075fc:	cbz	x8, 40768c <ferror@plt+0x482c>
  407600:	mov	x19, x2
  407604:	cbz	x2, 40768c <ferror@plt+0x482c>
  407608:	ldrb	w9, [x8]
  40760c:	cbz	w9, 407688 <ferror@plt+0x4828>
  407610:	mov	x20, x1
  407614:	mov	x0, xzr
  407618:	add	x21, x8, #0x1
  40761c:	b	407628 <ferror@plt+0x47c8>
  407620:	add	x21, x21, #0x1
  407624:	cbz	w9, 407688 <ferror@plt+0x4828>
  407628:	mov	x8, x21
  40762c:	ldrb	w10, [x8], #-1
  407630:	and	w9, w9, #0xff
  407634:	cmp	x0, #0x0
  407638:	csel	x0, x8, x0, eq  // eq = none
  40763c:	cmp	w9, #0x2c
  407640:	csel	x8, x8, xzr, eq  // eq = none
  407644:	cmp	w10, #0x0
  407648:	mov	w9, w10
  40764c:	csel	x22, x21, x8, eq  // eq = none
  407650:	cbz	x0, 407620 <ferror@plt+0x47c0>
  407654:	cbz	x22, 407620 <ferror@plt+0x47c0>
  407658:	subs	x1, x22, x0
  40765c:	b.ls	40769c <ferror@plt+0x483c>  // b.plast
  407660:	blr	x19
  407664:	tbnz	x0, #63, 40768c <ferror@plt+0x482c>
  407668:	ldr	x8, [x20]
  40766c:	orr	x8, x8, x0
  407670:	str	x8, [x20]
  407674:	ldrb	w8, [x22]
  407678:	cbz	w8, 407688 <ferror@plt+0x4828>
  40767c:	ldrb	w9, [x21]
  407680:	mov	x0, xzr
  407684:	b	407620 <ferror@plt+0x47c0>
  407688:	mov	w0, wzr
  40768c:	ldp	x20, x19, [sp, #32]
  407690:	ldp	x22, x21, [sp, #16]
  407694:	ldp	x29, x30, [sp], #48
  407698:	ret
  40769c:	mov	w0, #0xffffffff            	// #-1
  4076a0:	ldp	x20, x19, [sp, #32]
  4076a4:	ldp	x22, x21, [sp, #16]
  4076a8:	ldp	x29, x30, [sp], #48
  4076ac:	ret
  4076b0:	stp	x29, x30, [sp, #-64]!
  4076b4:	mov	x29, sp
  4076b8:	str	x23, [sp, #16]
  4076bc:	stp	x22, x21, [sp, #32]
  4076c0:	stp	x20, x19, [sp, #48]
  4076c4:	str	xzr, [x29, #24]
  4076c8:	cbz	x0, 4077a0 <ferror@plt+0x4940>
  4076cc:	mov	w21, w3
  4076d0:	mov	x19, x2
  4076d4:	mov	x23, x1
  4076d8:	mov	x22, x0
  4076dc:	str	w3, [x1]
  4076e0:	str	w3, [x2]
  4076e4:	bl	402db0 <__errno_location@plt>
  4076e8:	str	wzr, [x0]
  4076ec:	ldrb	w8, [x22]
  4076f0:	mov	x20, x0
  4076f4:	cmp	w8, #0x3a
  4076f8:	b.ne	407704 <ferror@plt+0x48a4>  // b.any
  4076fc:	add	x21, x22, #0x1
  407700:	b	407760 <ferror@plt+0x4900>
  407704:	add	x1, x29, #0x18
  407708:	mov	w2, #0xa                   	// #10
  40770c:	mov	x0, x22
  407710:	bl	402bb0 <strtol@plt>
  407714:	str	w0, [x23]
  407718:	str	w0, [x19]
  40771c:	ldr	x8, [x29, #24]
  407720:	mov	w0, #0xffffffff            	// #-1
  407724:	cmp	x8, x22
  407728:	b.eq	4077a0 <ferror@plt+0x4940>  // b.none
  40772c:	ldr	w9, [x20]
  407730:	cbnz	w9, 4077a0 <ferror@plt+0x4940>
  407734:	cbz	x8, 4077a0 <ferror@plt+0x4940>
  407738:	ldrb	w9, [x8]
  40773c:	cmp	w9, #0x2d
  407740:	b.eq	407754 <ferror@plt+0x48f4>  // b.none
  407744:	cmp	w9, #0x3a
  407748:	b.ne	40779c <ferror@plt+0x493c>  // b.any
  40774c:	ldrb	w9, [x8, #1]
  407750:	cbz	w9, 4077b4 <ferror@plt+0x4954>
  407754:	add	x21, x8, #0x1
  407758:	str	xzr, [x29, #24]
  40775c:	str	wzr, [x20]
  407760:	add	x1, x29, #0x18
  407764:	mov	w2, #0xa                   	// #10
  407768:	mov	x0, x21
  40776c:	bl	402bb0 <strtol@plt>
  407770:	str	w0, [x19]
  407774:	ldr	w8, [x20]
  407778:	mov	w0, #0xffffffff            	// #-1
  40777c:	cbnz	w8, 4077a0 <ferror@plt+0x4940>
  407780:	ldr	x8, [x29, #24]
  407784:	cbz	x8, 4077a0 <ferror@plt+0x4940>
  407788:	cmp	x8, x21
  40778c:	mov	w0, #0xffffffff            	// #-1
  407790:	b.eq	4077a0 <ferror@plt+0x4940>  // b.none
  407794:	ldrb	w8, [x8]
  407798:	cbnz	w8, 4077a0 <ferror@plt+0x4940>
  40779c:	mov	w0, wzr
  4077a0:	ldp	x20, x19, [sp, #48]
  4077a4:	ldp	x22, x21, [sp, #32]
  4077a8:	ldr	x23, [sp, #16]
  4077ac:	ldp	x29, x30, [sp], #64
  4077b0:	ret
  4077b4:	str	w21, [x19]
  4077b8:	b	40779c <ferror@plt+0x493c>
  4077bc:	stp	x29, x30, [sp, #-48]!
  4077c0:	mov	w8, wzr
  4077c4:	str	x21, [sp, #16]
  4077c8:	stp	x20, x19, [sp, #32]
  4077cc:	mov	x29, sp
  4077d0:	cbz	x1, 407904 <ferror@plt+0x4aa4>
  4077d4:	cbz	x0, 407904 <ferror@plt+0x4aa4>
  4077d8:	ldrb	w8, [x0]
  4077dc:	and	w8, w8, #0xff
  4077e0:	cmp	w8, #0x2f
  4077e4:	mov	x19, x0
  4077e8:	b.ne	407804 <ferror@plt+0x49a4>  // b.any
  4077ec:	mov	x0, x19
  4077f0:	ldrb	w8, [x0, #1]!
  4077f4:	cmp	w8, #0x2f
  4077f8:	mov	w8, #0x2f                  	// #47
  4077fc:	b.eq	4077dc <ferror@plt+0x497c>  // b.none
  407800:	b	407814 <ferror@plt+0x49b4>
  407804:	cbnz	w8, 407814 <ferror@plt+0x49b4>
  407808:	mov	x20, xzr
  40780c:	mov	x19, xzr
  407810:	b	407834 <ferror@plt+0x49d4>
  407814:	mov	w20, #0x1                   	// #1
  407818:	ldrb	w8, [x19, x20]
  40781c:	cbz	w8, 407834 <ferror@plt+0x49d4>
  407820:	cmp	w8, #0x2f
  407824:	b.eq	407834 <ferror@plt+0x49d4>  // b.none
  407828:	add	x20, x20, #0x1
  40782c:	ldrb	w8, [x19, x20]
  407830:	cbnz	w8, 407820 <ferror@plt+0x49c0>
  407834:	ldrb	w8, [x1]
  407838:	and	w8, w8, #0xff
  40783c:	cmp	w8, #0x2f
  407840:	mov	x21, x1
  407844:	b.ne	407860 <ferror@plt+0x4a00>  // b.any
  407848:	mov	x1, x21
  40784c:	ldrb	w8, [x1, #1]!
  407850:	cmp	w8, #0x2f
  407854:	mov	w8, #0x2f                  	// #47
  407858:	b.eq	407838 <ferror@plt+0x49d8>  // b.none
  40785c:	b	407870 <ferror@plt+0x4a10>
  407860:	cbnz	w8, 407870 <ferror@plt+0x4a10>
  407864:	mov	x8, xzr
  407868:	mov	x21, xzr
  40786c:	b	407890 <ferror@plt+0x4a30>
  407870:	mov	w8, #0x1                   	// #1
  407874:	ldrb	w9, [x21, x8]
  407878:	cbz	w9, 407890 <ferror@plt+0x4a30>
  40787c:	cmp	w9, #0x2f
  407880:	b.eq	407890 <ferror@plt+0x4a30>  // b.none
  407884:	add	x8, x8, #0x1
  407888:	ldrb	w9, [x21, x8]
  40788c:	cbnz	w9, 40787c <ferror@plt+0x4a1c>
  407890:	add	x9, x8, x20
  407894:	cmp	x9, #0x1
  407898:	b.eq	4078a4 <ferror@plt+0x4a44>  // b.none
  40789c:	cbnz	x9, 4078c4 <ferror@plt+0x4a64>
  4078a0:	b	4078f8 <ferror@plt+0x4a98>
  4078a4:	cbz	x19, 4078b4 <ferror@plt+0x4a54>
  4078a8:	ldrb	w9, [x19]
  4078ac:	cmp	w9, #0x2f
  4078b0:	b.eq	4078f8 <ferror@plt+0x4a98>  // b.none
  4078b4:	cbz	x21, 407900 <ferror@plt+0x4aa0>
  4078b8:	ldrb	w9, [x21]
  4078bc:	cmp	w9, #0x2f
  4078c0:	b.eq	4078f8 <ferror@plt+0x4a98>  // b.none
  4078c4:	cmp	x20, x8
  4078c8:	mov	w8, wzr
  4078cc:	b.ne	407904 <ferror@plt+0x4aa4>  // b.any
  4078d0:	cbz	x19, 407904 <ferror@plt+0x4aa4>
  4078d4:	cbz	x21, 407904 <ferror@plt+0x4aa4>
  4078d8:	mov	x0, x19
  4078dc:	mov	x1, x21
  4078e0:	mov	x2, x20
  4078e4:	bl	402970 <strncmp@plt>
  4078e8:	cbnz	w0, 407900 <ferror@plt+0x4aa0>
  4078ec:	add	x0, x19, x20
  4078f0:	add	x1, x21, x20
  4078f4:	b	4077d8 <ferror@plt+0x4978>
  4078f8:	mov	w8, #0x1                   	// #1
  4078fc:	b	407904 <ferror@plt+0x4aa4>
  407900:	mov	w8, wzr
  407904:	ldp	x20, x19, [sp, #32]
  407908:	ldr	x21, [sp, #16]
  40790c:	mov	w0, w8
  407910:	ldp	x29, x30, [sp], #48
  407914:	ret
  407918:	stp	x29, x30, [sp, #-64]!
  40791c:	orr	x8, x0, x1
  407920:	stp	x24, x23, [sp, #16]
  407924:	stp	x22, x21, [sp, #32]
  407928:	stp	x20, x19, [sp, #48]
  40792c:	mov	x29, sp
  407930:	cbz	x8, 407964 <ferror@plt+0x4b04>
  407934:	mov	x19, x1
  407938:	mov	x21, x0
  40793c:	mov	x20, x2
  407940:	cbz	x0, 407980 <ferror@plt+0x4b20>
  407944:	cbz	x19, 40799c <ferror@plt+0x4b3c>
  407948:	mov	x0, x21
  40794c:	bl	402700 <strlen@plt>
  407950:	mvn	x8, x0
  407954:	cmp	x8, x20
  407958:	b.cs	4079a4 <ferror@plt+0x4b44>  // b.hs, b.nlast
  40795c:	mov	x22, xzr
  407960:	b	4079e0 <ferror@plt+0x4b80>
  407964:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  407968:	add	x0, x0, #0x4db
  40796c:	ldp	x20, x19, [sp, #48]
  407970:	ldp	x22, x21, [sp, #32]
  407974:	ldp	x24, x23, [sp, #16]
  407978:	ldp	x29, x30, [sp], #64
  40797c:	b	402aa0 <strdup@plt>
  407980:	mov	x0, x19
  407984:	mov	x1, x20
  407988:	ldp	x20, x19, [sp, #48]
  40798c:	ldp	x22, x21, [sp, #32]
  407990:	ldp	x24, x23, [sp, #16]
  407994:	ldp	x29, x30, [sp], #64
  407998:	b	402c70 <strndup@plt>
  40799c:	mov	x0, x21
  4079a0:	b	40796c <ferror@plt+0x4b0c>
  4079a4:	add	x24, x0, x20
  4079a8:	mov	x23, x0
  4079ac:	add	x0, x24, #0x1
  4079b0:	bl	402940 <malloc@plt>
  4079b4:	mov	x22, x0
  4079b8:	cbz	x0, 4079e0 <ferror@plt+0x4b80>
  4079bc:	mov	x0, x22
  4079c0:	mov	x1, x21
  4079c4:	mov	x2, x23
  4079c8:	bl	4026b0 <memcpy@plt>
  4079cc:	add	x0, x22, x23
  4079d0:	mov	x1, x19
  4079d4:	mov	x2, x20
  4079d8:	bl	4026b0 <memcpy@plt>
  4079dc:	strb	wzr, [x22, x24]
  4079e0:	mov	x0, x22
  4079e4:	ldp	x20, x19, [sp, #48]
  4079e8:	ldp	x22, x21, [sp, #32]
  4079ec:	ldp	x24, x23, [sp, #16]
  4079f0:	ldp	x29, x30, [sp], #64
  4079f4:	ret
  4079f8:	stp	x29, x30, [sp, #-64]!
  4079fc:	stp	x20, x19, [sp, #48]
  407a00:	mov	x20, x0
  407a04:	stp	x24, x23, [sp, #16]
  407a08:	stp	x22, x21, [sp, #32]
  407a0c:	mov	x29, sp
  407a10:	cbz	x1, 407a44 <ferror@plt+0x4be4>
  407a14:	mov	x0, x1
  407a18:	mov	x19, x1
  407a1c:	bl	402700 <strlen@plt>
  407a20:	mov	x21, x0
  407a24:	cbz	x20, 407a50 <ferror@plt+0x4bf0>
  407a28:	mov	x0, x20
  407a2c:	bl	402700 <strlen@plt>
  407a30:	mvn	x8, x0
  407a34:	cmp	x21, x8
  407a38:	b.ls	407a6c <ferror@plt+0x4c0c>  // b.plast
  407a3c:	mov	x22, xzr
  407a40:	b	407aa8 <ferror@plt+0x4c48>
  407a44:	cbz	x20, 407ac0 <ferror@plt+0x4c60>
  407a48:	mov	x0, x20
  407a4c:	b	407ac8 <ferror@plt+0x4c68>
  407a50:	mov	x0, x19
  407a54:	mov	x1, x21
  407a58:	ldp	x20, x19, [sp, #48]
  407a5c:	ldp	x22, x21, [sp, #32]
  407a60:	ldp	x24, x23, [sp, #16]
  407a64:	ldp	x29, x30, [sp], #64
  407a68:	b	402c70 <strndup@plt>
  407a6c:	add	x24, x0, x21
  407a70:	mov	x23, x0
  407a74:	add	x0, x24, #0x1
  407a78:	bl	402940 <malloc@plt>
  407a7c:	mov	x22, x0
  407a80:	cbz	x0, 407aa8 <ferror@plt+0x4c48>
  407a84:	mov	x0, x22
  407a88:	mov	x1, x20
  407a8c:	mov	x2, x23
  407a90:	bl	4026b0 <memcpy@plt>
  407a94:	add	x0, x22, x23
  407a98:	mov	x1, x19
  407a9c:	mov	x2, x21
  407aa0:	bl	4026b0 <memcpy@plt>
  407aa4:	strb	wzr, [x22, x24]
  407aa8:	mov	x0, x22
  407aac:	ldp	x20, x19, [sp, #48]
  407ab0:	ldp	x22, x21, [sp, #32]
  407ab4:	ldp	x24, x23, [sp, #16]
  407ab8:	ldp	x29, x30, [sp], #64
  407abc:	ret
  407ac0:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  407ac4:	add	x0, x0, #0x4db
  407ac8:	ldp	x20, x19, [sp, #48]
  407acc:	ldp	x22, x21, [sp, #32]
  407ad0:	ldp	x24, x23, [sp, #16]
  407ad4:	ldp	x29, x30, [sp], #64
  407ad8:	b	402aa0 <strdup@plt>
  407adc:	sub	sp, sp, #0x140
  407ae0:	stp	x29, x30, [sp, #240]
  407ae4:	add	x29, sp, #0xf0
  407ae8:	sub	x9, x29, #0x70
  407aec:	mov	x10, sp
  407af0:	mov	x11, #0xffffffffffffffd0    	// #-48
  407af4:	add	x8, x29, #0x50
  407af8:	movk	x11, #0xff80, lsl #32
  407afc:	add	x9, x9, #0x30
  407b00:	add	x10, x10, #0x80
  407b04:	stp	x8, x9, [x29, #-32]
  407b08:	stp	x10, x11, [x29, #-16]
  407b0c:	stp	x2, x3, [x29, #-112]
  407b10:	stp	x4, x5, [x29, #-96]
  407b14:	stp	x6, x7, [x29, #-80]
  407b18:	stp	q1, q2, [sp, #16]
  407b1c:	str	q0, [sp]
  407b20:	ldp	q0, q1, [x29, #-32]
  407b24:	stp	x20, x19, [sp, #304]
  407b28:	mov	x19, x0
  407b2c:	add	x0, x29, #0x18
  407b30:	sub	x2, x29, #0x40
  407b34:	str	x28, [sp, #256]
  407b38:	stp	x24, x23, [sp, #272]
  407b3c:	stp	x22, x21, [sp, #288]
  407b40:	stp	q3, q4, [sp, #48]
  407b44:	stp	q5, q6, [sp, #80]
  407b48:	str	q7, [sp, #112]
  407b4c:	stp	q0, q1, [x29, #-64]
  407b50:	bl	402c50 <vasprintf@plt>
  407b54:	tbnz	w0, #31, 407b8c <ferror@plt+0x4d2c>
  407b58:	ldr	x21, [x29, #24]
  407b5c:	orr	x8, x19, x21
  407b60:	cbz	x8, 407b94 <ferror@plt+0x4d34>
  407b64:	mov	w22, w0
  407b68:	cbz	x19, 407ba8 <ferror@plt+0x4d48>
  407b6c:	cbz	x21, 407bbc <ferror@plt+0x4d5c>
  407b70:	mov	x0, x19
  407b74:	bl	402700 <strlen@plt>
  407b78:	mvn	x8, x0
  407b7c:	cmp	x8, x22
  407b80:	b.cs	407bc4 <ferror@plt+0x4d64>  // b.hs, b.nlast
  407b84:	mov	x20, xzr
  407b88:	b	407c00 <ferror@plt+0x4da0>
  407b8c:	mov	x20, xzr
  407b90:	b	407c08 <ferror@plt+0x4da8>
  407b94:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  407b98:	add	x0, x0, #0x4db
  407b9c:	bl	402aa0 <strdup@plt>
  407ba0:	mov	x20, x0
  407ba4:	b	407c00 <ferror@plt+0x4da0>
  407ba8:	mov	x0, x21
  407bac:	mov	x1, x22
  407bb0:	bl	402c70 <strndup@plt>
  407bb4:	mov	x20, x0
  407bb8:	b	407c00 <ferror@plt+0x4da0>
  407bbc:	mov	x0, x19
  407bc0:	b	407b9c <ferror@plt+0x4d3c>
  407bc4:	add	x24, x0, x22
  407bc8:	mov	x23, x0
  407bcc:	add	x0, x24, #0x1
  407bd0:	bl	402940 <malloc@plt>
  407bd4:	mov	x20, x0
  407bd8:	cbz	x0, 407c00 <ferror@plt+0x4da0>
  407bdc:	mov	x0, x20
  407be0:	mov	x1, x19
  407be4:	mov	x2, x23
  407be8:	bl	4026b0 <memcpy@plt>
  407bec:	add	x0, x20, x23
  407bf0:	mov	x1, x21
  407bf4:	mov	x2, x22
  407bf8:	bl	4026b0 <memcpy@plt>
  407bfc:	strb	wzr, [x20, x24]
  407c00:	ldr	x0, [x29, #24]
  407c04:	bl	402c00 <free@plt>
  407c08:	mov	x0, x20
  407c0c:	ldp	x20, x19, [sp, #304]
  407c10:	ldp	x22, x21, [sp, #288]
  407c14:	ldp	x24, x23, [sp, #272]
  407c18:	ldr	x28, [sp, #256]
  407c1c:	ldp	x29, x30, [sp, #240]
  407c20:	add	sp, sp, #0x140
  407c24:	ret
  407c28:	sub	sp, sp, #0x60
  407c2c:	stp	x29, x30, [sp, #16]
  407c30:	stp	x26, x25, [sp, #32]
  407c34:	stp	x24, x23, [sp, #48]
  407c38:	stp	x22, x21, [sp, #64]
  407c3c:	stp	x20, x19, [sp, #80]
  407c40:	ldr	x23, [x0]
  407c44:	add	x29, sp, #0x10
  407c48:	ldrb	w8, [x23]
  407c4c:	cbz	w8, 407e0c <ferror@plt+0x4fac>
  407c50:	mov	x20, x0
  407c54:	mov	x22, x1
  407c58:	mov	x0, x23
  407c5c:	mov	x1, x2
  407c60:	mov	w24, w3
  407c64:	mov	x21, x2
  407c68:	bl	402c80 <strspn@plt>
  407c6c:	add	x19, x23, x0
  407c70:	ldrb	w25, [x19]
  407c74:	cbz	x25, 407e08 <ferror@plt+0x4fa8>
  407c78:	cbz	w24, 407d08 <ferror@plt+0x4ea8>
  407c7c:	cmp	w25, #0x3f
  407c80:	b.hi	407d24 <ferror@plt+0x4ec4>  // b.pmore
  407c84:	mov	w8, #0x1                   	// #1
  407c88:	mov	x9, #0x1                   	// #1
  407c8c:	lsl	x8, x8, x25
  407c90:	movk	x9, #0x84, lsl #32
  407c94:	and	x8, x8, x9
  407c98:	cbz	x8, 407d24 <ferror@plt+0x4ec4>
  407c9c:	sturb	w25, [x29, #-4]
  407ca0:	sturb	wzr, [x29, #-3]
  407ca4:	mov	x24, x19
  407ca8:	ldrb	w9, [x24, #1]!
  407cac:	cbz	w9, 407da4 <ferror@plt+0x4f44>
  407cb0:	add	x10, x0, x23
  407cb4:	mov	x26, xzr
  407cb8:	mov	w8, wzr
  407cbc:	add	x23, x10, #0x2
  407cc0:	b	407ce4 <ferror@plt+0x4e84>
  407cc4:	sxtb	w1, w9
  407cc8:	sub	x0, x29, #0x4
  407ccc:	bl	402c90 <strchr@plt>
  407cd0:	cbnz	x0, 407db8 <ferror@plt+0x4f58>
  407cd4:	mov	w8, wzr
  407cd8:	ldrb	w9, [x23, x26]
  407cdc:	add	x26, x26, #0x1
  407ce0:	cbz	w9, 407d04 <ferror@plt+0x4ea4>
  407ce4:	cbnz	w8, 407cd4 <ferror@plt+0x4e74>
  407ce8:	and	w8, w9, #0xff
  407cec:	cmp	w8, #0x5c
  407cf0:	b.ne	407cc4 <ferror@plt+0x4e64>  // b.any
  407cf4:	mov	w8, #0x1                   	// #1
  407cf8:	ldrb	w9, [x23, x26]
  407cfc:	add	x26, x26, #0x1
  407d00:	cbnz	w9, 407ce4 <ferror@plt+0x4e84>
  407d04:	b	407dbc <ferror@plt+0x4f5c>
  407d08:	mov	x0, x19
  407d0c:	mov	x1, x21
  407d10:	bl	402d70 <strcspn@plt>
  407d14:	add	x8, x19, x0
  407d18:	str	x0, [x22]
  407d1c:	str	x8, [x20]
  407d20:	b	407e10 <ferror@plt+0x4fb0>
  407d24:	add	x9, x0, x23
  407d28:	mov	x24, xzr
  407d2c:	mov	w8, wzr
  407d30:	add	x23, x9, #0x1
  407d34:	b	407d58 <ferror@plt+0x4ef8>
  407d38:	sxtb	w1, w25
  407d3c:	mov	x0, x21
  407d40:	bl	402c90 <strchr@plt>
  407d44:	cbnz	x0, 407db0 <ferror@plt+0x4f50>
  407d48:	mov	w8, wzr
  407d4c:	ldrb	w25, [x23, x24]
  407d50:	add	x24, x24, #0x1
  407d54:	cbz	w25, 407d78 <ferror@plt+0x4f18>
  407d58:	cbnz	w8, 407d48 <ferror@plt+0x4ee8>
  407d5c:	and	w8, w25, #0xff
  407d60:	cmp	w8, #0x5c
  407d64:	b.ne	407d38 <ferror@plt+0x4ed8>  // b.any
  407d68:	mov	w8, #0x1                   	// #1
  407d6c:	ldrb	w25, [x23, x24]
  407d70:	add	x24, x24, #0x1
  407d74:	cbnz	w25, 407d58 <ferror@plt+0x4ef8>
  407d78:	sub	w8, w24, w8
  407d7c:	sxtw	x8, w8
  407d80:	str	x8, [x22]
  407d84:	add	x22, x19, x8
  407d88:	ldrsb	w1, [x22]
  407d8c:	cbz	w1, 407d9c <ferror@plt+0x4f3c>
  407d90:	mov	x0, x21
  407d94:	bl	402c90 <strchr@plt>
  407d98:	cbz	x0, 407e08 <ferror@plt+0x4fa8>
  407d9c:	str	x22, [x20]
  407da0:	b	407e10 <ferror@plt+0x4fb0>
  407da4:	mov	w8, wzr
  407da8:	mov	w26, wzr
  407dac:	b	407dbc <ferror@plt+0x4f5c>
  407db0:	mov	w8, wzr
  407db4:	b	407d78 <ferror@plt+0x4f18>
  407db8:	mov	w8, wzr
  407dbc:	sub	w8, w26, w8
  407dc0:	sxtw	x23, w8
  407dc4:	str	x23, [x22]
  407dc8:	add	x8, x23, x19
  407dcc:	ldrb	w8, [x8, #1]
  407dd0:	cbz	w8, 407e08 <ferror@plt+0x4fa8>
  407dd4:	cmp	w8, w25
  407dd8:	b.ne	407e08 <ferror@plt+0x4fa8>  // b.any
  407ddc:	add	x8, x23, x19
  407de0:	ldrsb	w1, [x8, #2]
  407de4:	cbz	w1, 407df4 <ferror@plt+0x4f94>
  407de8:	mov	x0, x21
  407dec:	bl	402c90 <strchr@plt>
  407df0:	cbz	x0, 407e08 <ferror@plt+0x4fa8>
  407df4:	add	x8, x19, x23
  407df8:	add	x8, x8, #0x2
  407dfc:	str	x8, [x20]
  407e00:	mov	x19, x24
  407e04:	b	407e10 <ferror@plt+0x4fb0>
  407e08:	str	x19, [x20]
  407e0c:	mov	x19, xzr
  407e10:	mov	x0, x19
  407e14:	ldp	x20, x19, [sp, #80]
  407e18:	ldp	x22, x21, [sp, #64]
  407e1c:	ldp	x24, x23, [sp, #48]
  407e20:	ldp	x26, x25, [sp, #32]
  407e24:	ldp	x29, x30, [sp, #16]
  407e28:	add	sp, sp, #0x60
  407e2c:	ret
  407e30:	stp	x29, x30, [sp, #-32]!
  407e34:	str	x19, [sp, #16]
  407e38:	mov	x19, x0
  407e3c:	mov	x29, sp
  407e40:	mov	x0, x19
  407e44:	bl	4029a0 <fgetc@plt>
  407e48:	cmp	w0, #0xa
  407e4c:	b.eq	407e68 <ferror@plt+0x5008>  // b.none
  407e50:	cmn	w0, #0x1
  407e54:	b.ne	407e40 <ferror@plt+0x4fe0>  // b.any
  407e58:	mov	w0, #0x1                   	// #1
  407e5c:	ldr	x19, [sp, #16]
  407e60:	ldp	x29, x30, [sp], #32
  407e64:	ret
  407e68:	mov	w0, wzr
  407e6c:	ldr	x19, [sp, #16]
  407e70:	ldp	x29, x30, [sp], #32
  407e74:	ret
  407e78:	sub	sp, sp, #0xc0
  407e7c:	stp	x29, x30, [sp, #144]
  407e80:	str	x21, [sp, #160]
  407e84:	stp	x20, x19, [sp, #176]
  407e88:	add	x29, sp, #0x90
  407e8c:	stp	xzr, xzr, [sp]
  407e90:	cbz	x0, 40853c <ferror@plt+0x56dc>
  407e94:	mov	x19, x1
  407e98:	cbz	x1, 40855c <ferror@plt+0x56fc>
  407e9c:	mov	x20, x0
  407ea0:	mov	x0, xzr
  407ea4:	bl	402930 <time@plt>
  407ea8:	str	x0, [x29, #24]
  407eac:	add	x0, x29, #0x18
  407eb0:	sub	x1, x29, #0x40
  407eb4:	bl	402800 <localtime_r@plt>
  407eb8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  407ebc:	mov	w21, #0xffffffff            	// #-1
  407ec0:	add	x1, x1, #0x4
  407ec4:	mov	x0, x20
  407ec8:	stur	w21, [x29, #-32]
  407ecc:	bl	402b60 <strcmp@plt>
  407ed0:	cbz	w0, 407f70 <ferror@plt+0x5110>
  407ed4:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  407ed8:	add	x1, x1, #0x8
  407edc:	mov	x0, x20
  407ee0:	bl	402b60 <strcmp@plt>
  407ee4:	cbz	w0, 407f38 <ferror@plt+0x50d8>
  407ee8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  407eec:	add	x1, x1, #0xe
  407ef0:	mov	x0, x20
  407ef4:	bl	402b60 <strcmp@plt>
  407ef8:	cbz	w0, 407f44 <ferror@plt+0x50e4>
  407efc:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  407f00:	add	x1, x1, #0x18
  407f04:	mov	x0, x20
  407f08:	bl	402b60 <strcmp@plt>
  407f0c:	cbz	w0, 407f58 <ferror@plt+0x50f8>
  407f10:	ldrb	w8, [x20]
  407f14:	cmp	w8, #0x2d
  407f18:	b.eq	407fb8 <ferror@plt+0x5158>  // b.none
  407f1c:	cmp	w8, #0x2b
  407f20:	b.ne	407fd0 <ferror@plt+0x5170>  // b.any
  407f24:	add	x0, x20, #0x1
  407f28:	add	x1, sp, #0x8
  407f2c:	bl	40857c <ferror@plt+0x571c>
  407f30:	tbz	w0, #31, 407f6c <ferror@plt+0x510c>
  407f34:	b	407fc8 <ferror@plt+0x5168>
  407f38:	stur	xzr, [x29, #-60]
  407f3c:	stur	wzr, [x29, #-64]
  407f40:	b	407f6c <ferror@plt+0x510c>
  407f44:	ldur	w8, [x29, #-52]
  407f48:	stur	xzr, [x29, #-60]
  407f4c:	stur	wzr, [x29, #-64]
  407f50:	sub	w8, w8, #0x1
  407f54:	b	407f68 <ferror@plt+0x5108>
  407f58:	ldur	w8, [x29, #-52]
  407f5c:	stur	xzr, [x29, #-60]
  407f60:	stur	wzr, [x29, #-64]
  407f64:	add	w8, w8, #0x1
  407f68:	stur	w8, [x29, #-52]
  407f6c:	mov	w21, #0xffffffff            	// #-1
  407f70:	sub	x0, x29, #0x40
  407f74:	bl	402b00 <mktime@plt>
  407f78:	cmn	x0, #0x1
  407f7c:	str	x0, [x29, #24]
  407f80:	b.eq	40850c <ferror@plt+0x56ac>  // b.none
  407f84:	tbnz	w21, #31, 407f94 <ferror@plt+0x5134>
  407f88:	ldur	w8, [x29, #-40]
  407f8c:	cmp	w8, w21
  407f90:	b.ne	40850c <ferror@plt+0x56ac>  // b.any
  407f94:	ldp	x9, x8, [sp]
  407f98:	mov	w10, #0x4240                	// #16960
  407f9c:	movk	w10, #0xf, lsl #16
  407fa0:	mov	w20, wzr
  407fa4:	madd	x8, x0, x10, x8
  407fa8:	subs	x8, x8, x9
  407fac:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  407fb0:	str	x8, [x19]
  407fb4:	b	408510 <ferror@plt+0x56b0>
  407fb8:	add	x0, x20, #0x1
  407fbc:	mov	x1, sp
  407fc0:	bl	40857c <ferror@plt+0x571c>
  407fc4:	tbz	w0, #31, 407f6c <ferror@plt+0x510c>
  407fc8:	mov	w20, w0
  407fcc:	b	408510 <ferror@plt+0x56b0>
  407fd0:	mov	x0, x20
  407fd4:	bl	402700 <strlen@plt>
  407fd8:	subs	x1, x0, #0x4
  407fdc:	b.cc	407ff8 <ferror@plt+0x5198>  // b.lo, b.ul, b.last
  407fe0:	add	x8, x20, x0
  407fe4:	ldur	w8, [x8, #-4]
  407fe8:	mov	w9, #0x6120                	// #24864
  407fec:	movk	w9, #0x6f67, lsl #16
  407ff0:	cmp	w8, w9
  407ff4:	b.eq	408178 <ferror@plt+0x5318>  // b.none
  407ff8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  407ffc:	add	x1, x1, #0xf6e
  408000:	mov	w2, #0x6                   	// #6
  408004:	mov	x0, x20
  408008:	bl	402c30 <strncasecmp@plt>
  40800c:	cbnz	w0, 408028 <ferror@plt+0x51c8>
  408010:	ldrb	w8, [x20, #6]
  408014:	cmp	w8, #0x20
  408018:	b.ne	408028 <ferror@plt+0x51c8>  // b.any
  40801c:	mov	x9, xzr
  408020:	mov	w8, #0x7                   	// #7
  408024:	b	4082c8 <ferror@plt+0x5468>
  408028:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40802c:	add	x1, x1, #0xf75
  408030:	mov	w2, #0x3                   	// #3
  408034:	mov	x0, x20
  408038:	bl	402c30 <strncasecmp@plt>
  40803c:	cbnz	w0, 408058 <ferror@plt+0x51f8>
  408040:	ldrb	w8, [x20, #3]
  408044:	cmp	w8, #0x20
  408048:	b.ne	408058 <ferror@plt+0x51f8>  // b.any
  40804c:	mov	w8, #0x4                   	// #4
  408050:	mov	w9, #0x1                   	// #1
  408054:	b	4082c8 <ferror@plt+0x5468>
  408058:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40805c:	add	x1, x1, #0xf79
  408060:	mov	w2, #0x6                   	// #6
  408064:	mov	x0, x20
  408068:	bl	402c30 <strncasecmp@plt>
  40806c:	cbnz	w0, 408088 <ferror@plt+0x5228>
  408070:	ldrb	w8, [x20, #6]
  408074:	cmp	w8, #0x20
  408078:	b.ne	408088 <ferror@plt+0x5228>  // b.any
  40807c:	mov	w8, #0x7                   	// #7
  408080:	mov	w9, #0x2                   	// #2
  408084:	b	4082c8 <ferror@plt+0x5468>
  408088:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40808c:	add	x1, x1, #0xf80
  408090:	mov	w2, #0x3                   	// #3
  408094:	mov	x0, x20
  408098:	bl	402c30 <strncasecmp@plt>
  40809c:	cbnz	w0, 4080b8 <ferror@plt+0x5258>
  4080a0:	ldrb	w8, [x20, #3]
  4080a4:	cmp	w8, #0x20
  4080a8:	b.ne	4080b8 <ferror@plt+0x5258>  // b.any
  4080ac:	mov	w8, #0x4                   	// #4
  4080b0:	mov	w9, #0x3                   	// #3
  4080b4:	b	4082c8 <ferror@plt+0x5468>
  4080b8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4080bc:	add	x1, x1, #0xf84
  4080c0:	mov	w2, #0x7                   	// #7
  4080c4:	mov	x0, x20
  4080c8:	bl	402c30 <strncasecmp@plt>
  4080cc:	cbnz	w0, 4080e8 <ferror@plt+0x5288>
  4080d0:	ldrb	w8, [x20, #7]
  4080d4:	cmp	w8, #0x20
  4080d8:	b.ne	4080e8 <ferror@plt+0x5288>  // b.any
  4080dc:	mov	w8, #0x8                   	// #8
  4080e0:	mov	w9, #0x4                   	// #4
  4080e4:	b	4082c8 <ferror@plt+0x5468>
  4080e8:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4080ec:	add	x1, x1, #0xf8c
  4080f0:	mov	w2, #0x3                   	// #3
  4080f4:	mov	x0, x20
  4080f8:	bl	402c30 <strncasecmp@plt>
  4080fc:	cbnz	w0, 408118 <ferror@plt+0x52b8>
  408100:	ldrb	w8, [x20, #3]
  408104:	cmp	w8, #0x20
  408108:	b.ne	408118 <ferror@plt+0x52b8>  // b.any
  40810c:	mov	w8, #0x4                   	// #4
  408110:	mov	w9, #0x5                   	// #5
  408114:	b	4082c8 <ferror@plt+0x5468>
  408118:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40811c:	add	x1, x1, #0xf90
  408120:	mov	w2, #0x9                   	// #9
  408124:	mov	x0, x20
  408128:	bl	402c30 <strncasecmp@plt>
  40812c:	cbnz	w0, 408148 <ferror@plt+0x52e8>
  408130:	ldrb	w8, [x20, #9]
  408134:	cmp	w8, #0x20
  408138:	b.ne	408148 <ferror@plt+0x52e8>  // b.any
  40813c:	mov	w8, #0xa                   	// #10
  408140:	mov	w9, #0x6                   	// #6
  408144:	b	4082c8 <ferror@plt+0x5468>
  408148:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  40814c:	add	x1, x1, #0xf9a
  408150:	mov	w2, #0x3                   	// #3
  408154:	mov	x0, x20
  408158:	bl	402c30 <strncasecmp@plt>
  40815c:	cbnz	w0, 4081a4 <ferror@plt+0x5344>
  408160:	ldrb	w8, [x20, #3]
  408164:	cmp	w8, #0x20
  408168:	b.ne	4081a4 <ferror@plt+0x5344>  // b.any
  40816c:	mov	w8, #0x4                   	// #4
  408170:	mov	w9, #0x7                   	// #7
  408174:	b	4082c8 <ferror@plt+0x5468>
  408178:	mov	x0, x20
  40817c:	bl	402c70 <strndup@plt>
  408180:	cbz	x0, 408264 <ferror@plt+0x5404>
  408184:	mov	x1, sp
  408188:	mov	x21, x0
  40818c:	bl	40857c <ferror@plt+0x571c>
  408190:	mov	w20, w0
  408194:	mov	x0, x21
  408198:	bl	402c00 <free@plt>
  40819c:	tbz	w20, #31, 407f6c <ferror@plt+0x510c>
  4081a0:	b	408510 <ferror@plt+0x56b0>
  4081a4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4081a8:	add	x1, x1, #0xf9e
  4081ac:	mov	w2, #0x8                   	// #8
  4081b0:	mov	x0, x20
  4081b4:	bl	402c30 <strncasecmp@plt>
  4081b8:	cbnz	w0, 4081d4 <ferror@plt+0x5374>
  4081bc:	ldrb	w8, [x20, #8]
  4081c0:	cmp	w8, #0x20
  4081c4:	b.ne	4081d4 <ferror@plt+0x5374>  // b.any
  4081c8:	mov	w8, #0x9                   	// #9
  4081cc:	mov	w9, #0x8                   	// #8
  4081d0:	b	4082c8 <ferror@plt+0x5468>
  4081d4:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4081d8:	add	x1, x1, #0xfa7
  4081dc:	mov	w2, #0x3                   	// #3
  4081e0:	mov	x0, x20
  4081e4:	bl	402c30 <strncasecmp@plt>
  4081e8:	cbnz	w0, 408204 <ferror@plt+0x53a4>
  4081ec:	ldrb	w8, [x20, #3]
  4081f0:	cmp	w8, #0x20
  4081f4:	b.ne	408204 <ferror@plt+0x53a4>  // b.any
  4081f8:	mov	w8, #0x4                   	// #4
  4081fc:	mov	w9, #0x9                   	// #9
  408200:	b	4082c8 <ferror@plt+0x5468>
  408204:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408208:	add	x1, x1, #0xfab
  40820c:	mov	w2, #0x6                   	// #6
  408210:	mov	x0, x20
  408214:	bl	402c30 <strncasecmp@plt>
  408218:	cbnz	w0, 408234 <ferror@plt+0x53d4>
  40821c:	ldrb	w8, [x20, #6]
  408220:	cmp	w8, #0x20
  408224:	b.ne	408234 <ferror@plt+0x53d4>  // b.any
  408228:	mov	w8, #0x7                   	// #7
  40822c:	mov	w9, #0xa                   	// #10
  408230:	b	4082c8 <ferror@plt+0x5468>
  408234:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408238:	add	x1, x1, #0xfb2
  40823c:	mov	w2, #0x3                   	// #3
  408240:	mov	x0, x20
  408244:	bl	402c30 <strncasecmp@plt>
  408248:	cbnz	w0, 40826c <ferror@plt+0x540c>
  40824c:	ldrb	w8, [x20, #3]
  408250:	cmp	w8, #0x20
  408254:	b.ne	40826c <ferror@plt+0x540c>  // b.any
  408258:	mov	w8, #0x4                   	// #4
  40825c:	mov	w9, #0xb                   	// #11
  408260:	b	4082c8 <ferror@plt+0x5468>
  408264:	mov	w20, #0xfffffff4            	// #-12
  408268:	b	408510 <ferror@plt+0x56b0>
  40826c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408270:	add	x1, x1, #0xfb6
  408274:	mov	w2, #0x8                   	// #8
  408278:	mov	x0, x20
  40827c:	bl	402c30 <strncasecmp@plt>
  408280:	cbnz	w0, 40829c <ferror@plt+0x543c>
  408284:	ldrb	w8, [x20, #8]
  408288:	cmp	w8, #0x20
  40828c:	b.ne	40829c <ferror@plt+0x543c>  // b.any
  408290:	mov	w8, #0x9                   	// #9
  408294:	mov	w9, #0xc                   	// #12
  408298:	b	4082c8 <ferror@plt+0x5468>
  40829c:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  4082a0:	add	x1, x1, #0xfbf
  4082a4:	mov	w2, #0x3                   	// #3
  4082a8:	mov	x0, x20
  4082ac:	bl	402c30 <strncasecmp@plt>
  4082b0:	cbnz	w0, 408534 <ferror@plt+0x56d4>
  4082b4:	ldrb	w8, [x20, #3]
  4082b8:	cmp	w8, #0x20
  4082bc:	b.ne	408534 <ferror@plt+0x56d4>  // b.any
  4082c0:	mov	w8, #0x4                   	// #4
  4082c4:	mov	w9, #0xd                   	// #13
  4082c8:	adrp	x10, 41b000 <ferror@plt+0x181a0>
  4082cc:	add	x10, x10, #0xb48
  4082d0:	add	x9, x10, x9, lsl #4
  4082d4:	ldr	w21, [x9, #8]
  4082d8:	add	x20, x20, x8
  4082dc:	ldp	q0, q1, [x29, #-64]
  4082e0:	ldur	q2, [x29, #-32]
  4082e4:	ldur	x8, [x29, #-16]
  4082e8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  4082ec:	add	x1, x1, #0x26
  4082f0:	sub	x2, x29, #0x40
  4082f4:	mov	x0, x20
  4082f8:	stp	q0, q1, [sp, #16]
  4082fc:	str	q2, [sp, #48]
  408300:	str	x8, [sp, #64]
  408304:	bl	4028d0 <strptime@plt>
  408308:	cbz	x0, 408314 <ferror@plt+0x54b4>
  40830c:	ldrb	w8, [x0]
  408310:	cbz	w8, 407f70 <ferror@plt+0x5110>
  408314:	ldp	q0, q1, [sp, #16]
  408318:	ldr	q2, [sp, #48]
  40831c:	ldr	x8, [sp, #64]
  408320:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408324:	add	x1, x1, #0x38
  408328:	sub	x2, x29, #0x40
  40832c:	mov	x0, x20
  408330:	stp	q0, q1, [x29, #-64]
  408334:	stur	q2, [x29, #-32]
  408338:	stur	x8, [x29, #-16]
  40833c:	bl	4028d0 <strptime@plt>
  408340:	cbz	x0, 40834c <ferror@plt+0x54ec>
  408344:	ldrb	w8, [x0]
  408348:	cbz	w8, 407f70 <ferror@plt+0x5110>
  40834c:	ldp	q0, q1, [sp, #16]
  408350:	ldr	q2, [sp, #48]
  408354:	ldr	x8, [sp, #64]
  408358:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  40835c:	add	x1, x1, #0x4a
  408360:	sub	x2, x29, #0x40
  408364:	mov	x0, x20
  408368:	stp	q0, q1, [x29, #-64]
  40836c:	stur	q2, [x29, #-32]
  408370:	stur	x8, [x29, #-16]
  408374:	bl	4028d0 <strptime@plt>
  408378:	cbz	x0, 408384 <ferror@plt+0x5524>
  40837c:	ldrb	w8, [x0]
  408380:	cbz	w8, 407f70 <ferror@plt+0x5110>
  408384:	ldp	q0, q1, [sp, #16]
  408388:	ldr	q2, [sp, #48]
  40838c:	ldr	x8, [sp, #64]
  408390:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408394:	add	x1, x1, #0x5c
  408398:	sub	x2, x29, #0x40
  40839c:	mov	x0, x20
  4083a0:	stp	q0, q1, [x29, #-64]
  4083a4:	stur	q2, [x29, #-32]
  4083a8:	stur	x8, [x29, #-16]
  4083ac:	bl	4028d0 <strptime@plt>
  4083b0:	cbz	x0, 4083bc <ferror@plt+0x555c>
  4083b4:	ldrb	w8, [x0]
  4083b8:	cbz	w8, 40852c <ferror@plt+0x56cc>
  4083bc:	ldp	q0, q1, [sp, #16]
  4083c0:	ldr	q2, [sp, #48]
  4083c4:	ldr	x8, [sp, #64]
  4083c8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  4083cc:	add	x1, x1, #0x6b
  4083d0:	sub	x2, x29, #0x40
  4083d4:	mov	x0, x20
  4083d8:	stp	q0, q1, [x29, #-64]
  4083dc:	stur	q2, [x29, #-32]
  4083e0:	stur	x8, [x29, #-16]
  4083e4:	bl	4028d0 <strptime@plt>
  4083e8:	cbz	x0, 4083f4 <ferror@plt+0x5594>
  4083ec:	ldrb	w8, [x0]
  4083f0:	cbz	w8, 40852c <ferror@plt+0x56cc>
  4083f4:	ldp	q0, q1, [sp, #16]
  4083f8:	ldr	q2, [sp, #48]
  4083fc:	ldr	x8, [sp, #64]
  408400:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408404:	add	x1, x1, #0x7a
  408408:	sub	x2, x29, #0x40
  40840c:	mov	x0, x20
  408410:	stp	q0, q1, [x29, #-64]
  408414:	stur	q2, [x29, #-32]
  408418:	stur	x8, [x29, #-16]
  40841c:	bl	4028d0 <strptime@plt>
  408420:	cbz	x0, 40842c <ferror@plt+0x55cc>
  408424:	ldrb	w8, [x0]
  408428:	cbz	w8, 408528 <ferror@plt+0x56c8>
  40842c:	ldp	q0, q1, [sp, #16]
  408430:	ldr	q2, [sp, #48]
  408434:	ldr	x8, [sp, #64]
  408438:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  40843c:	add	x1, x1, #0x83
  408440:	sub	x2, x29, #0x40
  408444:	mov	x0, x20
  408448:	stp	q0, q1, [x29, #-64]
  40844c:	stur	q2, [x29, #-32]
  408450:	stur	x8, [x29, #-16]
  408454:	bl	4028d0 <strptime@plt>
  408458:	cbz	x0, 408464 <ferror@plt+0x5604>
  40845c:	ldrb	w8, [x0]
  408460:	cbz	w8, 408528 <ferror@plt+0x56c8>
  408464:	ldp	q0, q1, [sp, #16]
  408468:	ldr	q2, [sp, #48]
  40846c:	ldr	x8, [sp, #64]
  408470:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408474:	add	x1, x1, #0x41
  408478:	sub	x2, x29, #0x40
  40847c:	mov	x0, x20
  408480:	stp	q0, q1, [x29, #-64]
  408484:	stur	q2, [x29, #-32]
  408488:	stur	x8, [x29, #-16]
  40848c:	bl	4028d0 <strptime@plt>
  408490:	cbz	x0, 40849c <ferror@plt+0x563c>
  408494:	ldrb	w8, [x0]
  408498:	cbz	w8, 407f70 <ferror@plt+0x5110>
  40849c:	ldp	q0, q1, [sp, #16]
  4084a0:	ldr	q2, [sp, #48]
  4084a4:	ldr	x8, [sp, #64]
  4084a8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  4084ac:	add	x1, x1, #0x74
  4084b0:	sub	x2, x29, #0x40
  4084b4:	mov	x0, x20
  4084b8:	stp	q0, q1, [x29, #-64]
  4084bc:	stur	q2, [x29, #-32]
  4084c0:	stur	x8, [x29, #-16]
  4084c4:	bl	4028d0 <strptime@plt>
  4084c8:	cbz	x0, 4084d4 <ferror@plt+0x5674>
  4084cc:	ldrb	w8, [x0]
  4084d0:	cbz	w8, 40852c <ferror@plt+0x56cc>
  4084d4:	ldp	q0, q1, [sp, #16]
  4084d8:	ldr	q2, [sp, #48]
  4084dc:	ldr	x8, [sp, #64]
  4084e0:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  4084e4:	add	x1, x1, #0x8c
  4084e8:	sub	x2, x29, #0x40
  4084ec:	mov	x0, x20
  4084f0:	stp	q0, q1, [x29, #-64]
  4084f4:	stur	q2, [x29, #-32]
  4084f8:	stur	x8, [x29, #-16]
  4084fc:	bl	4028d0 <strptime@plt>
  408500:	cbz	x0, 40850c <ferror@plt+0x56ac>
  408504:	ldrb	w8, [x0]
  408508:	cbz	w8, 40852c <ferror@plt+0x56cc>
  40850c:	mov	w20, #0xffffffea            	// #-22
  408510:	mov	w0, w20
  408514:	ldp	x20, x19, [sp, #176]
  408518:	ldr	x21, [sp, #160]
  40851c:	ldp	x29, x30, [sp, #144]
  408520:	add	sp, sp, #0xc0
  408524:	ret
  408528:	stur	xzr, [x29, #-60]
  40852c:	stur	wzr, [x29, #-64]
  408530:	b	407f70 <ferror@plt+0x5110>
  408534:	mov	w21, #0xffffffff            	// #-1
  408538:	b	4082dc <ferror@plt+0x547c>
  40853c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  408540:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408544:	adrp	x3, 40a000 <ferror@plt+0x71a0>
  408548:	add	x0, x0, #0xfc1
  40854c:	add	x1, x1, #0xfc3
  408550:	add	x3, x3, #0xfd3
  408554:	mov	w2, #0xc4                  	// #196
  408558:	bl	402da0 <__assert_fail@plt>
  40855c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  408560:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408564:	adrp	x3, 40a000 <ferror@plt+0x71a0>
  408568:	add	x0, x0, #0xfff
  40856c:	add	x1, x1, #0xfc3
  408570:	add	x3, x3, #0xfd3
  408574:	mov	w2, #0xc5                  	// #197
  408578:	bl	402da0 <__assert_fail@plt>
  40857c:	sub	sp, sp, #0x80
  408580:	stp	x29, x30, [sp, #32]
  408584:	stp	x28, x27, [sp, #48]
  408588:	stp	x26, x25, [sp, #64]
  40858c:	stp	x24, x23, [sp, #80]
  408590:	stp	x22, x21, [sp, #96]
  408594:	stp	x20, x19, [sp, #112]
  408598:	add	x29, sp, #0x20
  40859c:	cbz	x0, 40876c <ferror@plt+0x590c>
  4085a0:	mov	x26, x1
  4085a4:	cbz	x1, 40878c <ferror@plt+0x592c>
  4085a8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  4085ac:	add	x1, x1, #0x14f
  4085b0:	mov	x20, x0
  4085b4:	bl	402c80 <strspn@plt>
  4085b8:	add	x23, x20, x0
  4085bc:	ldrb	w8, [x23]
  4085c0:	cbz	w8, 408738 <ferror@plt+0x58d8>
  4085c4:	bl	402db0 <__errno_location@plt>
  4085c8:	adrp	x21, 40b000 <ferror@plt+0x81a0>
  4085cc:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  4085d0:	mov	x20, x0
  4085d4:	mov	x19, xzr
  4085d8:	add	x21, x21, #0x14f
  4085dc:	movk	x28, #0xcccd
  4085e0:	sub	x1, x29, #0x8
  4085e4:	mov	w2, #0xa                   	// #10
  4085e8:	mov	x0, x23
  4085ec:	str	wzr, [x20]
  4085f0:	bl	4027a0 <strtoll@plt>
  4085f4:	ldr	w8, [x20]
  4085f8:	cmp	w8, #0x1
  4085fc:	b.ge	40875c <ferror@plt+0x58fc>  // b.tcont
  408600:	mov	x22, x0
  408604:	tbnz	x0, #63, 408764 <ferror@plt+0x5904>
  408608:	ldur	x25, [x29, #-8]
  40860c:	ldrb	w8, [x25]
  408610:	cmp	w8, #0x2e
  408614:	b.ne	408658 <ferror@plt+0x57f8>  // b.any
  408618:	add	x24, x25, #0x1
  40861c:	sub	x1, x29, #0x8
  408620:	mov	w2, #0xa                   	// #10
  408624:	mov	x0, x24
  408628:	str	wzr, [x20]
  40862c:	bl	4027a0 <strtoll@plt>
  408630:	ldr	w8, [x20]
  408634:	cmp	w8, #0x1
  408638:	b.ge	40875c <ferror@plt+0x58fc>  // b.tcont
  40863c:	mov	x23, x0
  408640:	tbnz	x0, #63, 408764 <ferror@plt+0x5904>
  408644:	ldur	x25, [x29, #-8]
  408648:	cmp	x25, x24
  40864c:	b.eq	408738 <ferror@plt+0x58d8>  // b.none
  408650:	sub	w27, w25, w24
  408654:	b	408668 <ferror@plt+0x5808>
  408658:	cmp	x25, x23
  40865c:	b.eq	408738 <ferror@plt+0x58d8>  // b.none
  408660:	mov	x23, xzr
  408664:	mov	w27, wzr
  408668:	mov	x0, x25
  40866c:	mov	x1, x21
  408670:	bl	402c80 <strspn@plt>
  408674:	add	x24, x25, x0
  408678:	stur	x24, [x29, #-8]
  40867c:	cbz	x25, 408738 <ferror@plt+0x58d8>
  408680:	str	x19, [sp, #16]
  408684:	adrp	x19, 41b000 <ferror@plt+0x181a0>
  408688:	mov	x21, xzr
  40868c:	add	x19, x19, #0xc30
  408690:	b	4086a4 <ferror@plt+0x5844>
  408694:	add	x21, x21, #0x1
  408698:	cmp	x21, #0x1c
  40869c:	add	x19, x19, #0x10
  4086a0:	b.eq	408738 <ferror@plt+0x58d8>  // b.none
  4086a4:	ldur	x25, [x19, #-8]
  4086a8:	mov	x0, x25
  4086ac:	bl	402700 <strlen@plt>
  4086b0:	cbz	x0, 408694 <ferror@plt+0x5834>
  4086b4:	mov	x2, x0
  4086b8:	mov	x0, x24
  4086bc:	mov	x1, x25
  4086c0:	bl	402970 <strncmp@plt>
  4086c4:	cbnz	w0, 408694 <ferror@plt+0x5834>
  4086c8:	ldr	x19, [x19]
  4086cc:	str	x26, [sp, #8]
  4086d0:	mul	x26, x19, x23
  4086d4:	cbz	w27, 4086e8 <ferror@plt+0x5888>
  4086d8:	umulh	x8, x26, x28
  4086dc:	subs	w27, w27, #0x1
  4086e0:	lsr	x26, x8, #3
  4086e4:	b.ne	4086d8 <ferror@plt+0x5878>  // b.any
  4086e8:	cmp	w21, #0x1c
  4086ec:	b.cs	408738 <ferror@plt+0x58d8>  // b.hs, b.nlast
  4086f0:	mov	x0, x25
  4086f4:	bl	402700 <strlen@plt>
  4086f8:	ldr	x8, [sp, #16]
  4086fc:	adrp	x21, 40b000 <ferror@plt+0x81a0>
  408700:	add	x23, x24, x0
  408704:	add	x21, x21, #0x14f
  408708:	madd	x8, x19, x22, x8
  40870c:	mov	x0, x23
  408710:	mov	x1, x21
  408714:	add	x19, x8, x26
  408718:	bl	402c80 <strspn@plt>
  40871c:	add	x23, x23, x0
  408720:	ldrb	w8, [x23]
  408724:	ldr	x26, [sp, #8]
  408728:	cbnz	w8, 4085e0 <ferror@plt+0x5780>
  40872c:	mov	w0, wzr
  408730:	str	x19, [x26]
  408734:	b	40873c <ferror@plt+0x58dc>
  408738:	mov	w0, #0xffffffea            	// #-22
  40873c:	ldp	x20, x19, [sp, #112]
  408740:	ldp	x22, x21, [sp, #96]
  408744:	ldp	x24, x23, [sp, #80]
  408748:	ldp	x26, x25, [sp, #64]
  40874c:	ldp	x28, x27, [sp, #48]
  408750:	ldp	x29, x30, [sp, #32]
  408754:	add	sp, sp, #0x80
  408758:	ret
  40875c:	neg	w0, w8
  408760:	b	40873c <ferror@plt+0x58dc>
  408764:	mov	w0, #0xffffffde            	// #-34
  408768:	b	40873c <ferror@plt+0x58dc>
  40876c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  408770:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408774:	adrp	x3, 40b000 <ferror@plt+0x81a0>
  408778:	add	x0, x0, #0xfc1
  40877c:	add	x1, x1, #0xfc3
  408780:	add	x3, x3, #0x129
  408784:	mov	w2, #0x4d                  	// #77
  408788:	bl	402da0 <__assert_fail@plt>
  40878c:	adrp	x0, 40a000 <ferror@plt+0x71a0>
  408790:	adrp	x1, 40a000 <ferror@plt+0x71a0>
  408794:	adrp	x3, 40b000 <ferror@plt+0x81a0>
  408798:	add	x0, x0, #0xfff
  40879c:	add	x1, x1, #0xfc3
  4087a0:	add	x3, x3, #0x129
  4087a4:	mov	w2, #0x4e                  	// #78
  4087a8:	bl	402da0 <__assert_fail@plt>
  4087ac:	ldr	w8, [x0, #32]
  4087b0:	tbnz	w8, #31, 4087bc <ferror@plt+0x595c>
  4087b4:	ldr	w0, [x0, #40]
  4087b8:	ret
  4087bc:	mov	w0, wzr
  4087c0:	ret
  4087c4:	sub	sp, sp, #0x70
  4087c8:	stp	x22, x21, [sp, #80]
  4087cc:	stp	x20, x19, [sp, #96]
  4087d0:	mov	x20, x3
  4087d4:	mov	x21, x2
  4087d8:	mov	w22, w1
  4087dc:	mov	x19, x0
  4087e0:	stp	x29, x30, [sp, #64]
  4087e4:	add	x29, sp, #0x40
  4087e8:	tbnz	w1, #6, 408818 <ferror@plt+0x59b8>
  4087ec:	add	x1, sp, #0x8
  4087f0:	mov	x0, x19
  4087f4:	bl	402800 <localtime_r@plt>
  4087f8:	cbz	x0, 408828 <ferror@plt+0x59c8>
  4087fc:	ldr	x1, [x19, #8]
  408800:	add	x0, sp, #0x8
  408804:	mov	w2, w22
  408808:	mov	x3, x21
  40880c:	mov	x4, x20
  408810:	bl	408858 <ferror@plt+0x59f8>
  408814:	b	408844 <ferror@plt+0x59e4>
  408818:	add	x1, sp, #0x8
  40881c:	mov	x0, x19
  408820:	bl	4029f0 <gmtime_r@plt>
  408824:	cbnz	x0, 4087fc <ferror@plt+0x599c>
  408828:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  40882c:	add	x1, x1, #0x99
  408830:	mov	w2, #0x5                   	// #5
  408834:	bl	402d40 <dcgettext@plt>
  408838:	ldr	x1, [x19]
  40883c:	bl	402ce0 <warnx@plt>
  408840:	mov	w0, #0xffffffff            	// #-1
  408844:	ldp	x20, x19, [sp, #96]
  408848:	ldp	x22, x21, [sp, #80]
  40884c:	ldp	x29, x30, [sp, #64]
  408850:	add	sp, sp, #0x70
  408854:	ret
  408858:	stp	x29, x30, [sp, #-64]!
  40885c:	str	x23, [sp, #16]
  408860:	stp	x22, x21, [sp, #32]
  408864:	stp	x20, x19, [sp, #48]
  408868:	mov	x19, x4
  40886c:	mov	x20, x3
  408870:	mov	w22, w2
  408874:	mov	x23, x1
  408878:	mov	x21, x0
  40887c:	mov	x29, sp
  408880:	tbnz	w2, #0, 4088bc <ferror@plt+0x5a5c>
  408884:	tbz	w22, #1, 408900 <ferror@plt+0x5aa0>
  408888:	ldp	w4, w3, [x21, #4]
  40888c:	ldr	w5, [x21]
  408890:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  408894:	add	x2, x2, #0x163
  408898:	mov	x0, x20
  40889c:	mov	x1, x19
  4088a0:	bl	4028e0 <snprintf@plt>
  4088a4:	tbnz	w0, #31, 408a00 <ferror@plt+0x5ba0>
  4088a8:	mov	w8, w0
  4088ac:	subs	x19, x19, x8
  4088b0:	b.cc	408a00 <ferror@plt+0x5ba0>  // b.lo, b.ul, b.last
  4088b4:	add	x20, x20, x8
  4088b8:	b	408900 <ferror@plt+0x5aa0>
  4088bc:	ldp	w9, w8, [x21, #16]
  4088c0:	ldr	w5, [x21, #12]
  4088c4:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  4088c8:	sxtw	x8, w8
  4088cc:	add	x3, x8, #0x76c
  4088d0:	add	w4, w9, #0x1
  4088d4:	add	x2, x2, #0x154
  4088d8:	mov	x0, x20
  4088dc:	mov	x1, x19
  4088e0:	bl	4028e0 <snprintf@plt>
  4088e4:	tbnz	w0, #31, 408a00 <ferror@plt+0x5ba0>
  4088e8:	mov	w8, w0
  4088ec:	cmp	x8, x19
  4088f0:	b.hi	408a00 <ferror@plt+0x5ba0>  // b.pmore
  4088f4:	sub	x19, x19, x8
  4088f8:	add	x20, x20, x8
  4088fc:	tbnz	w22, #1, 408954 <ferror@plt+0x5af4>
  408900:	tbnz	w22, #3, 408914 <ferror@plt+0x5ab4>
  408904:	tbz	w22, #4, 408940 <ferror@plt+0x5ae0>
  408908:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  40890c:	add	x2, x2, #0x179
  408910:	b	40891c <ferror@plt+0x5abc>
  408914:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  408918:	add	x2, x2, #0x172
  40891c:	mov	x0, x20
  408920:	mov	x1, x19
  408924:	mov	x3, x23
  408928:	bl	4028e0 <snprintf@plt>
  40892c:	tbnz	w0, #31, 408a00 <ferror@plt+0x5ba0>
  408930:	mov	w8, w0
  408934:	subs	x19, x19, x8
  408938:	b.cc	408a00 <ferror@plt+0x5ba0>  // b.lo, b.ul, b.last
  40893c:	add	x20, x20, x8
  408940:	tbz	w22, #2, 4089f8 <ferror@plt+0x5b98>
  408944:	ldr	w8, [x21, #32]
  408948:	tbnz	w8, #31, 408974 <ferror@plt+0x5b14>
  40894c:	ldr	w8, [x21, #40]
  408950:	b	408978 <ferror@plt+0x5b18>
  408954:	cbz	x19, 408a00 <ferror@plt+0x5ba0>
  408958:	tst	w22, #0x20
  40895c:	mov	w8, #0x54                  	// #84
  408960:	mov	w9, #0x20                  	// #32
  408964:	csel	w8, w9, w8, eq  // eq = none
  408968:	strb	w8, [x20], #1
  40896c:	sub	x19, x19, #0x1
  408970:	b	408888 <ferror@plt+0x5a28>
  408974:	mov	w8, wzr
  408978:	mov	w9, #0x8889                	// #34953
  40897c:	movk	w9, #0x8888, lsl #16
  408980:	mov	w10, #0xb3c5                	// #46021
  408984:	movk	w10, #0x91a2, lsl #16
  408988:	smull	x11, w8, w9
  40898c:	smull	x10, w8, w10
  408990:	lsr	x11, x11, #32
  408994:	lsr	x10, x10, #32
  408998:	add	w11, w11, w8
  40899c:	add	w8, w10, w8
  4089a0:	asr	w10, w11, #5
  4089a4:	add	w10, w10, w11, lsr #31
  4089a8:	asr	w11, w8, #11
  4089ac:	add	w3, w11, w8, lsr #31
  4089b0:	smull	x8, w10, w9
  4089b4:	lsr	x8, x8, #32
  4089b8:	add	w8, w8, w10
  4089bc:	asr	w9, w8, #5
  4089c0:	add	w8, w9, w8, lsr #31
  4089c4:	mov	w9, #0x3c                  	// #60
  4089c8:	msub	w8, w8, w9, w10
  4089cc:	cmp	w8, #0x0
  4089d0:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  4089d4:	cneg	w4, w8, mi  // mi = first
  4089d8:	add	x2, x2, #0x180
  4089dc:	mov	x0, x20
  4089e0:	mov	x1, x19
  4089e4:	bl	4028e0 <snprintf@plt>
  4089e8:	tbnz	w0, #31, 408a00 <ferror@plt+0x5ba0>
  4089ec:	sxtw	x8, w0
  4089f0:	cmp	x19, x8
  4089f4:	b.cc	408a00 <ferror@plt+0x5ba0>  // b.lo, b.ul, b.last
  4089f8:	mov	w0, wzr
  4089fc:	b	408a1c <ferror@plt+0x5bbc>
  408a00:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408a04:	add	x1, x1, #0x18b
  408a08:	mov	w2, #0x5                   	// #5
  408a0c:	mov	x0, xzr
  408a10:	bl	402d40 <dcgettext@plt>
  408a14:	bl	402ce0 <warnx@plt>
  408a18:	mov	w0, #0xffffffff            	// #-1
  408a1c:	ldp	x20, x19, [sp, #48]
  408a20:	ldp	x22, x21, [sp, #32]
  408a24:	ldr	x23, [sp, #16]
  408a28:	ldp	x29, x30, [sp], #64
  408a2c:	ret
  408a30:	mov	x4, x3
  408a34:	mov	x3, x2
  408a38:	mov	w2, w1
  408a3c:	mov	x1, xzr
  408a40:	b	408858 <ferror@plt+0x59f8>
  408a44:	sub	sp, sp, #0x70
  408a48:	stp	x22, x21, [sp, #80]
  408a4c:	stp	x20, x19, [sp, #96]
  408a50:	mov	x20, x3
  408a54:	mov	x21, x2
  408a58:	mov	w22, w1
  408a5c:	mov	x19, x0
  408a60:	stp	x29, x30, [sp, #64]
  408a64:	add	x29, sp, #0x40
  408a68:	tbnz	w1, #6, 408a98 <ferror@plt+0x5c38>
  408a6c:	add	x1, sp, #0x8
  408a70:	mov	x0, x19
  408a74:	bl	402800 <localtime_r@plt>
  408a78:	cbz	x0, 408aa8 <ferror@plt+0x5c48>
  408a7c:	add	x0, sp, #0x8
  408a80:	mov	x1, xzr
  408a84:	mov	w2, w22
  408a88:	mov	x3, x21
  408a8c:	mov	x4, x20
  408a90:	bl	408858 <ferror@plt+0x59f8>
  408a94:	b	408ac4 <ferror@plt+0x5c64>
  408a98:	add	x1, sp, #0x8
  408a9c:	mov	x0, x19
  408aa0:	bl	4029f0 <gmtime_r@plt>
  408aa4:	cbnz	x0, 408a7c <ferror@plt+0x5c1c>
  408aa8:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408aac:	add	x1, x1, #0x99
  408ab0:	mov	w2, #0x5                   	// #5
  408ab4:	bl	402d40 <dcgettext@plt>
  408ab8:	mov	x1, x19
  408abc:	bl	402ce0 <warnx@plt>
  408ac0:	mov	w0, #0xffffffff            	// #-1
  408ac4:	ldp	x20, x19, [sp, #96]
  408ac8:	ldp	x22, x21, [sp, #80]
  408acc:	ldp	x29, x30, [sp, #64]
  408ad0:	add	sp, sp, #0x70
  408ad4:	ret
  408ad8:	sub	sp, sp, #0xb0
  408adc:	stp	x29, x30, [sp, #112]
  408ae0:	stp	x22, x21, [sp, #144]
  408ae4:	stp	x20, x19, [sp, #160]
  408ae8:	ldr	x8, [x1]
  408aec:	str	x23, [sp, #128]
  408af0:	mov	x19, x4
  408af4:	mov	x20, x3
  408af8:	mov	w21, w2
  408afc:	mov	x22, x1
  408b00:	mov	x23, x0
  408b04:	add	x29, sp, #0x70
  408b08:	cbnz	x8, 408b18 <ferror@plt+0x5cb8>
  408b0c:	mov	x0, x22
  408b10:	mov	x1, xzr
  408b14:	bl	4029d0 <gettimeofday@plt>
  408b18:	add	x1, sp, #0x38
  408b1c:	mov	x0, x23
  408b20:	bl	402800 <localtime_r@plt>
  408b24:	mov	x1, sp
  408b28:	mov	x0, x22
  408b2c:	bl	402800 <localtime_r@plt>
  408b30:	ldr	w8, [sp, #76]
  408b34:	ldr	w9, [sp, #20]
  408b38:	cmp	w8, w9
  408b3c:	b.ne	408b88 <ferror@plt+0x5d28>  // b.any
  408b40:	ldr	w10, [sp, #84]
  408b44:	ldr	w11, [sp, #28]
  408b48:	cmp	w10, w11
  408b4c:	b.ne	408b88 <ferror@plt+0x5d28>  // b.any
  408b50:	ldp	w4, w3, [sp, #60]
  408b54:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  408b58:	add	x2, x2, #0x168
  408b5c:	mov	x0, x20
  408b60:	mov	x1, x19
  408b64:	bl	4028e0 <snprintf@plt>
  408b68:	mov	w8, w0
  408b6c:	mov	w0, #0xffffffff            	// #-1
  408b70:	tbnz	w8, #31, 408bc8 <ferror@plt+0x5d68>
  408b74:	sxtw	x8, w8
  408b78:	cmp	x8, x19
  408b7c:	b.hi	408bc8 <ferror@plt+0x5d68>  // b.pmore
  408b80:	mov	w0, wzr
  408b84:	b	408bc8 <ferror@plt+0x5d68>
  408b88:	adrp	x10, 40b000 <ferror@plt+0x81a0>
  408b8c:	adrp	x11, 40b000 <ferror@plt+0x81a0>
  408b90:	add	x10, x10, #0xb3
  408b94:	add	x11, x11, #0xc1
  408b98:	tst	w21, #0x2
  408b9c:	adrp	x12, 40b000 <ferror@plt+0x81a0>
  408ba0:	add	x12, x12, #0xbe
  408ba4:	csel	x10, x11, x10, eq  // eq = none
  408ba8:	cmp	w8, w9
  408bac:	csel	x2, x10, x12, eq  // eq = none
  408bb0:	add	x3, sp, #0x38
  408bb4:	mov	x0, x20
  408bb8:	mov	x1, x19
  408bbc:	bl	402870 <strftime@plt>
  408bc0:	cmp	w0, #0x1
  408bc4:	csetm	w0, lt  // lt = tstop
  408bc8:	ldp	x20, x19, [sp, #160]
  408bcc:	ldp	x22, x21, [sp, #144]
  408bd0:	ldr	x23, [sp, #128]
  408bd4:	ldp	x29, x30, [sp, #112]
  408bd8:	add	sp, sp, #0xb0
  408bdc:	ret
  408be0:	stp	x29, x30, [sp, #-32]!
  408be4:	stp	x28, x19, [sp, #16]
  408be8:	mov	x29, sp
  408bec:	sub	sp, sp, #0x1, lsl #12
  408bf0:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408bf4:	mov	w2, w0
  408bf8:	add	x1, x1, #0x1c0
  408bfc:	mov	x0, sp
  408c00:	bl	402840 <sprintf@plt>
  408c04:	mov	w0, #0x8                   	// #8
  408c08:	bl	402940 <malloc@plt>
  408c0c:	mov	x19, x0
  408c10:	cbz	x0, 408c24 <ferror@plt+0x5dc4>
  408c14:	mov	x0, sp
  408c18:	bl	402860 <opendir@plt>
  408c1c:	str	x0, [x19]
  408c20:	cbnz	x0, 408c30 <ferror@plt+0x5dd0>
  408c24:	mov	x0, x19
  408c28:	bl	402c00 <free@plt>
  408c2c:	mov	x19, xzr
  408c30:	mov	x0, x19
  408c34:	add	sp, sp, #0x1, lsl #12
  408c38:	ldp	x28, x19, [sp, #16]
  408c3c:	ldp	x29, x30, [sp], #32
  408c40:	ret
  408c44:	stp	x29, x30, [sp, #-32]!
  408c48:	str	x19, [sp, #16]
  408c4c:	mov	x19, x0
  408c50:	mov	x29, sp
  408c54:	cbz	x0, 408c64 <ferror@plt+0x5e04>
  408c58:	ldr	x0, [x19]
  408c5c:	cbz	x0, 408c64 <ferror@plt+0x5e04>
  408c60:	bl	402ac0 <closedir@plt>
  408c64:	mov	x0, x19
  408c68:	ldr	x19, [sp, #16]
  408c6c:	ldp	x29, x30, [sp], #32
  408c70:	b	402c00 <free@plt>
  408c74:	sub	sp, sp, #0x40
  408c78:	stp	x20, x19, [sp, #48]
  408c7c:	mov	x20, x0
  408c80:	mov	w0, #0xffffffea            	// #-22
  408c84:	stp	x29, x30, [sp, #16]
  408c88:	stp	x22, x21, [sp, #32]
  408c8c:	add	x29, sp, #0x10
  408c90:	cbz	x20, 408d34 <ferror@plt+0x5ed4>
  408c94:	mov	x19, x1
  408c98:	cbz	x1, 408d34 <ferror@plt+0x5ed4>
  408c9c:	str	wzr, [x19]
  408ca0:	bl	402db0 <__errno_location@plt>
  408ca4:	mov	x21, x0
  408ca8:	str	wzr, [x0]
  408cac:	b	408cb8 <ferror@plt+0x5e58>
  408cb0:	ldr	w0, [x19]
  408cb4:	cbnz	w0, 408d1c <ferror@plt+0x5ebc>
  408cb8:	ldr	x0, [x20]
  408cbc:	bl	402a70 <readdir@plt>
  408cc0:	cbz	x0, 408d24 <ferror@plt+0x5ec4>
  408cc4:	mov	x22, x0
  408cc8:	bl	402b90 <__ctype_b_loc@plt>
  408ccc:	ldr	x8, [x0]
  408cd0:	ldrb	w9, [x22, #19]!
  408cd4:	ldrh	w8, [x8, x9, lsl #1]
  408cd8:	tbz	w8, #11, 408cb0 <ferror@plt+0x5e50>
  408cdc:	add	x1, sp, #0x8
  408ce0:	mov	w2, #0xa                   	// #10
  408ce4:	mov	x0, x22
  408ce8:	str	wzr, [x21]
  408cec:	bl	402bb0 <strtol@plt>
  408cf0:	str	w0, [x19]
  408cf4:	ldr	w8, [x21]
  408cf8:	cbnz	w8, 408d14 <ferror@plt+0x5eb4>
  408cfc:	ldr	x8, [sp, #8]
  408d00:	cmp	x22, x8
  408d04:	b.eq	408d14 <ferror@plt+0x5eb4>  // b.none
  408d08:	cbz	x8, 408cb4 <ferror@plt+0x5e54>
  408d0c:	ldrb	w8, [x8]
  408d10:	cbz	w8, 408cb4 <ferror@plt+0x5e54>
  408d14:	mov	w0, #0xffffffff            	// #-1
  408d18:	b	408d34 <ferror@plt+0x5ed4>
  408d1c:	mov	w0, wzr
  408d20:	b	408d34 <ferror@plt+0x5ed4>
  408d24:	ldr	w8, [x21]
  408d28:	cmp	w8, #0x0
  408d2c:	mov	w8, #0x1                   	// #1
  408d30:	cneg	w0, w8, ne  // ne = any
  408d34:	ldp	x20, x19, [sp, #48]
  408d38:	ldp	x22, x21, [sp, #32]
  408d3c:	ldp	x29, x30, [sp, #16]
  408d40:	add	sp, sp, #0x40
  408d44:	ret
  408d48:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408d4c:	add	x1, x1, #0x1cf
  408d50:	b	408d54 <ferror@plt+0x5ef4>
  408d54:	stp	x29, x30, [sp, #-64]!
  408d58:	stp	x28, x23, [sp, #16]
  408d5c:	stp	x22, x21, [sp, #32]
  408d60:	stp	x20, x19, [sp, #48]
  408d64:	mov	x29, sp
  408d68:	sub	sp, sp, #0x2, lsl #12
  408d6c:	sub	sp, sp, #0x20
  408d70:	adrp	x2, 40b000 <ferror@plt+0x81a0>
  408d74:	mov	x4, x1
  408d78:	mov	w3, w0
  408d7c:	add	x2, x2, #0x1f9
  408d80:	add	x0, sp, #0x10
  408d84:	mov	w1, #0x2000                	// #8192
  408d88:	bl	4028e0 <snprintf@plt>
  408d8c:	add	x0, sp, #0x10
  408d90:	mov	w1, wzr
  408d94:	bl	402950 <open@plt>
  408d98:	tbnz	w0, #31, 408e68 <ferror@plt+0x6008>
  408d9c:	mov	w19, w0
  408da0:	add	x0, sp, #0x10
  408da4:	mov	w2, #0x2000                	// #8192
  408da8:	mov	w1, wzr
  408dac:	add	x20, sp, #0x10
  408db0:	mov	w21, #0x2000                	// #8192
  408db4:	bl	4029b0 <memset@plt>
  408db8:	adrp	x8, 40b000 <ferror@plt+0x81a0>
  408dbc:	ldr	q0, [x8, #432]
  408dc0:	mov	x22, xzr
  408dc4:	str	q0, [sp]
  408dc8:	b	408ddc <ferror@plt+0x5f7c>
  408dcc:	subs	x21, x21, x0
  408dd0:	add	x20, x20, x0
  408dd4:	add	x22, x0, x22
  408dd8:	b.eq	408e50 <ferror@plt+0x5ff0>  // b.none
  408ddc:	mov	w0, w19
  408de0:	mov	x1, x20
  408de4:	mov	x2, x21
  408de8:	bl	402cf0 <read@plt>
  408dec:	cmp	x0, #0x0
  408df0:	b.gt	408dcc <ferror@plt+0x5f6c>
  408df4:	mov	w23, #0x6                   	// #6
  408df8:	tbz	x0, #63, 408e4c <ferror@plt+0x5fec>
  408dfc:	bl	402db0 <__errno_location@plt>
  408e00:	ldr	w8, [x0]
  408e04:	cmp	w8, #0xb
  408e08:	b.eq	408e14 <ferror@plt+0x5fb4>  // b.none
  408e0c:	cmp	w8, #0x4
  408e10:	b.ne	408e4c <ferror@plt+0x5fec>  // b.any
  408e14:	subs	w23, w23, #0x1
  408e18:	b.eq	408e4c <ferror@plt+0x5fec>  // b.none
  408e1c:	ldr	q0, [sp]
  408e20:	sub	x0, x29, #0x10
  408e24:	mov	x1, xzr
  408e28:	stur	q0, [x29, #-16]
  408e2c:	bl	402c40 <nanosleep@plt>
  408e30:	mov	w0, w19
  408e34:	mov	x1, x20
  408e38:	mov	x2, x21
  408e3c:	bl	402cf0 <read@plt>
  408e40:	cmp	x0, #0x1
  408e44:	b.lt	408df8 <ferror@plt+0x5f98>  // b.tstop
  408e48:	b	408dcc <ferror@plt+0x5f6c>
  408e4c:	cbz	x22, 408e70 <ferror@plt+0x6010>
  408e50:	cmp	x22, #0x1
  408e54:	b.lt	408e70 <ferror@plt+0x6010>  // b.tstop
  408e58:	cmp	x22, #0x8
  408e5c:	b.cs	408ea0 <ferror@plt+0x6040>  // b.hs, b.nlast
  408e60:	mov	x8, xzr
  408e64:	b	408f94 <ferror@plt+0x6134>
  408e68:	mov	x20, xzr
  408e6c:	b	408e80 <ferror@plt+0x6020>
  408e70:	mov	x20, xzr
  408e74:	tbnz	w19, #31, 408e80 <ferror@plt+0x6020>
  408e78:	mov	w0, w19
  408e7c:	bl	402ae0 <close@plt>
  408e80:	mov	x0, x20
  408e84:	add	sp, sp, #0x2, lsl #12
  408e88:	add	sp, sp, #0x20
  408e8c:	ldp	x20, x19, [sp, #48]
  408e90:	ldp	x22, x21, [sp, #32]
  408e94:	ldp	x28, x23, [sp, #16]
  408e98:	ldp	x29, x30, [sp], #64
  408e9c:	ret
  408ea0:	and	x8, x22, #0xfffffffffffffff8
  408ea4:	add	x9, sp, #0x10
  408ea8:	orr	x9, x9, #0x3
  408eac:	mov	w10, #0x20                  	// #32
  408eb0:	mov	x11, x8
  408eb4:	b	408ec4 <ferror@plt+0x6064>
  408eb8:	subs	x11, x11, #0x8
  408ebc:	add	x9, x9, #0x8
  408ec0:	b.eq	408f6c <ferror@plt+0x610c>  // b.none
  408ec4:	ldur	d0, [x9, #-3]
  408ec8:	cmeq	v0.8b, v0.8b, #0
  408ecc:	umov	w12, v0.b[0]
  408ed0:	tbz	w12, #0, 408f20 <ferror@plt+0x60c0>
  408ed4:	sturb	w10, [x9, #-3]
  408ed8:	umov	w12, v0.b[1]
  408edc:	tbnz	w12, #0, 408f28 <ferror@plt+0x60c8>
  408ee0:	umov	w12, v0.b[2]
  408ee4:	tbz	w12, #0, 408f34 <ferror@plt+0x60d4>
  408ee8:	sturb	w10, [x9, #-1]
  408eec:	umov	w12, v0.b[3]
  408ef0:	tbnz	w12, #0, 408f3c <ferror@plt+0x60dc>
  408ef4:	umov	w12, v0.b[4]
  408ef8:	tbz	w12, #0, 408f48 <ferror@plt+0x60e8>
  408efc:	strb	w10, [x9, #1]
  408f00:	umov	w12, v0.b[5]
  408f04:	tbnz	w12, #0, 408f50 <ferror@plt+0x60f0>
  408f08:	umov	w12, v0.b[6]
  408f0c:	tbz	w12, #0, 408f5c <ferror@plt+0x60fc>
  408f10:	strb	w10, [x9, #3]
  408f14:	umov	w12, v0.b[7]
  408f18:	tbz	w12, #0, 408eb8 <ferror@plt+0x6058>
  408f1c:	b	408f64 <ferror@plt+0x6104>
  408f20:	umov	w12, v0.b[1]
  408f24:	tbz	w12, #0, 408ee0 <ferror@plt+0x6080>
  408f28:	sturb	w10, [x9, #-2]
  408f2c:	umov	w12, v0.b[2]
  408f30:	tbnz	w12, #0, 408ee8 <ferror@plt+0x6088>
  408f34:	umov	w12, v0.b[3]
  408f38:	tbz	w12, #0, 408ef4 <ferror@plt+0x6094>
  408f3c:	strb	w10, [x9]
  408f40:	umov	w12, v0.b[4]
  408f44:	tbnz	w12, #0, 408efc <ferror@plt+0x609c>
  408f48:	umov	w12, v0.b[5]
  408f4c:	tbz	w12, #0, 408f08 <ferror@plt+0x60a8>
  408f50:	strb	w10, [x9, #2]
  408f54:	umov	w12, v0.b[6]
  408f58:	tbnz	w12, #0, 408f10 <ferror@plt+0x60b0>
  408f5c:	umov	w12, v0.b[7]
  408f60:	tbz	w12, #0, 408eb8 <ferror@plt+0x6058>
  408f64:	strb	w10, [x9, #4]
  408f68:	b	408eb8 <ferror@plt+0x6058>
  408f6c:	cmp	x22, x8
  408f70:	b.ne	408f94 <ferror@plt+0x6134>  // b.any
  408f74:	add	x8, sp, #0x10
  408f78:	add	x8, x22, x8
  408f7c:	add	x0, sp, #0x10
  408f80:	sturb	wzr, [x8, #-1]
  408f84:	bl	402aa0 <strdup@plt>
  408f88:	mov	x20, x0
  408f8c:	tbz	w19, #31, 408e78 <ferror@plt+0x6018>
  408f90:	b	408e80 <ferror@plt+0x6020>
  408f94:	add	x10, sp, #0x10
  408f98:	sub	x9, x22, x8
  408f9c:	add	x8, x10, x8
  408fa0:	mov	w10, #0x20                  	// #32
  408fa4:	b	408fb4 <ferror@plt+0x6154>
  408fa8:	subs	x9, x9, #0x1
  408fac:	add	x8, x8, #0x1
  408fb0:	b.eq	408f74 <ferror@plt+0x6114>  // b.none
  408fb4:	ldrb	w11, [x8]
  408fb8:	cbnz	w11, 408fa8 <ferror@plt+0x6148>
  408fbc:	strb	w10, [x8]
  408fc0:	b	408fa8 <ferror@plt+0x6148>
  408fc4:	adrp	x1, 40b000 <ferror@plt+0x81a0>
  408fc8:	add	x1, x1, #0x1d7
  408fcc:	b	408d54 <ferror@plt+0x5ef4>
  408fd0:	stp	x29, x30, [sp, #-32]!
  408fd4:	mov	w0, #0x1                   	// #1
  408fd8:	mov	w1, #0x18                  	// #24
  408fdc:	str	x19, [sp, #16]
  408fe0:	mov	x29, sp
  408fe4:	bl	402a50 <calloc@plt>
  408fe8:	mov	x19, x0
  408fec:	cbz	x0, 409014 <ferror@plt+0x61b4>
  408ff0:	adrp	x0, 40b000 <ferror@plt+0x81a0>
  408ff4:	add	x0, x0, #0x1dc
  408ff8:	bl	402860 <opendir@plt>
  408ffc:	str	x0, [x19]
  409000:	cbz	x0, 409014 <ferror@plt+0x61b4>
  409004:	mov	x0, x19
  409008:	ldr	x19, [sp, #16]
  40900c:	ldp	x29, x30, [sp], #32
  409010:	ret
  409014:	mov	x0, x19
  409018:	bl	402c00 <free@plt>
  40901c:	mov	x19, xzr
  409020:	mov	x0, x19
  409024:	ldr	x19, [sp, #16]
  409028:	ldp	x29, x30, [sp], #32
  40902c:	ret
  409030:	stp	x29, x30, [sp, #-32]!
  409034:	str	x19, [sp, #16]
  409038:	mov	x19, x0
  40903c:	mov	x29, sp
  409040:	cbz	x0, 409050 <ferror@plt+0x61f0>
  409044:	ldr	x0, [x19]
  409048:	cbz	x0, 409050 <ferror@plt+0x61f0>
  40904c:	bl	402ac0 <closedir@plt>
  409050:	mov	x0, x19
  409054:	ldr	x19, [sp, #16]
  409058:	ldp	x29, x30, [sp], #32
  40905c:	b	402c00 <free@plt>
  409060:	ldrb	w8, [x0, #20]
  409064:	cmp	x1, #0x0
  409068:	cset	w9, ne  // ne = any
  40906c:	str	x1, [x0, #8]
  409070:	and	w8, w8, #0xfe
  409074:	orr	w8, w8, w9
  409078:	strb	w8, [x0, #20]
  40907c:	ret
  409080:	ldrb	w8, [x0, #20]
  409084:	str	w1, [x0, #16]
  409088:	orr	w8, w8, #0x2
  40908c:	strb	w8, [x0, #20]
  409090:	ret
  409094:	stp	x29, x30, [sp, #-96]!
  409098:	stp	x28, x27, [sp, #16]
  40909c:	stp	x26, x25, [sp, #32]
  4090a0:	stp	x24, x23, [sp, #48]
  4090a4:	stp	x22, x21, [sp, #64]
  4090a8:	stp	x20, x19, [sp, #80]
  4090ac:	mov	x29, sp
  4090b0:	sub	sp, sp, #0x2, lsl #12
  4090b4:	sub	sp, sp, #0x110
  4090b8:	mov	x21, x0
  4090bc:	mov	w0, #0xffffffea            	// #-22
  4090c0:	cbz	x21, 40924c <ferror@plt+0x63ec>
  4090c4:	mov	x19, x1
  4090c8:	cbz	x1, 40924c <ferror@plt+0x63ec>
  4090cc:	str	wzr, [x19]
  4090d0:	bl	402db0 <__errno_location@plt>
  4090d4:	str	wzr, [x0]
  4090d8:	mov	x20, x0
  4090dc:	ldr	x0, [x21]
  4090e0:	bl	402a70 <readdir@plt>
  4090e4:	cbz	x0, 40923c <ferror@plt+0x63dc>
  4090e8:	mov	x22, x0
  4090ec:	bl	402b90 <__ctype_b_loc@plt>
  4090f0:	adrp	x24, 40b000 <ferror@plt+0x81a0>
  4090f4:	adrp	x25, 40b000 <ferror@plt+0x81a0>
  4090f8:	adrp	x26, 40b000 <ferror@plt+0x81a0>
  4090fc:	mov	x23, x0
  409100:	add	x24, x24, #0x1e2
  409104:	add	x25, x25, #0x124
  409108:	add	x26, x26, #0x1ea
  40910c:	b	409148 <ferror@plt+0x62e8>
  409110:	ldr	x0, [x21]
  409114:	bl	402cc0 <dirfd@plt>
  409118:	mov	w1, w0
  40911c:	mov	x3, sp
  409120:	mov	w0, wzr
  409124:	mov	x2, x22
  409128:	mov	w4, wzr
  40912c:	bl	402e50 <__fxstatat@plt>
  409130:	cbz	w0, 4091f0 <ferror@plt+0x6390>
  409134:	str	wzr, [x20]
  409138:	ldr	x0, [x21]
  40913c:	bl	402a70 <readdir@plt>
  409140:	mov	x22, x0
  409144:	cbz	x0, 40923c <ferror@plt+0x63dc>
  409148:	ldr	x8, [x23]
  40914c:	ldrb	w9, [x22, #19]!
  409150:	ldrh	w8, [x8, x9, lsl #1]
  409154:	tbz	w8, #11, 409134 <ferror@plt+0x62d4>
  409158:	ldrb	w8, [x21, #20]
  40915c:	tbnz	w8, #1, 409110 <ferror@plt+0x62b0>
  409160:	tbz	w8, #0, 409208 <ferror@plt+0x63a8>
  409164:	add	x0, sp, #0x108
  409168:	mov	w1, #0x2000                	// #8192
  40916c:	mov	x2, x24
  409170:	mov	x3, x22
  409174:	bl	4028e0 <snprintf@plt>
  409178:	ldr	x0, [x21]
  40917c:	bl	402cc0 <dirfd@plt>
  409180:	add	x1, sp, #0x108
  409184:	mov	w2, #0x80000               	// #524288
  409188:	bl	402d80 <openat@plt>
  40918c:	tbnz	w0, #31, 409134 <ferror@plt+0x62d4>
  409190:	mov	x1, x25
  409194:	bl	4029c0 <fdopen@plt>
  409198:	cbz	x0, 409134 <ferror@plt+0x62d4>
  40919c:	mov	x27, x0
  4091a0:	add	x0, sp, #0x108
  4091a4:	mov	w1, #0x2000                	// #8192
  4091a8:	mov	x2, x27
  4091ac:	bl	402e10 <fgets@plt>
  4091b0:	mov	x28, x0
  4091b4:	str	x0, [sp, #256]
  4091b8:	mov	x0, x27
  4091bc:	bl	402910 <fclose@plt>
  4091c0:	cbz	x28, 409134 <ferror@plt+0x62d4>
  4091c4:	add	x0, sp, #0x108
  4091c8:	mov	x2, sp
  4091cc:	mov	x1, x26
  4091d0:	bl	402d50 <__isoc99_sscanf@plt>
  4091d4:	cmp	w0, #0x1
  4091d8:	b.ne	409134 <ferror@plt+0x62d4>  // b.any
  4091dc:	ldr	x1, [x21, #8]
  4091e0:	mov	x0, sp
  4091e4:	bl	402b60 <strcmp@plt>
  4091e8:	cbnz	w0, 409134 <ferror@plt+0x62d4>
  4091ec:	b	409208 <ferror@plt+0x63a8>
  4091f0:	ldr	w8, [x21, #16]
  4091f4:	ldr	w9, [sp, #24]
  4091f8:	cmp	w8, w9
  4091fc:	b.ne	409134 <ferror@plt+0x62d4>  // b.any
  409200:	ldrb	w8, [x21, #20]
  409204:	tbnz	w8, #0, 409164 <ferror@plt+0x6304>
  409208:	add	x1, sp, #0x100
  40920c:	mov	w2, #0xa                   	// #10
  409210:	mov	x0, x22
  409214:	str	xzr, [sp, #256]
  409218:	str	wzr, [x20]
  40921c:	bl	402bb0 <strtol@plt>
  409220:	str	w0, [x19]
  409224:	ldr	w8, [x20]
  409228:	cbz	w8, 409270 <ferror@plt+0x6410>
  40922c:	cmp	w8, #0x0
  409230:	mov	w9, #0xffffffff            	// #-1
  409234:	csneg	w0, w9, w8, eq  // eq = none
  409238:	b	40924c <ferror@plt+0x63ec>
  40923c:	ldr	w8, [x20]
  409240:	cmp	w8, #0x0
  409244:	mov	w8, #0x1                   	// #1
  409248:	cneg	w0, w8, ne  // ne = any
  40924c:	add	sp, sp, #0x2, lsl #12
  409250:	add	sp, sp, #0x110
  409254:	ldp	x20, x19, [sp, #80]
  409258:	ldp	x22, x21, [sp, #64]
  40925c:	ldp	x24, x23, [sp, #48]
  409260:	ldp	x26, x25, [sp, #32]
  409264:	ldp	x28, x27, [sp, #16]
  409268:	ldp	x29, x30, [sp], #96
  40926c:	ret
  409270:	ldr	x9, [sp, #256]
  409274:	cmp	x22, x9
  409278:	b.eq	40922c <ferror@plt+0x63cc>  // b.none
  40927c:	cbz	x9, 409288 <ferror@plt+0x6428>
  409280:	ldrb	w9, [x9]
  409284:	cbnz	w9, 40922c <ferror@plt+0x63cc>
  409288:	mov	w0, wzr
  40928c:	b	40924c <ferror@plt+0x63ec>
  409290:	stp	x29, x30, [sp, #-64]!
  409294:	mov	x29, sp
  409298:	stp	x19, x20, [sp, #16]
  40929c:	adrp	x20, 41b000 <ferror@plt+0x181a0>
  4092a0:	add	x20, x20, #0xb40
  4092a4:	stp	x21, x22, [sp, #32]
  4092a8:	adrp	x21, 41b000 <ferror@plt+0x181a0>
  4092ac:	add	x21, x21, #0xb38
  4092b0:	sub	x20, x20, x21
  4092b4:	mov	w22, w0
  4092b8:	stp	x23, x24, [sp, #48]
  4092bc:	mov	x23, x1
  4092c0:	mov	x24, x2
  4092c4:	bl	402678 <memcpy@plt-0x38>
  4092c8:	cmp	xzr, x20, asr #3
  4092cc:	b.eq	4092f8 <ferror@plt+0x6498>  // b.none
  4092d0:	asr	x20, x20, #3
  4092d4:	mov	x19, #0x0                   	// #0
  4092d8:	ldr	x3, [x21, x19, lsl #3]
  4092dc:	mov	x2, x24
  4092e0:	add	x19, x19, #0x1
  4092e4:	mov	x1, x23
  4092e8:	mov	w0, w22
  4092ec:	blr	x3
  4092f0:	cmp	x20, x19
  4092f4:	b.ne	4092d8 <ferror@plt+0x6478>  // b.any
  4092f8:	ldp	x19, x20, [sp, #16]
  4092fc:	ldp	x21, x22, [sp, #32]
  409300:	ldp	x23, x24, [sp, #48]
  409304:	ldp	x29, x30, [sp], #64
  409308:	ret
  40930c:	nop
  409310:	ret
  409314:	nop
  409318:	adrp	x2, 41c000 <ferror@plt+0x191a0>
  40931c:	mov	x1, #0x0                   	// #0
  409320:	ldr	x2, [x2, #1000]
  409324:	b	402880 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409328 <.fini>:
  409328:	stp	x29, x30, [sp, #-16]!
  40932c:	mov	x29, sp
  409330:	ldp	x29, x30, [sp], #16
  409334:	ret
