$date
	Wed Dec 15 14:16:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 8 ! leds [7:0] $end
$var reg 1 " clk $end
$scope module act $end
$var wire 1 " clk $end
$var reg 5 # led1 [4:0] $end
$var reg 5 $ led2 [4:0] $end
$var reg 5 % led3 [4:0] $end
$var reg 5 & led4 [4:0] $end
$var reg 8 ' leds [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b11000 &
b10010 %
b10100 $
b10001 #
0"
b0 !
$end
#1
b10000001 !
b10000001 '
b1100 &
b1001 %
b1010 $
b11000 #
1"
#2
0"
#3
b100100 !
b100100 '
b110 &
b10100 %
b101 $
b1100 #
1"
#4
0"
#5
b1000010 !
b1000010 '
b11 &
b1010 %
b10010 $
b110 #
1"
#6
0"
#7
b11000 !
b11000 '
b10001 &
b101 %
b1001 $
b11 #
1"
#8
0"
#9
b11111111 !
b11111111 '
b11000 &
b10010 %
b10100 $
b10001 #
1"
#10
0"
#11
b10000001 !
b10000001 '
b1100 &
b1001 %
b1010 $
b11000 #
1"
#12
0"
#13
b100100 !
b100100 '
b110 &
b10100 %
b101 $
b1100 #
1"
#14
0"
#15
b1000010 !
b1000010 '
b11 &
b1010 %
b10010 $
b110 #
1"
#16
0"
#17
b11000 !
b11000 '
b10001 &
b101 %
b1001 $
b11 #
1"
#18
0"
#19
b11111111 !
b11111111 '
b11000 &
b10010 %
b10100 $
b10001 #
1"
#20
0"
#21
b10000001 !
b10000001 '
b1100 &
b1001 %
b1010 $
b11000 #
1"
#22
0"
#23
b100100 !
b100100 '
b110 &
b10100 %
b101 $
b1100 #
1"
#24
0"
#25
b1000010 !
b1000010 '
b11 &
b1010 %
b10010 $
b110 #
1"
#26
0"
#27
b11000 !
b11000 '
b10001 &
b101 %
b1001 $
b11 #
1"
#28
0"
#29
b11111111 !
b11111111 '
b11000 &
b10010 %
b10100 $
b10001 #
1"
#30
0"
#31
b10000001 !
b10000001 '
b1100 &
b100#32
b1010 $
b11000 ##32
#32
