#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 14 09:55:02 2024
# Process ID: 22396
# Current directory: D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.runs/pll_synth_1
# Command line: vivado.exe -log pll.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll.tcl
# Log file: D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.runs/pll_synth_1/pll.vds
# Journal file: D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.runs/pll_synth_1\vivado.jou
#-----------------------------------------------------------
source pll.tcl -notrace
