Source Block: oh/elink/dv/elink_e16_model.v@1612:1624@HdlStmProcess
     if(reset)
       start_tran  <= 1'b0;
     else if(fifo_read)
       start_tran  <= fifo_data_out[2*LW];
 
   always @ (posedge rxi_lclk)
     if(fifo_read)
       fifo_data_reg[2*LW-1:0] <= fifo_data_out[2*LW-1:0];

   always @ (posedge rxi_lclk or posedge reset)
     if(reset)
       fifo_data_val <= 1'b0;
     else

Diff Content:
- 1617    always @ (posedge rxi_lclk)
- 1618      if(fifo_read)
- 1619        fifo_data_reg[2*LW-1:0] <= fifo_data_out[2*LW-1:0];
+ 1619    input             c0_clk_in; // clock of the core
+ 1619    input             c1_clk_in; // clock of the core
+ 1619    input             c2_clk_in; // clock of the core
+ 1619    input             c3_clk_in; // clock of the core

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@1606:1620

   //# Since the size of the FIFO is parametrized I prefer to sample the output
   //# data to prevent timing issues for the big number of entries (big mux on read)
   //# This shouldn't add any performance loss just latency increase

   always @ (posedge rxi_lclk or posedge reset)
     if(reset)
       start_tran  <= 1'b0;
     else if(fifo_read)
       start_tran  <= fifo_data_out[2*LW];
 
   always @ (posedge rxi_lclk)
     if(fifo_read)
       fifo_data_reg[2*LW-1:0] <= fifo_data_out[2*LW-1:0];


Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@1616:1630
 
   always @ (posedge rxi_lclk)
     if(fifo_read)
       fifo_data_reg[2*LW-1:0] <= fifo_data_out[2*LW-1:0];

   always @ (posedge rxi_lclk or posedge reset)
     if(reset)
       fifo_data_val <= 1'b0;
     else
       fifo_data_val <= fifo_read;

   //#####################################################################
   //#                  FIFO Write State Machine
   //# !!!
   //# This FIFO will write the data in every time the FRAME IS HIGH and

