// Seed: 3487560448
module module_0 ();
  wire id_1;
  wire id_2, id_3;
  logic [7:0][""] id_4;
  logic id_5;
  ;
  wire id_6;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_10 : 1],
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  output wire _id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output wor id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
