

================================================================
== Vivado HLS Report for 'lenet'
================================================================
* Date:           Tue Jul  9 15:58:53 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1744145|  1744145|  1744145|  1744145|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+---------+---------+---------+
        |                    |         |      Latency      |      Interval     | Pipeline|
        |      Instance      |  Module |   min   |   max   |   min   |   max   |   Type  |
        +--------------------+---------+---------+---------+---------+---------+---------+
        |grp_softmax_fu_124  |softmax  |      301|      301|      301|      301|   none  |
        |grp_conv1_fu_132    |conv1    |   436259|   436259|   436259|   436259|   none  |
        |grp_conv2_fu_144    |conv2    |  1063242|  1063242|  1063242|  1063242|   none  |
        |grp_conv3_fu_156    |conv3    |   199322|   199322|   199322|   199322|   none  |
        |grp_pool1_fu_168    |pool1    |    16885|    16885|    16885|    16885|   none  |
        |grp_pool2_fu_176    |pool2    |     5661|     5661|     5661|     5661|   none  |
        |grp_fc1_fu_184      |fc1      |    20498|    20498|    20498|    20498|   none  |
        |grp_fc2_fu_196      |fc2      |     1722|     1722|     1722|     1722|   none  |
        +--------------------+---------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  240|  240|         2|          -|          -|   120|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     10|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |       46|     14|   2849|   5099|    0|
|Memory           |       16|      -|     32|      3|    0|
|Multiplexer      |        -|      -|      -|     80|    -|
|Register         |        -|      -|     46|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       62|     14|   2927|   5192|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       51|     17|      8|     29|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+------+------+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+------------------+---------+-------+------+------+-----+
    |grp_conv1_fu_132    |conv1             |        2|      1|   481|   965|    0|
    |grp_conv2_fu_144    |conv2             |        2|      1|   240|   290|    0|
    |grp_conv3_fu_156    |conv3             |       32|      1|   170|   199|    0|
    |grp_fc1_fu_184      |fc1               |        9|      1|    98|   143|    0|
    |grp_fc2_fu_196      |fc2               |        1|      1|    88|   119|    0|
    |lenet_Crtl_s_axi_U  |lenet_Crtl_s_axi  |        0|      0|    36|    40|    0|
    |grp_pool1_fu_168    |pool1             |        0|      0|   121|   176|    0|
    |grp_pool2_fu_176    |pool2             |        0|      0|   108|   142|    0|
    |grp_softmax_fu_124  |softmax           |        0|      9|  1507|  3025|    0|
    +--------------------+------------------+---------+-------+------+------+-----+
    |Total               |                  |       46|     14|  2849|  5099|    0|
    +--------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |C1_out_V_U      |lenet_C1_out_V      |        8|   0|   0|    0|  4704|   16|     1|        75264|
    |C2_out_V_U      |lenet_C2_out_V      |        2|   0|   0|    0|  1600|   16|     1|        25600|
    |C3_out_V_0_0_U  |lenet_C3_out_V_0_0  |        1|   0|   0|    0|   120|   16|     1|         1920|
    |Re_out_V_U      |lenet_C3_out_V_0_0  |        1|   0|   0|    0|   120|   16|     1|         1920|
    |FC1_out_V_U     |lenet_FC1_out_V     |        1|   0|   0|    0|    84|   16|     1|         1344|
    |FC2_out_V_U     |lenet_FC2_out_V     |        0|  32|   3|    0|    10|   16|     1|          160|
    |P1_out_V_U      |lenet_P1_out_V      |        2|   0|   0|    0|  1176|   16|     1|        18816|
    |P2_out_V_U      |lenet_P2_out_V      |        1|   0|   0|    0|   400|   16|     1|         6400|
    +----------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                    |       16|  32|   3|    0|  8214|  128|     8|       131424|
    +----------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |m_fu_214_p2           |     +    |      0|  0|   7|           7|           1|
    |icmp_ln189_fu_208_p2  |   icmp   |      0|  0|   3|           7|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  10|          14|           6|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |C1_out_V_address0      |   3|          3|   13|         39|
    |C1_out_V_ce0           |   3|          3|    1|          3|
    |C1_out_V_we0           |   3|          2|    1|          2|
    |C2_out_V_address0      |   3|          3|   11|         33|
    |C2_out_V_ce0           |   3|          3|    1|          3|
    |C2_out_V_we0           |   3|          2|    1|          2|
    |C3_out_V_0_0_address0  |   3|          3|    7|         21|
    |C3_out_V_0_0_ce0       |   3|          3|    1|          3|
    |C3_out_V_0_0_we0       |   3|          2|    1|          2|
    |FC1_out_V_address0     |   3|          3|    7|         21|
    |FC1_out_V_ce0          |   3|          3|    1|          3|
    |FC1_out_V_we0          |   3|          2|    1|          2|
    |FC2_out_V_address0     |   3|          3|    4|         12|
    |FC2_out_V_ce0          |   3|          3|    1|          3|
    |FC2_out_V_we0          |   3|          2|    1|          2|
    |P1_out_V_address0      |   3|          3|   11|         33|
    |P1_out_V_ce0           |   3|          3|    1|          3|
    |P1_out_V_we0           |   3|          2|    1|          2|
    |P2_out_V_address0      |   3|          3|    9|         27|
    |P2_out_V_ce0           |   3|          3|    1|          3|
    |P2_out_V_we0           |   3|          2|    1|          2|
    |Re_out_V_address0      |   3|          3|    7|         21|
    |Re_out_V_ce0           |   3|          3|    1|          3|
    |ap_NS_fsm              |   8|         18|    1|         18|
    |m_0_i_reg_113          |   3|          2|    7|         14|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  80|         82|   92|        277|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  17|   0|   17|          0|
    |grp_conv1_fu_132_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv2_fu_144_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv3_fu_156_ap_start_reg    |   1|   0|    1|          0|
    |grp_fc1_fu_184_ap_start_reg      |   1|   0|    1|          0|
    |grp_fc2_fu_196_ap_start_reg      |   1|   0|    1|          0|
    |grp_pool1_fu_168_ap_start_reg    |   1|   0|    1|          0|
    |grp_pool2_fu_176_ap_start_reg    |   1|   0|    1|          0|
    |grp_softmax_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |m_0_i_reg_113                    |   7|   0|    7|          0|
    |m_reg_228                        |   7|   0|    7|          0|
    |zext_ln191_reg_233               |   7|   0|   64|         57|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  46|   0|  103|         57|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_Crtl_AWVALID  |  in |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_AWREADY  | out |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_AWADDR   |  in |    4|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_WVALID   |  in |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_WREADY   | out |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_WDATA    |  in |   32|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_WSTRB    |  in |    4|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_ARVALID  |  in |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_ARREADY  | out |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_ARADDR   |  in |    4|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_RVALID   | out |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_RREADY   |  in |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_RDATA    | out |   32|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_RRESP    | out |    2|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_BVALID   | out |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_BREADY   |  in |    1|    s_axi   |     Crtl     |  return void |
|s_axi_Crtl_BRESP    | out |    2|    s_axi   |     Crtl     |  return void |
|ap_clk              |  in |    1| ap_ctrl_hs |     lenet    | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |     lenet    | return value |
|interrupt           | out |    1| ap_ctrl_hs |     lenet    | return value |
|input_r_Addr_A      | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_A        | out |    1|    bram    |    input_r   |     array    |
|input_r_WEN_A       | out |    4|    bram    |    input_r   |     array    |
|input_r_Din_A       | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_A      |  in |   32|    bram    |    input_r   |     array    |
|input_r_Clk_A       | out |    1|    bram    |    input_r   |     array    |
|input_r_Rst_A       | out |    1|    bram    |    input_r   |     array    |
|Cout_Addr_A         | out |   32|    bram    |     Cout     |     array    |
|Cout_EN_A           | out |    1|    bram    |     Cout     |     array    |
|Cout_WEN_A          | out |    4|    bram    |     Cout     |     array    |
|Cout_Din_A          | out |   32|    bram    |     Cout     |     array    |
|Cout_Dout_A         |  in |   32|    bram    |     Cout     |     array    |
|Cout_Clk_A          | out |    1|    bram    |     Cout     |     array    |
|Cout_Rst_A          | out |    1|    bram    |     Cout     |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

