Analysis & Synthesis report for de1_soc_timing_lab
Tue Dec 19 20:54:31 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component
 15. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated
 16. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p
 17. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p
 18. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram
 19. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg
 20. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp
 21. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp
 22. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 23. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14
 24. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg
 25. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp
 26. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp
 27. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 28. Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
 29. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component
 30. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated
 31. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p
 32. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p
 33. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram
 34. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg
 35. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp
 36. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp
 37. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 38. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14
 39. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg
 40. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp
 41. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp
 42. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 43. Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
 44. Source assignments for sld_signaltap:144Mhz_domain
 45. Source assignments for sld_signaltap:200Mhz_domain
 46. Parameter Settings for User Entity Instance: clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i
 48. Parameter Settings for User Entity Instance: clocka_fifo:inbound|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: clocka_fifo:outbound|dcfifo:dcfifo_component
 50. Parameter Settings for Inferred Entity Instance: sld_signaltap:144Mhz_domain
 51. Parameter Settings for Inferred Entity Instance: sld_signaltap:200Mhz_domain
 52. dcfifo Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "clocka_fifo:outbound"
 54. Port Connectivity Checks: "clocka_fifo:inbound"
 55. Port Connectivity Checks: "clockb_pll:pllb"
 56. Port Connectivity Checks: "clocka_pll:plla"
 57. SignalTap II Logic Analyzer Settings
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Connections to In-System Debugging Instance "144Mhz_domain"
 61. Connections to In-System Debugging Instance "200Mhz_domain"
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 19 20:54:31 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; de1_soc_timing_lab                          ;
; Top-level Entity Name           ; de1_soc_top                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2735                                        ;
; Total pins                      ; 16                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 278,528                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; de1_soc_top        ; de1_soc_timing_lab ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; ip_megawizards/clocka_pll.vhd                                      ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll.vhd                                      ; clocka_pll  ;
; ip_megawizards/clocka_pll/clocka_pll_0002.v                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll/clocka_pll_0002.v                        ; clocka_pll  ;
; ip_megawizards/clocka_fifo.vhd                                     ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_fifo.vhd                                     ;             ;
; vhdl_source/wumpus.vhd                                             ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/wumpus.vhd                                             ;             ;
; vhdl_source/frazzle.vhd                                            ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/frazzle.vhd                                            ;             ;
; vhdl_source/Data_source.vhd                                        ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_source.vhd                                        ;             ;
; vhdl_source/Data_sink.vhd                                          ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_sink.vhd                                          ;             ;
; vhdl_source/de1_soc_top.vhd                                        ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd                                        ;             ;
; ip_megawizards/clockb_pll.vhd                                      ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll.vhd                                      ; clockb_pll  ;
; ip_megawizards/clockb_pll/clockb_pll_0002.v                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll/clockb_pll_0002.v                        ; clockb_pll  ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v                                                        ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_graycounter.inc                                                   ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fefifo.inc                                                        ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                      ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                         ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                 ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                      ;             ;
; db/dcfifo_k4p1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf                                                 ;             ;
; db/a_gray2bin_g9b.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/a_gray2bin_g9b.tdf                                              ;             ;
; db/a_graycounter_dg6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/a_graycounter_dg6.tdf                                           ;             ;
; db/a_graycounter_9ub.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/a_graycounter_9ub.tdf                                           ;             ;
; db/altsyncram_b881.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/altsyncram_b881.tdf                                             ;             ;
; db/dffpipe_pu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_pu8.tdf                                                 ;             ;
; db/dffpipe_1v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_1v8.tdf                                                 ;             ;
; db/alt_synch_pipe_h9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/alt_synch_pipe_h9l.tdf                                          ;             ;
; db/dffpipe_2v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_2v8.tdf                                                 ;             ;
; db/alt_synch_pipe_i9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/alt_synch_pipe_i9l.tdf                                          ;             ;
; db/dffpipe_3v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_3v8.tdf                                                 ;             ;
; db/cmpr_1v5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_1v5.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; db/altsyncram_oh84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/altsyncram_oh84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; db/altsyncram_0i84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/altsyncram_0i84.tdf                                             ;             ;
; db/cntr_c9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_c9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_f9c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld0c8888fe/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1486                                                                                   ;
;                                             ;                                                                                        ;
; Combinational ALUT usage for logic          ; 1052                                                                                   ;
;     -- 7 input functions                    ; 2                                                                                      ;
;     -- 6 input functions                    ; 205                                                                                    ;
;     -- 5 input functions                    ; 265                                                                                    ;
;     -- 4 input functions                    ; 82                                                                                     ;
;     -- <=3 input functions                  ; 498                                                                                    ;
;                                             ;                                                                                        ;
; Dedicated logic registers                   ; 2735                                                                                   ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 16                                                                                     ;
; Total MLAB memory bits                      ; 0                                                                                      ;
; Total block memory bits                     ; 278528                                                                                 ;
;                                             ;                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 2                                                                                      ;
;     -- PLLs                                 ; 2                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1644                                                                                   ;
; Total fan-out                               ; 16479                                                                                  ;
; Average fan-out                             ; 4.14                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |de1_soc_top                                                                                                                            ; 1052 (3)            ; 2735 (0)                  ; 278528            ; 0          ; 16   ; 0            ; |de1_soc_top                                                                                                                                                                                                                                                                                                                                            ; de1_soc_top                       ; work         ;
;    |clocka_fifo:inbound|                                                                                                                ; 95 (0)              ; 121 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound                                                                                                                                                                                                                                                                                                                        ; clocka_fifo                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 95 (0)              ; 121 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                ; dcfifo                            ; work         ;
;          |dcfifo_k4p1:auto_generated|                                                                                                   ; 95 (21)             ; 121 (27)                  ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated                                                                                                                                                                                                                                                                     ; dcfifo_k4p1                       ; work         ;
;             |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                                                     ; a_gray2bin_g9b                    ; work         ;
;             |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                                                     ; a_gray2bin_g9b                    ; work         ;
;             |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                                                     ; a_gray2bin_g9b                    ; work         ;
;             |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                     ; a_gray2bin_g9b                    ; work         ;
;             |a_graycounter_9ub:wrptr_g1p|                                                                                               ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p                                                                                                                                                                                                                                         ; a_graycounter_9ub                 ; work         ;
;             |a_graycounter_dg6:rdptr_g1p|                                                                                               ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p                                                                                                                                                                                                                                         ; a_graycounter_dg6                 ; work         ;
;             |alt_synch_pipe_h9l:rs_dgwp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                                                                                                                                                                                                                                          ; alt_synch_pipe_h9l                ; work         ;
;                |dffpipe_2v8:dffpipe14|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14                                                                                                                                                                                                                    ; dffpipe_2v8                       ; work         ;
;             |alt_synch_pipe_i9l:ws_dgrp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                                                                                                                                                                                                                                          ; alt_synch_pipe_i9l                ; work         ;
;                |dffpipe_3v8:dffpipe17|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17                                                                                                                                                                                                                    ; dffpipe_3v8                       ; work         ;
;             |altsyncram_b881:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram                                                                                                                                                                                                                                            ; altsyncram_b881                   ; work         ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                            ; cmpr_1v5                          ; work         ;
;             |cmpr_1v5:rdfull_eq_comp|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdfull_eq_comp                                                                                                                                                                                                                                             ; cmpr_1v5                          ; work         ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                             ; cmpr_1v5                          ; work         ;
;             |dffpipe_1v8:rs_brp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp                                                                                                                                                                                                                                                  ; dffpipe_1v8                       ; work         ;
;             |dffpipe_1v8:rs_bwp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp                                                                                                                                                                                                                                                  ; dffpipe_1v8                       ; work         ;
;             |dffpipe_1v8:ws_brp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp                                                                                                                                                                                                                                                  ; dffpipe_1v8                       ; work         ;
;             |dffpipe_1v8:ws_bwp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp                                                                                                                                                                                                                                                  ; dffpipe_1v8                       ; work         ;
;             |dffpipe_pu8:rdfull_reg|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg                                                                                                                                                                                                                                              ; dffpipe_pu8                       ; work         ;
;             |dffpipe_pu8:wrfull_reg|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg                                                                                                                                                                                                                                              ; dffpipe_pu8                       ; work         ;
;    |clocka_fifo:outbound|                                                                                                               ; 95 (0)              ; 121 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound                                                                                                                                                                                                                                                                                                                       ; clocka_fifo                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 95 (0)              ; 121 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;          |dcfifo_k4p1:auto_generated|                                                                                                   ; 95 (20)             ; 121 (27)                  ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated                                                                                                                                                                                                                                                                    ; dcfifo_k4p1                       ; work         ;
;             |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                                                    ; a_gray2bin_g9b                    ; work         ;
;             |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                                                    ; a_gray2bin_g9b                    ; work         ;
;             |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                                                    ; a_gray2bin_g9b                    ; work         ;
;             |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                    ; a_gray2bin_g9b                    ; work         ;
;             |a_graycounter_9ub:wrptr_g1p|                                                                                               ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_9ub                 ; work         ;
;             |a_graycounter_dg6:rdptr_g1p|                                                                                               ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_dg6                 ; work         ;
;             |alt_synch_pipe_h9l:rs_dgwp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                                                                                                                                                                                                                                         ; alt_synch_pipe_h9l                ; work         ;
;                |dffpipe_2v8:dffpipe14|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14                                                                                                                                                                                                                   ; dffpipe_2v8                       ; work         ;
;             |alt_synch_pipe_i9l:ws_dgrp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                                                                                                                                                                                                                                         ; alt_synch_pipe_i9l                ; work         ;
;                |dffpipe_3v8:dffpipe17|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17                                                                                                                                                                                                                   ; dffpipe_3v8                       ; work         ;
;             |altsyncram_b881:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram                                                                                                                                                                                                                                           ; altsyncram_b881                   ; work         ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                           ; cmpr_1v5                          ; work         ;
;             |cmpr_1v5:rdfull_eq_comp|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdfull_eq_comp                                                                                                                                                                                                                                            ; cmpr_1v5                          ; work         ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                            ; cmpr_1v5                          ; work         ;
;             |dffpipe_1v8:rs_brp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp                                                                                                                                                                                                                                                 ; dffpipe_1v8                       ; work         ;
;             |dffpipe_1v8:rs_bwp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp                                                                                                                                                                                                                                                 ; dffpipe_1v8                       ; work         ;
;             |dffpipe_1v8:ws_brp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp                                                                                                                                                                                                                                                 ; dffpipe_1v8                       ; work         ;
;             |dffpipe_1v8:ws_bwp|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp                                                                                                                                                                                                                                                 ; dffpipe_1v8                       ; work         ;
;             |dffpipe_pu8:rdfull_reg|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg                                                                                                                                                                                                                                             ; dffpipe_pu8                       ; work         ;
;             |dffpipe_pu8:wrfull_reg|                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg                                                                                                                                                                                                                                             ; dffpipe_pu8                       ; work         ;
;    |clocka_pll:plla|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_pll:plla                                                                                                                                                                                                                                                                                                                            ; clocka_pll                        ; clocka_pll   ;
;       |clocka_pll_0002:clocka_pll_inst|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_pll:plla|clocka_pll_0002:clocka_pll_inst                                                                                                                                                                                                                                                                                            ; clocka_pll_0002                   ; clocka_pll   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                    ; altera_pll                        ; work         ;
;    |clockb_pll:pllb|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clockb_pll:pllb                                                                                                                                                                                                                                                                                                                            ; clockb_pll                        ; clockb_pll   ;
;       |clockb_pll_0002:clockb_pll_inst|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst                                                                                                                                                                                                                                                                                            ; clockb_pll_0002                   ; clockb_pll   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                    ; altera_pll                        ; work         ;
;    |data_sink:dk|                                                                                                                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|data_sink:dk                                                                                                                                                                                                                                                                                                                               ; data_sink                         ; work         ;
;    |data_source:ds|                                                                                                                     ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|data_source:ds                                                                                                                                                                                                                                                                                                                             ; data_source                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)             ; 124 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (77)            ; 118 (90)                  ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:144Mhz_domain|                                                                                                        ; 299 (2)             ; 915 (94)                  ; 96256             ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain                                                                                                                                                                                                                                                                                                                ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 297 (0)             ; 821 (0)                   ; 96256             ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 297 (71)            ; 821 (271)                 ; 96256             ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                   ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                    ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                      ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 96256             ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_oh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 96256             ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oh84:auto_generated                                                                                                                                                    ; altsyncram_oh84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                           ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 82 (82)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                        ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 59 (1)              ; 251 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                       ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 47 (0)              ; 235 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 141 (141)                 ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                     ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 47 (0)              ; 94 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                 ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1           ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                         ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (11)             ; 116 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                  ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                        ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                                ; cntr_79i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                         ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                               ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                  ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                 ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:200Mhz_domain|                                                                                                        ; 349 (2)             ; 1396 (174)                ; 178176            ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain                                                                                                                                                                                                                                                                                                                ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 347 (0)             ; 1222 (0)                  ; 178176            ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 347 (71)            ; 1222 (431)                ; 178176            ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                   ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                    ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                      ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 178176            ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_0i84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 178176            ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0i84:auto_generated                                                                                                                                                    ; altsyncram_0i84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                           ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 82 (82)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                        ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 107 (1)             ; 451 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                       ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 87 (0)              ; 435 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 261 (261)                 ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                     ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 87 (0)              ; 174 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                 ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1           ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                         ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (12)             ; 157 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                  ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                        ; lpm_counter                       ; work         ;
;                   |cntr_c9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated                                                                ; cntr_c9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                         ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                               ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                  ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                 ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 87 (87)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |wumpus:wm|                                                                                                                          ; 81 (1)              ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|wumpus:wm                                                                                                                                                                                                                                                                                                                                  ; wumpus                            ; work         ;
;       |frazzle:f1|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|wumpus:wm|frazzle:f1                                                                                                                                                                                                                                                                                                                       ; frazzle                           ; work         ;
;       |frazzle:f2|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|wumpus:wm|frazzle:f2                                                                                                                                                                                                                                                                                                                       ; frazzle                           ; work         ;
;       |frazzle:f3|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|wumpus:wm|frazzle:f3                                                                                                                                                                                                                                                                                                                       ; frazzle                           ; work         ;
;       |frazzle:f4|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|wumpus:wm|frazzle:f4                                                                                                                                                                                                                                                                                                                       ; frazzle                           ; work         ;
;       |frazzle:f5|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1_soc_top|wumpus:wm|frazzle:f5                                                                                                                                                                                                                                                                                                                       ; frazzle                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oh84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 47           ; 2048         ; 47           ; 96256  ; None ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0i84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 87           ; 2048         ; 87           ; 178176 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de1_soc_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |de1_soc_top|clocka_fifo:inbound                                                                                                                                                                                                                                                 ; ip_megawizards/clocka_fifo.vhd ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |de1_soc_top|clocka_fifo:outbound                                                                                                                                                                                                                                                ; ip_megawizards/clocka_fifo.vhd ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |de1_soc_top|clocka_pll:plla                                                                                                                                                                                                                                                     ; ip_megawizards/clocka_pll.vhd  ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |de1_soc_top|clockb_pll:pllb                                                                                                                                                                                                                                                     ; ip_megawizards/clockb_pll.vhd  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                         ; Reason for Removal ;
+-------------------------------------------------------------------------------------------------------+--------------------+
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp|dffe13a[8] ; Lost fanout        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp|dffe13a[8] ; Lost fanout        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[8] ; Lost fanout        ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp|dffe13a[8] ; Lost fanout        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp|dffe13a[8]  ; Lost fanout        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp|dffe13a[8]  ; Lost fanout        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[8]  ; Lost fanout        ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp|dffe13a[8]  ; Lost fanout        ;
; Total Number of Removed Registers = 8                                                                 ;                    ;
+-------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2735  ;
; Number of registers using Synchronous Clear  ; 234   ;
; Number of registers using Synchronous Load   ; 432   ;
; Number of registers using Asynchronous Clear ; 887   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1118  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; 9       ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0                                                                                                                                                                                                                   ; 8       ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a0                                                                                                                                                                                                                  ; 7       ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a0                                                                                                                                                                                                                   ; 5       ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p|parity6                                                                                                                                                                                                                     ; 2       ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p|parity6                                                                                                                                                                                                                      ; 5       ;
; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p|parity9                                                                                                                                                                                                                     ; 5       ;
; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p|parity9                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                     ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                     ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                      ; 1       ;
; sld_signaltap:144Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                     ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                     ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                      ; 1       ;
; sld_signaltap:200Mhz_domain|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                      ; 1       ;
; Total number of inverted registers = 34                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for sld_signaltap:144Mhz_domain ;
+-----------------+-------+------+-------------------+
; Assignment      ; Value ; From ; To                ;
+-----------------+-------+------+-------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                 ;
+-----------------+-------+------+-------------------+


+----------------------------------------------------+
; Source assignments for sld_signaltap:200Mhz_domain ;
+-----------------+-------+------+-------------------+
; Assignment      ; Value ; From ; To                ;
+-----------------+-------+------+-------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                 ;
+-----------------+-------+------+-------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; normal                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 200.000000 MHz         ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 27.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; normal                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 144.000000 MHz         ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocka_fifo:inbound|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 8           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                   ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_k4p1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocka_fifo:outbound|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 8           ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                    ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; ON          ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_k4p1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:144Mhz_domain                                                                                                                                                              ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 47                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 47                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 166                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000001000111011111111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 47                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:200Mhz_domain                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 87                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 87                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 286                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000001000111011111111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 87                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 2                                            ;
; Entity Instance            ; clocka_fifo:inbound|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 256                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                           ;
;     -- USE_EAB             ; ON                                           ;
; Entity Instance            ; clocka_fifo:outbound|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 256                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                           ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocka_fifo:outbound"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocka_fifo:inbound"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clockb_pll:pllb"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocka_pll:plla"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; 200Mhz_domain ; 87                  ; 87               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
; 1              ; 144Mhz_domain ; 47                  ; 47               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 300                         ;
;     CLR               ; 2                           ;
;     ENA               ; 84                          ;
;     ENA CLR           ; 24                          ;
;     plain             ; 190                         ;
; arriav_lcell_comb     ; 290                         ;
;     arith             ; 87                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 81                          ;
;     normal            ; 171                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 47                          ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 137                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "144Mhz_domain"                                                                                                                                                                                             ;
+---------------------------------+---------------+-----------+-----------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                            ; Type          ; Status    ; Partition Name              ; Netlist Type Used ; Actual Connection                                                                                                             ; Details ;
+---------------------------------+---------------+-----------+-----------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; clocka_fifo:inbound|q[0]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[0]                        ; N/A     ;
; clocka_fifo:inbound|q[0]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[0]                        ; N/A     ;
; clocka_fifo:inbound|q[1]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[1]                        ; N/A     ;
; clocka_fifo:inbound|q[1]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[1]                        ; N/A     ;
; clocka_fifo:inbound|q[2]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[2]                        ; N/A     ;
; clocka_fifo:inbound|q[2]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[2]                        ; N/A     ;
; clocka_fifo:inbound|q[3]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[3]                        ; N/A     ;
; clocka_fifo:inbound|q[3]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[3]                        ; N/A     ;
; clocka_fifo:inbound|q[4]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[4]                        ; N/A     ;
; clocka_fifo:inbound|q[4]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[4]                        ; N/A     ;
; clocka_fifo:inbound|q[5]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[5]                        ; N/A     ;
; clocka_fifo:inbound|q[5]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[5]                        ; N/A     ;
; clocka_fifo:inbound|q[6]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[6]                        ; N/A     ;
; clocka_fifo:inbound|q[6]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[6]                        ; N/A     ;
; clocka_fifo:inbound|q[7]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[7]                        ; N/A     ;
; clocka_fifo:inbound|q[7]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[7]                        ; N/A     ;
; clocka_fifo:inbound|rdempty     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; clocka_fifo:inbound|rdempty     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; clocka_fifo:inbound|rdreq       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; in_rd~0                                                                                                                       ; N/A     ;
; clocka_fifo:inbound|rdreq       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; in_rd~0                                                                                                                       ; N/A     ;
; clocka_fifo:inbound|rdusedw[0]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~1                                                 ; N/A     ;
; clocka_fifo:inbound|rdusedw[0]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~1                                                 ; N/A     ;
; clocka_fifo:inbound|rdusedw[1]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~5                                                 ; N/A     ;
; clocka_fifo:inbound|rdusedw[1]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~5                                                 ; N/A     ;
; clocka_fifo:inbound|rdusedw[2]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~9                                                 ; N/A     ;
; clocka_fifo:inbound|rdusedw[2]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~9                                                 ; N/A     ;
; clocka_fifo:inbound|rdusedw[3]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~13                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[3]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~13                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[4]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~17                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[4]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~17                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[5]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~21                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[5]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~21                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[6]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~25                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[6]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~25                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[7]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~29                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[7]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~29                                                ; N/A     ;
; clocka_fifo:inbound|rdusedw[8]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg|dffe12a[0]                      ; N/A     ;
; clocka_fifo:inbound|rdusedw[8]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg|dffe12a[0]                      ; N/A     ;
; clocka_fifo:outbound|wrfull     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; clocka_fifo:outbound|wrfull     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; clocka_fifo:outbound|wrreq      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; in_rd~0                                                                                                                       ; N/A     ;
; clocka_fifo:outbound|wrreq      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; in_rd~0                                                                                                                       ; N/A     ;
; clocka_fifo:outbound|wrusedw[0] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~1                                                ; N/A     ;
; clocka_fifo:outbound|wrusedw[0] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~1                                                ; N/A     ;
; clocka_fifo:outbound|wrusedw[1] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~5                                                ; N/A     ;
; clocka_fifo:outbound|wrusedw[1] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~5                                                ; N/A     ;
; clocka_fifo:outbound|wrusedw[2] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~9                                                ; N/A     ;
; clocka_fifo:outbound|wrusedw[2] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~9                                                ; N/A     ;
; clocka_fifo:outbound|wrusedw[3] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~13                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[3] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~13                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[4] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~17                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[4] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~17                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[5] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~21                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[5] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~21                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[6] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~25                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[6] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~25                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[7] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~29                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[7] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~29                                               ; N/A     ;
; clocka_fifo:outbound|wrusedw[8] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg|dffe12a[0]                     ; N/A     ;
; clocka_fifo:outbound|wrusedw[8] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg|dffe12a[0]                     ; N/A     ;
; clockb_pll:plla|outclk_0        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                        ; N/A     ;
; clockb_pll:pllb|locked          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                        ; N/A     ;
; clockb_pll:pllb|locked          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                        ; N/A     ;
; wumpus:wm|data_out[0]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[0]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[0]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[0]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[1]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[1]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[1]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[1]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[2]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[2]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[2]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[2]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[3]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[3]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[3]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[3]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[4]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[4]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[4]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[4]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[5]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[5]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[5]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[5]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[6]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[6]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[6]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[6]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[7]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[7]                                                                                                         ; N/A     ;
; wumpus:wm|data_out[7]~reg0      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|data_out[7]                                                                                                         ; N/A     ;
; wumpus:wm|stage1[0]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[0]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[0]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[0]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[1]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[1]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[1]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[1]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[2]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[2]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[2]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[2]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[3]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[3]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[3]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[3]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[4]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[4]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[4]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[4]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[5]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[5]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[5]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[5]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[6]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[6]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[6]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[6]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[7]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[7]                                                                                                           ; N/A     ;
; wumpus:wm|stage1[7]             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; wumpus:wm|stage1[7]                                                                                                           ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~GND                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
; 144Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:144Mhz_domain ; post-synthesis    ; sld_signaltap:144Mhz_domain|~VCC                                                                                              ; N/A     ;
+---------------------------------+---------------+-----------+-----------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "200Mhz_domain"                                                                                                                                                                                              ;
+---------------------------------+---------------+-----------+-----------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                            ; Type          ; Status    ; Partition Name              ; Netlist Type Used ; Actual Connection                                                                                                              ; Details ;
+---------------------------------+---------------+-----------+-----------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Data_sink:dk|available[0]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~1                                                 ; N/A     ;
; Data_sink:dk|available[0]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~1                                                 ; N/A     ;
; Data_sink:dk|available[1]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~5                                                 ; N/A     ;
; Data_sink:dk|available[1]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~5                                                 ; N/A     ;
; Data_sink:dk|available[2]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~9                                                 ; N/A     ;
; Data_sink:dk|available[2]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~9                                                 ; N/A     ;
; Data_sink:dk|available[3]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~13                                                ; N/A     ;
; Data_sink:dk|available[3]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~13                                                ; N/A     ;
; Data_sink:dk|available[4]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~17                                                ; N/A     ;
; Data_sink:dk|available[4]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~17                                                ; N/A     ;
; Data_sink:dk|available[5]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~21                                                ; N/A     ;
; Data_sink:dk|available[5]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~21                                                ; N/A     ;
; Data_sink:dk|available[6]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~25                                                ; N/A     ;
; Data_sink:dk|available[6]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~25                                                ; N/A     ;
; Data_sink:dk|available[7]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~29                                                ; N/A     ;
; Data_sink:dk|available[7]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~29                                                ; N/A     ;
; Data_sink:dk|available[8]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg|dffe12a[0]                      ; N/A     ;
; Data_sink:dk|available[8]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg|dffe12a[0]                      ; N/A     ;
; Data_sink:dk|data_rd            ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_sink:dk|dstate                                                                                                            ; N/A     ;
; Data_sink:dk|data_rd            ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_sink:dk|dstate                                                                                                            ; N/A     ;
; Data_sink:dk|dnext              ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_sink:dk|dnext~0                                                                                                           ; N/A     ;
; Data_sink:dk|dnext              ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_sink:dk|dnext~0                                                                                                           ; N/A     ;
; Data_sink:dk|empty              ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; Data_sink:dk|empty              ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; Data_source:ds|data_out[0]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[0]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[0]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[0]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[1]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[1]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[1]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[1]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[2]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[2]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[2]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[2]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[3]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[3]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[3]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[3]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[4]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[4]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[4]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[4]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[5]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[5]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[5]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[5]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[6]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[6]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[6]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[6]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[7]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[7]                                                                                                      ; N/A     ;
; Data_source:ds|data_out[7]      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[7]                                                                                                      ; N/A     ;
; Data_source:ds|data_wr          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dstate                                                                                                          ; N/A     ;
; Data_source:ds|data_wr          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dstate                                                                                                          ; N/A     ;
; Data_source:ds|dnext            ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dnext~1                                                                                                         ; N/A     ;
; Data_source:ds|dnext            ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dnext~1                                                                                                         ; N/A     ;
; Data_source:ds|filled[0]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~13                                                 ; N/A     ;
; Data_source:ds|filled[0]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~13                                                 ; N/A     ;
; Data_source:ds|filled[1]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~17                                                 ; N/A     ;
; Data_source:ds|filled[1]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~17                                                 ; N/A     ;
; Data_source:ds|filled[2]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~21                                                 ; N/A     ;
; Data_source:ds|filled[2]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~21                                                 ; N/A     ;
; Data_source:ds|filled[3]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~25                                                 ; N/A     ;
; Data_source:ds|filled[3]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~25                                                 ; N/A     ;
; Data_source:ds|filled[4]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~29                                                 ; N/A     ;
; Data_source:ds|filled[4]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~29                                                 ; N/A     ;
; Data_source:ds|filled[5]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~9                                                  ; N/A     ;
; Data_source:ds|filled[5]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~9                                                  ; N/A     ;
; Data_source:ds|filled[6]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~1                                                  ; N/A     ;
; Data_source:ds|filled[6]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~1                                                  ; N/A     ;
; Data_source:ds|filled[7]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~5                                                  ; N/A     ;
; Data_source:ds|filled[7]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~5                                                  ; N/A     ;
; Data_source:ds|filled[8]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg|dffe12a[0]                       ; N/A     ;
; Data_source:ds|filled[8]        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg|dffe12a[0]                       ; N/A     ;
; Data_source:ds|full             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell   ; N/A     ;
; Data_source:ds|full             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell   ; N/A     ;
; Data_source:ds|pkt_avail        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dstate~_wirecell                                                                                                ; N/A     ;
; Data_source:ds|pkt_avail        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dstate~_wirecell                                                                                                ; N/A     ;
; Data_source:ds|rst              ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[0]~_wirecell                                                                                                               ; N/A     ;
; Data_source:ds|rst              ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[0]~_wirecell                                                                                                               ; N/A     ;
; KEY[0]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[0]                                                                                                                         ; N/A     ;
; KEY[0]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[0]                                                                                                                         ; N/A     ;
; KEY[1]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[1]                                                                                                                         ; N/A     ;
; KEY[1]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[1]                                                                                                                         ; N/A     ;
; KEY[2]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[2]                                                                                                                         ; N/A     ;
; KEY[2]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[2]                                                                                                                         ; N/A     ;
; KEY[3]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[3]                                                                                                                         ; N/A     ;
; KEY[3]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; key[3]                                                                                                                         ; N/A     ;
; LEDR[0]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[0]                        ; N/A     ;
; LEDR[0]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[0]                        ; N/A     ;
; LEDR[1]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[1]                        ; N/A     ;
; LEDR[1]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[1]                        ; N/A     ;
; LEDR[2]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[2]                        ; N/A     ;
; LEDR[2]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[2]                        ; N/A     ;
; LEDR[3]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[3]                        ; N/A     ;
; LEDR[3]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[3]                        ; N/A     ;
; LEDR[4]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[4]                        ; N/A     ;
; LEDR[4]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[4]                        ; N/A     ;
; LEDR[5]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[5]                        ; N/A     ;
; LEDR[5]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[5]                        ; N/A     ;
; LEDR[6]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[6]                        ; N/A     ;
; LEDR[6]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[6]                        ; N/A     ;
; LEDR[7]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[7]                        ; N/A     ;
; LEDR[7]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[7]                        ; N/A     ;
; LEDR[8]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; LEDR[8]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; LEDR[9]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; LEDR[9]                         ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; clocka_fifo:inbound|data[0]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[0]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[0]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[0]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[1]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[1]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[1]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[1]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[2]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[2]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[2]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[2]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[3]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[3]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[3]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[3]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[4]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[4]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[4]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[4]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[5]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[5]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[5]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[5]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[6]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[6]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[6]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[6]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[7]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[7]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|data[7]     ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|i_count[7]                                                                                                      ; N/A     ;
; clocka_fifo:inbound|wrfull      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell   ; N/A     ;
; clocka_fifo:inbound|wrfull      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell   ; N/A     ;
; clocka_fifo:inbound|wrreq       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dstate                                                                                                          ; N/A     ;
; clocka_fifo:inbound|wrreq       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_source:ds|dstate                                                                                                          ; N/A     ;
; clocka_fifo:inbound|wrusedw[0]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~13                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[0]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~13                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[1]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~17                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[1]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~17                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[2]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~21                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[2]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~21                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[3]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~25                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[3]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~25                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[4]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~29                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[4]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~29                                                 ; N/A     ;
; clocka_fifo:inbound|wrusedw[5]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~9                                                  ; N/A     ;
; clocka_fifo:inbound|wrusedw[5]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~9                                                  ; N/A     ;
; clocka_fifo:inbound|wrusedw[6]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~1                                                  ; N/A     ;
; clocka_fifo:inbound|wrusedw[6]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~1                                                  ; N/A     ;
; clocka_fifo:inbound|wrusedw[7]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~5                                                  ; N/A     ;
; clocka_fifo:inbound|wrusedw[7]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_2~5                                                  ; N/A     ;
; clocka_fifo:inbound|wrusedw[8]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg|dffe12a[0]                       ; N/A     ;
; clocka_fifo:inbound|wrusedw[8]  ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:wrfull_reg|dffe12a[0]                       ; N/A     ;
; clocka_fifo:outbound|q[0]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[0]                        ; N/A     ;
; clocka_fifo:outbound|q[0]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[0]                        ; N/A     ;
; clocka_fifo:outbound|q[1]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[1]                        ; N/A     ;
; clocka_fifo:outbound|q[1]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[1]                        ; N/A     ;
; clocka_fifo:outbound|q[2]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[2]                        ; N/A     ;
; clocka_fifo:outbound|q[2]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[2]                        ; N/A     ;
; clocka_fifo:outbound|q[3]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[3]                        ; N/A     ;
; clocka_fifo:outbound|q[3]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[3]                        ; N/A     ;
; clocka_fifo:outbound|q[4]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[4]                        ; N/A     ;
; clocka_fifo:outbound|q[4]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[4]                        ; N/A     ;
; clocka_fifo:outbound|q[5]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[5]                        ; N/A     ;
; clocka_fifo:outbound|q[5]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[5]                        ; N/A     ;
; clocka_fifo:outbound|q[6]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[6]                        ; N/A     ;
; clocka_fifo:outbound|q[6]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[6]                        ; N/A     ;
; clocka_fifo:outbound|q[7]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[7]                        ; N/A     ;
; clocka_fifo:outbound|q[7]       ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram|q_b[7]                        ; N/A     ;
; clocka_fifo:outbound|rdempty    ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; clocka_fifo:outbound|rdempty    ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; clocka_fifo:outbound|rdreq      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_sink:dk|dstate                                                                                                            ; N/A     ;
; clocka_fifo:outbound|rdreq      ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; data_sink:dk|dstate                                                                                                            ; N/A     ;
; clocka_fifo:outbound|rdusedw[0] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~1                                                 ; N/A     ;
; clocka_fifo:outbound|rdusedw[0] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~1                                                 ; N/A     ;
; clocka_fifo:outbound|rdusedw[1] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~5                                                 ; N/A     ;
; clocka_fifo:outbound|rdusedw[1] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~5                                                 ; N/A     ;
; clocka_fifo:outbound|rdusedw[2] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~9                                                 ; N/A     ;
; clocka_fifo:outbound|rdusedw[2] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~9                                                 ; N/A     ;
; clocka_fifo:outbound|rdusedw[3] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~13                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[3] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~13                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[4] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~17                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[4] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~17                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[5] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~21                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[5] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~21                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[6] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~25                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[6] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~25                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[7] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~29                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[7] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|op_1~29                                                ; N/A     ;
; clocka_fifo:outbound|rdusedw[8] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg|dffe12a[0]                      ; N/A     ;
; clocka_fifo:outbound|rdusedw[8] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_fifo:outbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg|dffe12a[0]                      ; N/A     ;
; clocka_pll:plla|locked          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                         ; N/A     ;
; clocka_pll:plla|locked          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                         ; N/A     ;
; clocka_pll:plla|outclk_0        ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|gnd               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~GND                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
; 200Mhz_domain|vcc               ; post-fitting  ; connected ; sld_signaltap:200Mhz_domain ; post-synthesis    ; sld_signaltap:200Mhz_domain|~VCC                                                                                               ; N/A     ;
+---------------------------------+---------------+-----------+-----------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Dec 19 20:53:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c de1_soc_timing_lab
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ip_megawizards/clocka_pll.vhd
    Info (12022): Found design unit 1: clocka_pll-rtl File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll.vhd Line: 20
    Info (12023): Found entity 1: clocka_pll File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ip_megawizards/clocka_pll/clocka_pll_0002.v
    Info (12023): Found entity 1: clocka_pll_0002 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll/clocka_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file ip_megawizards/clocka_fifo.vhd
    Info (12022): Found design unit 1: clocka_fifo-SYN File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_fifo.vhd Line: 60
    Info (12023): Found entity 1: clocka_fifo File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_fifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_source/wumpus.vhd
    Info (12022): Found design unit 1: wumpus-rtl File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/wumpus.vhd Line: 17
    Info (12023): Found entity 1: wumpus File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/wumpus.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_source/frazzle.vhd
    Info (12022): Found design unit 1: frazzle-foo File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/frazzle.vhd Line: 12
    Info (12023): Found entity 1: frazzle File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/frazzle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_source/data_source.vhd
    Info (12022): Found design unit 1: data_source-rtl File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_source.vhd Line: 18
    Info (12023): Found entity 1: data_source File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_source.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_source/data_sink.vhd
    Info (12022): Found design unit 1: data_sink-rtl File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_sink.vhd Line: 15
    Info (12023): Found entity 1: data_sink File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_sink.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_source/de1_soc_top.vhd
    Info (12022): Found design unit 1: de1_soc_top-struct File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 19
    Info (12023): Found entity 1: de1_soc_top File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip_megawizards/clockb_pll.vhd
    Info (12022): Found design unit 1: clockb_pll-rtl File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll.vhd Line: 20
    Info (12023): Found entity 1: clockb_pll File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ip_megawizards/clockb_pll/clockb_pll_0002.v
    Info (12023): Found entity 1: clockb_pll_0002 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll/clockb_pll_0002.v Line: 2
Info (12127): Elaborating entity "de1_soc_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc_top.vhd(105): object "source_empty" assigned a value but never read File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 105
Info (12128): Elaborating entity "clocka_pll" for hierarchy "clocka_pll:plla" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 131
Info (12128): Elaborating entity "clocka_pll_0002" for hierarchy "clocka_pll:plla|clocka_pll_0002:clocka_pll_inst" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll/clocka_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll/clocka_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_pll/clocka_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clockb_pll" for hierarchy "clockb_pll:pllb" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 138
Info (12128): Elaborating entity "clockb_pll_0002" for hierarchy "clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll/clockb_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll/clockb_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clockb_pll/clockb_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "27.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "144.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Data_source" for hierarchy "Data_source:ds" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 145
Warning (10492): VHDL Process Statement warning at Data_source.vhd(90): signal "halt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/Data_source.vhd Line: 90
Info (12128): Elaborating entity "clocka_fifo" for hierarchy "clocka_fifo:inbound" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 156
Info (12128): Elaborating entity "dcfifo" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_fifo.vhd Line: 106
Info (12130): Elaborated megafunction instantiation "clocka_fifo:inbound|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_fifo.vhd Line: 106
Info (12133): Instantiated megafunction "clocka_fifo:inbound|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/ip_megawizards/clocka_fifo.vhd Line: 106
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_k4p1.tdf
    Info (12023): Found entity 1: dcfifo_k4p1 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_k4p1" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/a_gray2bin_g9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf
    Info (12023): Found entity 1: a_graycounter_dg6 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/a_graycounter_dg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dg6" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_dg6:rdptr_g1p" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf
    Info (12023): Found entity 1: a_graycounter_9ub File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/a_graycounter_9ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9ub" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|a_graycounter_9ub:wrptr_g1p" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b881.tdf
    Info (12023): Found entity 1: altsyncram_b881 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/altsyncram_b881.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b881" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|altsyncram_b881:fifo_ram" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_pu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_pu8:rdfull_reg" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|dffpipe_1v8:rs_brp" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "clocka_fifo:inbound|dcfifo:dcfifo_component|dcfifo_k4p1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/dcfifo_k4p1.tdf Line: 85
Info (12128): Elaborating entity "wumpus" for hierarchy "wumpus:wm" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 169
Info (12128): Elaborating entity "frazzle" for hierarchy "wumpus:wm|frazzle:f1" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/wumpus.vhd Line: 56
Info (12128): Elaborating entity "Data_sink" for hierarchy "Data_sink:dk" File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 193
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oh84.tdf
    Info (12023): Found entity 1: altsyncram_oh84 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/altsyncram_oh84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_79i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0i84.tdf
    Info (12023): Found entity 1: altsyncram_0i84 File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/altsyncram_0i84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf
    Info (12023): Found entity 1: cntr_c9i File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cntr_c9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/cmpr_f9c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "144Mhz_domain"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "200Mhz_domain"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.12.19.20:54:15 Progress: Loading sld0c8888fe/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledr[8]" is stuck at GND File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 15
    Warning (13410): Pin "ledr[9]" is stuck at GND File: C:/intelFPGA_lite/16.1/labs/Lab10/timing_lab_quartus_16/vhdl_source/de1_soc_top.vhd Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "144Mhz_domain" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "200Mhz_domain" to all 207 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clocka_pll:plla|clocka_pll_0002:clocka_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance clockb_pll:pllb|clockb_pll_0002:clockb_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 3357 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 3184 logic cells
    Info (21064): Implemented 150 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 876 megabytes
    Info: Processing ended: Tue Dec 19 20:54:31 2017
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:28


