{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727951524821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727951524821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 16:02:04 2024 " "Processing started: Thu Oct 03 16:02:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727951524821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951524821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951524821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727951525281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727951525281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "t1b_cd_fd.v(137) " "Verilog HDL information at t1b_cd_fd.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727951533269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_cd_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_cd_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_cd_fd " "Found entity 1: t1b_cd_fd" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727951533269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_cd_fd " "Elaborating entity \"t1b_cd_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t1b_cd_fd.v(170) " "Verilog HDL assignment warning at t1b_cd_fd.v(170): truncated value with size 32 to match size of target (1)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_green t1b_cd_fd.v(137) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(137): inferring latch(es) for variable \"freq_green\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color t1b_cd_fd.v(137) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(137): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_red t1b_cd_fd.v(137) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(137): inferring latch(es) for variable \"freq_red\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq_blue t1b_cd_fd.v(137) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(137): inferring latch(es) for variable \"freq_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count t1b_cd_fd.v(137) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(137): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count t1b_cd_fd.v(137) " "Inferred latch for \"count\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[0\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[0\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[1\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[1\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[2\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[2\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[3\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[3\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[4\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[4\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[5\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[5\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[6\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[6\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[7\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[7\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[8\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[8\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[9\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[9\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[10\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[10\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[11\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[11\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[12\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[12\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[13\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[13\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[14\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[14\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_blue\[15\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_blue\[15\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[0\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[0\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[1\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[1\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[2\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[2\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[3\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[3\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[4\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[4\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[5\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[5\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[6\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[6\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[7\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[7\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[8\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[8\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[9\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[9\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[10\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[10\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[11\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[11\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[12\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[12\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[13\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[13\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[14\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[14\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_red\[15\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_red\[15\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] t1b_cd_fd.v(137) " "Inferred latch for \"color\[0\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] t1b_cd_fd.v(137) " "Inferred latch for \"color\[1\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[0\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[0\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[1\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[1\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[2\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[2\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[3\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[3\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[4\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[4\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[5\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[5\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[6\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[6\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[7\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[7\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[8\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[8\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[9\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[9\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[10\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[10\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[11\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[11\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[12\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[12\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[13\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[13\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[14\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[14\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq_green\[15\] t1b_cd_fd.v(137) " "Inferred latch for \"freq_green\[15\]\" at t1b_cd_fd.v(137)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951533300 "|t1b_cd_fd"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[15\] " "Latch freq_blue\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[15\] " "Latch freq_red\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[14\] " "Latch freq_blue\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[14\] " "Latch freq_red\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[13\] " "Latch freq_blue\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[13\] " "Latch freq_red\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[12\] " "Latch freq_blue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[12\] " "Latch freq_red\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[11\] " "Latch freq_blue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[11\] " "Latch freq_red\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[10\] " "Latch freq_blue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[10\] " "Latch freq_red\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[9\] " "Latch freq_blue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[9\] " "Latch freq_red\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[8\] " "Latch freq_blue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[8\] " "Latch freq_red\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[7\] " "Latch freq_blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[7\] " "Latch freq_red\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[6\] " "Latch freq_blue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[6\] " "Latch freq_red\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[5\] " "Latch freq_blue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[5\] " "Latch freq_red\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[4\] " "Latch freq_blue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[4\] " "Latch freq_red\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[3\] " "Latch freq_blue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[3\] " "Latch freq_red\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[2\] " "Latch freq_blue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[2\] " "Latch freq_red\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[1\] " "Latch freq_blue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[1\] " "Latch freq_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_blue\[0\] " "Latch freq_blue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_red\[0\] " "Latch freq_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[15\] " "Latch freq_green\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[14\] " "Latch freq_green\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[13\] " "Latch freq_green\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[12\] " "Latch freq_green\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[11\] " "Latch freq_green\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[10\] " "Latch freq_green\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[9\] " "Latch freq_green\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533770 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[8\] " "Latch freq_green\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[7\] " "Latch freq_green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[6\] " "Latch freq_green\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[5\] " "Latch freq_green\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[4\] " "Latch freq_green\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[3\] " "Latch freq_green\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[2\] " "Latch freq_green\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[1\] " "Latch freq_green\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_green\[0\] " "Latch freq_green\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count " "Latch count has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count " "Ports D and ENA on the latch are fed by the same signal count" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727951533786 ""}  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727951533786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727951533911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/output_files/t1b_cd_fd.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/output_files/t1b_cd_fd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951534333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727951534443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727951534443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs_out " "No output dependent on input pin \"cs_out\"" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/intelFPGA_lite/20.1/Sequence_detector/t1b_cd_fd/code/t1b_cd_fd.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727951534474 "|t1b_cd_fd|cs_out"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727951534474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727951534474 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727951534474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727951534474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727951534474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727951534505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 16:02:14 2024 " "Processing ended: Thu Oct 03 16:02:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727951534505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727951534505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727951534505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727951534505 ""}
