{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617323925701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617323925703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 21:38:44 2021 " "Processing started: Thu Apr 01 21:38:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617323925703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617323925703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_ULA -c lab1_ULA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_ULA -c lab1_ULA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617323925703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617323927059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617323927060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ULA-dut " "Found design unit 1: test_ULA-dut" {  } { { "test_ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/test_ULA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978287 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ULA " "Found entity 1: test_ULA" {  } { { "test_ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/test_ULA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617323978287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_ULA-structural " "Found design unit 1: lab1_ULA-structural" {  } { { "lab1_ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978296 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_ULA " "Found entity 1: lab1_ULA" {  } { { "lab1_ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617323978296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_ULA " "Elaborating entity \"lab1_ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1617323978504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CoutIntermed lab1_ULA.vhd(24) " "Verilog HDL or VHDL warning at lab1_ULA.vhd(24): object \"CoutIntermed\" assigned a value but never read" {  } { { "lab1_ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617323978511 "|lab1_ULA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout lab1_ULA.vhd(24) " "Verilog HDL or VHDL warning at lab1_ULA.vhd(24): object \"Cout\" assigned a value but never read" {  } { { "lab1_ULA.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617323978512 "|lab1_ULA"}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_carry_adder_structural.vhd 2 1 " "Using design file ripple_carry_adder_structural.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder_structural-structural " "Found design unit 1: ripple_carry_adder_structural-structural" {  } { { "ripple_carry_adder_structural.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/ripple_carry_adder_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978586 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_structural " "Found entity 1: ripple_carry_adder_structural" {  } { { "ripple_carry_adder_structural.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/ripple_carry_adder_structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617323978586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_structural ripple_carry_adder_structural:ADD0 " "Elaborating entity \"ripple_carry_adder_structural\" for hierarchy \"ripple_carry_adder_structural:ADD0\"" {  } { { "lab1_ULA.vhd" "ADD0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/lab1_ULA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617323978587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "full_adder.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978674 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617323978674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1617323978674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry_adder_structural:ADD0\|full_adder:ADD0 " "Elaborating entity \"full_adder\" for hierarchy \"ripple_carry_adder_structural:ADD0\|full_adder:ADD0\"" {  } { { "ripple_carry_adder_structural.vhd" "ADD0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/LAB01/ripple_carry_adder_structural.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617323978675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617323979204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 21:39:39 2021 " "Processing ended: Thu Apr 01 21:39:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617323979204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617323979204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617323979204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617323979204 ""}
