TimeQuest Timing Analyzer report for UART
Sun Mar 27 10:26:33 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; UART                                                              ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 221.29 MHz ; 221.29 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.481 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.705 ; 0.000         ;
; clock                                                ; 9.891 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.481 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.437      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.515 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.380      ;
; 5.640 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.287      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.651 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.267      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.663 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.255      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.711 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.207      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.763 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.157      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.764 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.163      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.821 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.097      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.837 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.067      ;
; 5.842 ; UART:UART_inst|TX:uut0|counter[1]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.085      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.870 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.048      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.874 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.044      ;
; 5.895 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.023      ;
; 5.895 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.023      ;
; 5.895 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.023      ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; UART:UART_inst|RX:uut1|Rx_err                               ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|state.idle                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.428 ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.693      ;
; 0.429 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|Rx_data[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|Rx_data[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|Rx_data[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|Rx_data[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|Rx_data[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; UART:UART_inst|TX:uut0|state.bit7                           ; UART:UART_inst|TX:uut0|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|Rx_data[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.700      ;
; 0.441 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.706      ;
; 0.451 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; UART:UART_inst|TX:uut0|state.bit3                           ; UART:UART_inst|TX:uut0|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; UART:UART_inst|TX:uut0|state.bit4                           ; UART:UART_inst|TX:uut0|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; UART:UART_inst|TX:uut0|state.bit6                           ; UART:UART_inst|TX:uut0|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.465 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.730      ;
; 0.482 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.748      ;
; 0.580 ; UART:UART_inst|TX:uut0|state.stop                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.846      ;
; 0.584 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.848      ;
; 0.586 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.850      ;
; 0.597 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.863      ;
; 0.601 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.865      ;
; 0.602 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|Rx_data[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|Rx_data[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.609 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.873      ;
; 0.622 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; UART:UART_inst|TX:uut0|state.bit2                           ; UART:UART_inst|TX:uut0|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; UART:UART_inst|TX:uut0|state.bit5                           ; UART:UART_inst|TX:uut0|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.624 ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.888      ;
; 0.624 ; UART:UART_inst|TX:uut0|state.bit1                           ; UART:UART_inst|TX:uut0|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.889      ;
; 0.625 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.889      ;
; 0.625 ; UART:UART_inst|TX:uut0|state.bit0                           ; UART:UART_inst|TX:uut0|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.891      ;
; 0.627 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.891      ;
; 0.628 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.892      ;
; 0.644 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.649 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.914      ;
; 0.657 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.660 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.675 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.940      ;
; 0.682 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.947      ;
; 0.687 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.689 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.954      ;
; 0.690 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.955      ;
; 0.699 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.964      ;
; 0.701 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.966      ;
; 0.719 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.984      ;
; 0.732 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|Txd                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.998      ;
; 0.735 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.769 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.779 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.044      ;
; 0.790 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.798 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.844 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.108      ;
; 0.893 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.158      ;
; 0.909 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.174      ;
; 0.917 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.182      ;
; 0.962 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.227      ;
; 0.975 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.242      ;
; 0.981 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.246      ;
; 0.987 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.252      ;
; 0.988 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.254      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|Txd                                  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit0                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit1                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit2                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit3                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit4                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit5                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit6                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit7                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.idle                           ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.start                          ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.stop                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[0]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[1]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[2]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[3]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[4]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[5]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[6]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[7]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[0]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[10]                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[11]                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[12]                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[1]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[2]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[3]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[4]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[5]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[6]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[7]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[8]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[9]                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[13] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[14] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[15] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[12]                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[1]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[2]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[3]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[4]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[5]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[6]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[7]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[8]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[9]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[3]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[4]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[5]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[6]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[7]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[0]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[1]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[2]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[3]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[4]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[5]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[6]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[7]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit2                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit3                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit4                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit5                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit6                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit7                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.idle                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.start                          ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.stop                           ;
; 4.881 ; 5.069        ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.881 ; 5.069        ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.881 ; 5.069        ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 6.818 ; 7.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 4.650 ; 4.998 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 4.377 ; 4.732 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 4.125 ; 4.469 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 4.023 ; 4.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 4.323 ; 4.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 4.307 ; 4.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 4.171 ; 4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 4.650 ; 4.998 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 3.849 ; 4.197 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 3.789 ; 4.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -4.927 ; -5.428 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -3.057 ; -3.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -3.580 ; -3.921 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -3.323 ; -3.644 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -3.240 ; -3.583 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -3.527 ; -3.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -3.511 ; -3.861 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -3.366 ; -3.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -3.841 ; -4.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -3.057 ; -3.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -2.988 ; -3.339 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 6.026  ; 5.893  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 5.556  ; 5.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.822  ; 4.825  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.786  ; 4.696  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.803  ; 4.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 5.556  ; 5.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 4.354  ; 4.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 4.569  ; 4.498  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 4.924  ; 4.855  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 4.883  ; 4.824  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.762  ; 4.767  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 10.037 ; 9.914  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 13.359 ; 13.298 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 5.349  ; 5.220  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 3.743  ; 3.694  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.195  ; 4.196  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.158  ; 4.070  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.174  ; 4.085  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 4.897  ; 4.753  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 3.743  ; 3.694  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 3.950  ; 3.881  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 4.292  ; 4.224  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 4.252  ; 4.194  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.135  ; 4.138  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 9.201  ; 9.082  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 12.444 ; 12.383 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 241.31 MHz ; 241.31 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.856 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.709 ; 0.000         ;
; clock                                                ; 9.887 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.856 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.050      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.899 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.029      ;
; 5.999 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.938      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.043 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.885      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.072 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.856      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.080 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.848      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.118 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.819      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.146 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.784      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.150 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.764      ;
; 6.177 ; UART:UART_inst|TX:uut0|counter[1]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.760      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.194 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.734      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.232 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.696      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.233 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.695      ;
; 6.235 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.693      ;
; 6.235 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.693      ;
; 6.235 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.693      ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.355 ; UART:UART_inst|RX:uut1|Rx_err                               ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART:UART_inst|RX:uut1|state.idle                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.388 ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.629      ;
; 0.393 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.635      ;
; 0.397 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|Rx_data[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|Rx_data[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|Rx_data[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|Rx_data[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|Rx_data[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|Rx_data[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; UART:UART_inst|TX:uut0|state.bit7                           ; UART:UART_inst|TX:uut0|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.417 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; UART:UART_inst|TX:uut0|state.bit4                           ; UART:UART_inst|TX:uut0|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; UART:UART_inst|TX:uut0|state.bit3                           ; UART:UART_inst|TX:uut0|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.420 ; UART:UART_inst|TX:uut0|state.bit6                           ; UART:UART_inst|TX:uut0|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.661      ;
; 0.433 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.437 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.678      ;
; 0.538 ; UART:UART_inst|TX:uut0|state.stop                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.779      ;
; 0.540 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.780      ;
; 0.543 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.783      ;
; 0.551 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|Rx_data[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|Rx_data[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.556 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.798      ;
; 0.556 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.796      ;
; 0.565 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.805      ;
; 0.569 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.812      ;
; 0.570 ; UART:UART_inst|TX:uut0|state.bit2                           ; UART:UART_inst|TX:uut0|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.811      ;
; 0.571 ; UART:UART_inst|TX:uut0|state.bit5                           ; UART:UART_inst|TX:uut0|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.812      ;
; 0.572 ; UART:UART_inst|TX:uut0|state.bit1                           ; UART:UART_inst|TX:uut0|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.813      ;
; 0.573 ; UART:UART_inst|TX:uut0|state.bit0                           ; UART:UART_inst|TX:uut0|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.814      ;
; 0.575 ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.816      ;
; 0.578 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.818      ;
; 0.579 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.819      ;
; 0.581 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.821      ;
; 0.581 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.821      ;
; 0.589 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.594 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.835      ;
; 0.601 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.603 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.620 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.861      ;
; 0.626 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.867      ;
; 0.629 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.870      ;
; 0.631 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.632 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
; 0.645 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.886      ;
; 0.648 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.889      ;
; 0.653 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.894      ;
; 0.666 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|Txd                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.670 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.911      ;
; 0.703 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.944      ;
; 0.716 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.958      ;
; 0.722 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.963      ;
; 0.737 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.978      ;
; 0.783 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.023      ;
; 0.806 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.047      ;
; 0.829 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.070      ;
; 0.844 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.085      ;
; 0.875 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.116      ;
; 0.876 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.117      ;
; 0.882 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.123      ;
; 0.887 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.128      ;
; 0.887 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.128      ;
; 0.890 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.131      ;
; 0.891 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.134      ;
; 0.893 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.134      ;
; 0.894 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.135      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[0]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[10]                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[11]                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[12]                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[1]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[2]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[3]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[4]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[5]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[6]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[7]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[8]                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[9]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[3]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[4]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[5]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[6]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[7]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[0]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[1]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[2]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[3]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[4]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[5]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[6]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[7]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit2                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit3                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit4                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit5                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit6                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit7                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.idle                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.start                          ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.stop                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|Txd                                  ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[0]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[1]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[2]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[3]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[4]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[5]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[6]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[7]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit0                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit1                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit2                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit3                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit4                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit5                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit6                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit7                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.idle                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.start                          ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.stop                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[12]                          ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[1]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[2]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[3]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[4]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[5]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[6]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[7]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[8]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[9]                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse                ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[13] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[14] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[15] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ;
; 4.880 ; 5.066        ; 0.186          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.881 ; 5.067        ; 0.186          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.881 ; 5.067        ; 0.186          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 6.029 ; 6.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 4.057 ; 4.296 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 3.798 ; 4.057 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 3.572 ; 3.808 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 3.472 ; 3.739 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 3.752 ; 4.005 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 3.733 ; 4.002 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 3.614 ; 3.849 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 4.057 ; 4.296 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 3.313 ; 3.560 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 3.242 ; 3.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -4.339 ; -4.661 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -2.611 ; -2.839 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -3.091 ; -3.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -2.860 ; -3.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -2.778 ; -3.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -3.047 ; -3.288 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -3.028 ; -3.285 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -2.900 ; -3.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -3.339 ; -3.567 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -2.611 ; -2.839 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -2.534 ; -2.802 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 5.557  ; 5.353  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 5.128  ; 4.927  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.445  ; 4.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.402  ; 4.286  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.427  ; 4.292  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 5.128  ; 4.927  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 3.993  ; 3.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 4.200  ; 4.107  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 4.549  ; 4.427  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 4.517  ; 4.400  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.388  ; 4.348  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 9.339  ; 8.986  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 12.018 ; 12.334 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 4.935  ; 4.739  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 3.433  ; 3.377  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 3.869  ; 3.832  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 3.825  ; 3.713  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 3.849  ; 3.719  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 4.522  ; 4.328  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 3.433  ; 3.377  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 3.632  ; 3.542  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 3.968  ; 3.850  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 3.937  ; 3.823  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 3.812  ; 3.773  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 8.568  ; 8.229  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 11.186 ; 11.488 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.619 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.781 ; 0.000         ;
; clock                                                ; 9.574 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.619 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 2.308      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.805 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.130      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.809 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.136      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.862 ; UART:UART_inst|RX:uut1|counter[11]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.083      ;
; 7.894 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 2.041      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.895 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.050      ;
; 7.903 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.052      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.933 ; UART:UART_inst|RX:uut1|counter[10]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.012      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.964 ; UART:UART_inst|RX:uut1|counter[0]            ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.983      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.984 ; UART:UART_inst|TX:uut0|counter[5]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.971      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 7.985 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.960      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.001 ; UART:UART_inst|RX:uut1|counter[6]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.944      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.002 ; UART:UART_inst|RX:uut1|counter[4]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.943      ;
; 8.007 ; UART:UART_inst|TX:uut0|counter[1]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.948      ;
; 8.014 ; UART:UART_inst|RX:uut1|counter[9]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.931      ;
; 8.014 ; UART:UART_inst|RX:uut1|counter[9]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.931      ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.182 ; UART:UART_inst|RX:uut1|Rx_err                               ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|state.idle                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|Rx_data[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|Rx_data[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|Rx_data[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|Rx_data[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|Rx_data[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|Rx_data[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; UART:UART_inst|TX:uut0|state.bit7                           ; UART:UART_inst|TX:uut0|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.194 ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.199 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; UART:UART_inst|TX:uut0|state.bit4                           ; UART:UART_inst|TX:uut0|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; UART:UART_inst|TX:uut0|state.bit3                           ; UART:UART_inst|TX:uut0|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; UART:UART_inst|TX:uut0|state.bit6                           ; UART:UART_inst|TX:uut0|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.210 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.223 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.347      ;
; 0.258 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.381      ;
; 0.259 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.382      ;
; 0.261 ; UART:UART_inst|TX:uut0|state.stop                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.385      ;
; 0.264 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|Rx_data[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|Rx_data[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.267 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.390      ;
; 0.269 ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.393      ;
; 0.273 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; UART:UART_inst|TX:uut0|state.bit2                           ; UART:UART_inst|TX:uut0|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; UART:UART_inst|TX:uut0|state.bit5                           ; UART:UART_inst|TX:uut0|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.399      ;
; 0.276 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.399      ;
; 0.277 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.400      ;
; 0.277 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.400      ;
; 0.277 ; UART:UART_inst|TX:uut0|state.bit1                           ; UART:UART_inst|TX:uut0|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; UART:UART_inst|TX:uut0|state.bit0                           ; UART:UART_inst|TX:uut0|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.401      ;
; 0.295 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.421      ;
; 0.301 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.307 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.314 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.438      ;
; 0.317 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.442      ;
; 0.320 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.444      ;
; 0.325 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.449      ;
; 0.328 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.452      ;
; 0.333 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.458      ;
; 0.338 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.462      ;
; 0.338 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|Txd                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.462      ;
; 0.344 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.468      ;
; 0.353 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.477      ;
; 0.353 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.477      ;
; 0.355 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.479      ;
; 0.378 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.501      ;
; 0.404 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.528      ;
; 0.412 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.536      ;
; 0.414 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.538      ;
; 0.444 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.568      ;
; 0.450 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.455 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.581      ;
; 0.458 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.582      ;
; 0.460 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[3]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[4]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[5]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[6]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[7]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[0]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[1]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[2]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[3]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[4]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[5]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[6]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[7]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit2                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit3                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit4                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit5                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit6                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit7                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.idle                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.start                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.stop                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|Txd                                  ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[0]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[10]                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[11]                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[12]                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[1]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[2]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[3]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[4]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[5]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[6]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[7]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[8]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[9]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[0]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[1]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[2]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[3]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[4]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[5]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[6]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[7]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit0                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit1                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit2                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit3                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit4                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit5                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit6                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit7                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.idle                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.start                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.stop                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse                ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[12]                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[1]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[2]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[3]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[4]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[5]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[6]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[7]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[8]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[9]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[13] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[14] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[15] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ;
; 4.816 ; 5.000        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.816 ; 5.000        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.816 ; 5.000        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 3.499 ; 4.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 2.436 ; 3.021 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 2.296 ; 2.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 2.187 ; 2.756 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 2.124 ; 2.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 2.274 ; 2.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 2.270 ; 2.837 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 2.208 ; 2.784 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 2.436 ; 3.021 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 2.045 ; 2.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 2.006 ; 2.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -2.548 ; -3.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -1.640 ; -2.181 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -1.886 ; -2.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -1.776 ; -2.332 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -1.721 ; -2.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -1.865 ; -2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -1.861 ; -2.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -1.796 ; -2.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -2.021 ; -2.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -1.640 ; -2.181 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -1.595 ; -2.131 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 3.010 ; 3.168 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 2.790 ; 2.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 2.494 ; 2.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 2.423 ; 2.501 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 2.421 ; 2.501 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 2.790 ; 2.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 2.218 ; 2.284 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 2.318 ; 2.390 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 2.504 ; 2.601 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 2.484 ; 2.584 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 2.438 ; 2.552 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 5.076 ; 5.501 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 7.587 ; 6.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 2.659 ; 2.812 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 1.899 ; 1.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 2.166 ; 2.270 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 2.096 ; 2.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 2.093 ; 2.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 2.448 ; 2.552 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 1.899 ; 1.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 1.995 ; 2.065 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 2.175 ; 2.267 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 2.154 ; 2.251 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 2.110 ; 2.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 4.645 ; 5.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 7.093 ; 6.483 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.481 ; 0.182 ; N/A      ; N/A     ; 4.705               ;
;  clock                                                ; N/A   ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.481 ; 0.182 ; N/A      ; N/A     ; 4.705               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 6.818 ; 7.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 4.650 ; 4.998 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 4.377 ; 4.732 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 4.125 ; 4.469 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 4.023 ; 4.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 4.323 ; 4.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 4.307 ; 4.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 4.171 ; 4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 4.650 ; 4.998 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 3.849 ; 4.197 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 3.789 ; 4.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -2.548 ; -3.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -1.640 ; -2.181 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -1.886 ; -2.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -1.776 ; -2.332 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -1.721 ; -2.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -1.865 ; -2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -1.861 ; -2.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -1.796 ; -2.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -2.021 ; -2.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -1.640 ; -2.181 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -1.595 ; -2.131 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 6.026  ; 5.893  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 5.556  ; 5.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.822  ; 4.825  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.786  ; 4.696  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.803  ; 4.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 5.556  ; 5.408  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 4.354  ; 4.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 4.569  ; 4.498  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 4.924  ; 4.855  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 4.883  ; 4.824  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.762  ; 4.767  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 10.037 ; 9.914  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 13.359 ; 13.298 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 2.659 ; 2.812 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 1.899 ; 1.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 2.166 ; 2.270 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 2.096 ; 2.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 2.093 ; 2.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 2.448 ; 2.552 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 1.899 ; 1.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 1.995 ; 2.065 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 2.175 ; 2.267 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 2.154 ; 2.251 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 2.110 ; 2.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 4.645 ; 5.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 7.093 ; 6.483 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_err        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; send                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_err        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_err        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_err        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1519     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1519     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Sun Mar 27 10:26:15 2016
Info: Command: quartus_sta UART -c UART
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.481               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.705               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.856               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.709               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.619               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.781               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Sun Mar 27 10:26:33 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:02


