
---------- Begin Simulation Statistics ----------
final_tick                               340532563000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712376                       # Number of bytes of host memory used
host_op_rate                                   290402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   634.36                       # Real time elapsed on the host
host_tick_rate                              536810172                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340533                       # Number of seconds simulated
sim_ticks                                340532563000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.810651                       # CPI: cycles per instruction
system.cpu.discardedOps                          4348                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       461995875                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146829                       # IPC: instructions per cycle
system.cpu.numCycles                        681065126                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       219069251                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5259879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          967                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2643430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5287425                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            352                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658503                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650188                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650483                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649076                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986789                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2712                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81107822                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81107822                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81107860                       # number of overall hits
system.cpu.dcache.overall_hits::total        81107860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5274060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5274060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5274092                       # number of overall misses
system.cpu.dcache.overall_misses::total       5274092                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499908038500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499908038500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499908038500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499908038500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86381882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86381882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86381952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86381952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061055                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94786.187207                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94786.187207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94785.612102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94785.612102                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2638148                       # number of writebacks
system.cpu.dcache.writebacks::total           2638148                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630522                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630522                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2643538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2643538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2643555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2643555                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245491399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245491399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245492905000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245492905000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030603                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92864.713691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92864.713691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92864.686000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92864.686000                       # average overall mshr miss latency
system.cpu.dcache.replacements                2643299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2037359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2037359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    106685500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    106685500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17001.673307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17001.673307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     98075500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     98075500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15752.569868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15752.569868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79070463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79070463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5267785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5267785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499801353000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499801353000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94878.844334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94878.844334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2637312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2637312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245393324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245393324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93046.755181                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93046.755181                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.457143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.457143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1505500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1505500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.242857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.242857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88558.823529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88558.823529                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.945437                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83751483                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2643555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.681385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.945437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89025575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89025575                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070072                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086317                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32043107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32043107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32043107                       # number of overall hits
system.cpu.icache.overall_hits::total        32043107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          440                       # number of overall misses
system.cpu.icache.overall_misses::total           440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34999000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34999000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34999000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34999000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32043547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32043547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32043547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32043547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79543.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79543.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79543.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79543.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          131                       # number of writebacks
system.cpu.icache.writebacks::total               131                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34559000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34559000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78543.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78543.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78543.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78543.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32043107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32043107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32043547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32043547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79543.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79543.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34559000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34559000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78543.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78543.181818                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           262.893356                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32043547                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          72826.243182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   262.893356                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.513464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.513464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32043987                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32043987                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 340532563000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184220346                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   66                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11776                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11842                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  66                       # number of overall hits
system.l2.overall_hits::.cpu.data               11776                       # number of overall hits
system.l2.overall_hits::total                   11842                       # number of overall hits
system.l2.demand_misses::.cpu.inst                374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631779                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               374                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631779                       # number of overall misses
system.l2.overall_misses::total               2632153                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241384432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241417552000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33119500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241384432500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241417552000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2643555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2643995                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2643555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2643995                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.850000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.850000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88554.812834                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91719.111863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91718.662251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88554.812834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91719.111863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91718.662251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627513                       # number of writebacks
system.l2.writebacks::total                   2627513                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 215066335500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 215095715000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 215066335500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 215095715000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.850000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.850000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995519                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78554.812834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81719.150467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81718.700848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78554.812834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81719.150467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81718.700848                       # average overall mshr miss latency
system.l2.replacements                        2628083                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2638148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2638148                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2638148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2638148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5726                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241365741000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241365741000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2637312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2637312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91718.735774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91718.735774                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 215049881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 215049881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81718.735774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81718.735774                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.850000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.850000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88554.812834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88554.812834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          374                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          374                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.850000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.850000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78554.812834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78554.812834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.030915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96847.150259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96847.150259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16454500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16454500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.030114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87523.936170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87523.936170                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4068.513049                       # Cycle average of tags in use
system.l2.tags.total_refs                     5286453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.008394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.034874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.334178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4066.143997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993289                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3315                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13205095                       # Number of tag accesses
system.l2.tags.data_accesses                 13205095                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217263500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328432                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328432                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10271591                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4943226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264296                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255026                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264296                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255026                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.028554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.509728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328427    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328432                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.030070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328400     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328432                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336914944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336321664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    989.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    987.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  340532544000                       # Total gap between requests
system.mem_ctrls.avgGap                      64744.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        47872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336867072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336320192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 140579.801174550230                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 989236004.428745269775                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 987630049.347145676613                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          748                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263548                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255026                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26155000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 202166666750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8252831047750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34966.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38408.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1570464.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        47872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336867072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336914944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        47872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        47872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336321664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336321664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          374                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631774                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632148                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2627513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2627513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       140580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    989236004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        989376584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       140580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       140580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    987634372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       987634372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    987634372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       140580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    989236004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1977010956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264296                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255003                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       328964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       328988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       328818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103487271750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321480000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       202192821750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19658.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38408.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4859435                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4879878                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       779985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   863.138076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   767.885880                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.993993                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1339      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        65432      8.39%      8.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30815      3.95%     12.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        19553      2.51%     15.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15509      1.99%     17.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        26428      3.39%     20.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        50958      6.53%     26.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        28684      3.68%     30.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       541267     69.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       779985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336914944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336320192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              989.376584                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              987.630049                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2785092660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1480308060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18795336000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13716703620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26881280400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  82143008370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61591444800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207393173910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.025968                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157322727750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11371100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171838735250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2784007380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1479735015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791737440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13714412040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26881280400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  82136442540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61596973920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  207384588735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   609.000757                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157337308750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11371100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171824154250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                562                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              218                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631586                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           562                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7892027                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7892027                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673236608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673236608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632148                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26302412500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24388388250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5265661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2637312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2637312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           440                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1011                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7930409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7931420                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        73088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    676057984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              676131072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2628083                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336321664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5272078                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5270759     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1319      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5272078                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 340532563000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7920270500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6608889995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
