(S (NP (NP (NNP Poor) (NNP DRAM) (NN technology) (NN scaling)) (PP (IN over) (NP (NP (DT the) (NN course)) (PP (IN of) (NP (JJ many) (NNS years)))))) (VP (VBZ has) (VP (VBN caused) (S (NP (JJ DRAM-based) (JJ main) (NN memory)) (VP (TO to) (ADVP (RB increasingly)) (VP (VB become) (NP (DT a) (JJR larger) (NN system) (NN bottleneck))))))) (. .))
(S (NP (NP (DT A) (JJ major) (NN reason)) (PP (IN for) (NP (DT the) (NN bottleneck)))) (VP (VBZ is) (SBAR (IN that) (S (NP (NP (NNS data)) (VP (VBD stored) (PP (IN within) (NP (NNP DRAM))))) (VP (MD must) (VP (VB be) (VP (VBN moved) (PP (IN across) (NP (DT a) (JJ pin-limited) (NN memory) (NN channel))) (PP (TO to) (NP (DT the) (NNP CPU))) (SBAR (IN before) (S (NP (DT any) (NN computation)) (VP (MD can) (VP (VB take) (NP (NN place)))))))))))) (. .))
(S (S (NP (DT This)) (VP (VBZ requires) (NP (DT a) (JJ high) (NN latency) (CC and) (NN energy) (NN overhead)))) (, ,) (CC and) (S (NP (DT the) (NNS data)) (ADVP (RB often)) (VP (MD can) (RB not) (VP (VB benefit) (PP (IN from) (NP (NP (VBG caching)) (PP (IN in) (NP (DT the) (NNP CPU))))) (, ,) (S (VP (VBG making) (S (NP (NP (PRP it))) (ADJP (JJ difficult)) (S (VP (TO to) (VP (VB amortize) (NP (DT the) (NN overhead))))))))))) (. .))
(S (NP (JJ Modern) (JJ 3D-stacked) (NNP DRAM) (NNS architectures)) (VP (VBP include) (NP (NP (DT a) (JJ logic) (NN layer)) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (NN compute) (NN logic)) (VP (MD can) (VP (VB be) (VP (VBN integrated) (PP (JJ underneath) (NP (NP (JJ multiple) (NNS layers)) (PP (IN of) (NP (NNP DRAM) (NN cell) (NNS arrays))) (PP (IN within) (NP (DT the) (JJ same) (NN chip)))))))))))) (. .))
(S (NP (NNS Architects)) (VP (MD can) (VP (VB take) (NP (NN advantage)) (PP (IN of) (NP (DT the) (JJ logic) (NN layer))) (S (VP (TO to) (VP (VB perform) (NP (NP (NN processing-in-memory) (PRN (-LRB- -LRB-) (NP (NNP PIM)) (-RRB- -RRB-))) (, ,) (CC or) (NP (JJ near-data) (NN processing)))))))) (. .))
(S (PP (IN In) (NP (DT a) (NNP PIM) (NN architecture))) (, ,) (NP (NP (DT the) (JJ logic) (NN layer)) (PP (IN within) (NP (NNP DRAM)))) (VP (VBZ has) (NP (NP (NN access)) (PP (TO to) (NP (NP (DT the) (JJ high) (JJ internal) (NN bandwidth)) (ADJP (JJ available) (PP (IN within) (NP (JJ 3D-stacked) (NNP DRAM)))) (PRN (-LRB- -LRB-) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (ADJP (RB much) (JJR greater)) (PP (IN than) (NP (NP (DT the) (NN bandwidth)) (ADJP (JJ available) (PP (IN between) (NP (NP (NNP DRAM)) (CC and) (NP (DT the) (NNP CPU))))))))))) (-RRB- -RRB-)))))) (. .))
(S (ADVP (RB Thus)) (, ,) (NP (NNP PIM) (VBZ architectures)) (VP (MD can) (VP (ADVP (RB effectively)) (VB free) (PRT (RP up)) (NP (JJ valuable) (NN memory) (NNS channel) (VBP bandwidth)) (SBAR (IN while) (S (VP (VBG reducing) (NP (NN system) (NN energy) (NN consumption))))))) (. .))
(S (NP (NP (DT A) (NN number)) (PP (IN of) (NP (JJ important) (NNS issues)))) (VP (VB arise) (SBAR (WHADVP (WRB when)) (S (NP (PRP we)) (VP (VBP add) (NP (JJ compute) (NN logic)) (PP (TO to) (NP (NNP DRAM))))))) (. .))
(S (PP (IN In) (NP (JJ particular))) (, ,) (NP (DT the) (NN logic)) (VP (VBZ does) (RB not) (VP (VB have) (NP (NP (JJ low-latency) (NN access)) (PP (TO to) (NP (NP (JJ common) (NNP CPU) (NNS structures)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADJP (JJ essential) (PP (IN for) (NP (JJ modern) (NN application) (NN execution))))))) (, ,) (PP (JJ such) (IN as) (NP (DT the) (NX (NX (JJ virtual) (NN memory)) (CC and) (NN cache) (NN coherence) (NNS mechanisms))))))))) (. .))
(S (S (VP (TO To) (VP (VB ease) (NP (NP (DT the) (JJ widespread) (NN adoption)) (PP (IN of) (NP (NNP PIM))))))) (, ,) (NP (PRP we)) (ADVP (RB ideally)) (VP (MD would) (VP (VB like) (S (VP (TO to) (VP (VB maintain) (NP (NP (JJ traditional) (JJ virtual) (NN memory) (NNS abstractions)) (CC and) (NP (DT the) (JJ shared) (NN memory) (VBG programming) (NN model)))))))) (. .))
(S (NP (DT This)) (VP (VBZ requires) (NP (NP (JJ efficient) (NNS mechanisms)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB provide) (NP (NP (NN logic)) (PP (IN in) (NP (NNP DRAM)))) (PP (IN with) (NP (NP (NN access)) (PP (TO to) (NP (NNP CPU) (NNS structures))))) (PP (IN without) (S (VP (VBG having) (S (VP (TO to) (VP (VB communicate) (ADVP (RB frequently)) (PP (IN with) (NP (DT the) (NNP CPU))))))))))))))) (. .))
(S (PP (TO To) (NP (DT this) (NN end))) (, ,) (NP (PRP we)) (VP (VBP propose) (CC and) (VBP evaluate) (NP (NP (CD two) (JJ general-purpose) (NNS solutions)) (SBAR (WHNP (WDT that)) (S (VP (VBP minimize) (NP (JJ unnecessary) (JJ off-chip) (NN communication)) (PP (IN for) (NP (NNP PIM) (NNS architectures)))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (DT both) (NNS mechanisms)) (VP (VBP improve) (NP (NP (DT the) (NX (NX (NN performance)) (CC and) (NX (NN energy) (NN consumption)))) (PP (IN of) (NP (JJ many) (JJ important) (JJ memory-intensive) (NNS applications)))))))) (. .))
