{
  "name": "Raushan Kumar Singh (2023-27)",
  "location": "Patna Bihar",
  "branch": "ECE",
  "bio": "Sophomore at RGIPT | VLSI Enthusiast | |Merit Cum Means scholarship Awardee | Verilog | Skilled in C, C++, Python | Finalist(Mesmerize) at Techfest,IIT Bombay",
  "avatar": "https://media.licdn.com/dms/image/v2/D5603AQHSWlSoenRJMQ/profile-displayphoto-shrink_400_400/B56ZVnz9ZmHEAo-/0/1741203430999?e=1752105600&v=beta&t=fcfxlFZ6fG1qlnaA_PWKbIZ0d2IZE4vOuemRXycjj34",
  "portfolio": "#",
  "skills": [
    "VLSI",
    "AutoCAD",
    "C(Programming Language)",
    "C++",
    "Python",
    "HTML",
    "CSS",
    "Digital Electronics",
    "HDL programming",
    "Verilog",
    "Circuit Design",
    "Analog Circuit Design",
    "Digital Circuit Design"
  ],
  "social": {
    "LinkedIn": "https://www.linkedin.com/in/raushan-kumar-singh-7796a62a7",
    "Instagram": "https://www.instagram.com/raushansingh2603/",
    "Email": "rkumarsingh161@gmail.com"
  }
}
