<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472/NUC442 BSP: PWM_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC472/NUC442 BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PWM_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac2c901e81cfb5c40d77de799ea903246"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac2c901e81cfb5c40d77de799ea903246">CLKPSC</a></td></tr>
<tr class="separator:ac2c901e81cfb5c40d77de799ea903246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4c6580a6e99fbd6faf507f730c2ec3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#abc4c6580a6e99fbd6faf507f730c2ec3">CLKDIV</a></td></tr>
<tr class="separator:abc4c6580a6e99fbd6faf507f730c2ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5218f3d6ce38a982289ba890e94ebc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0a5218f3d6ce38a982289ba890e94ebc">CTL</a></td></tr>
<tr class="separator:a0a5218f3d6ce38a982289ba890e94ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7f5b36f0706a962d37d3bfe980519a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a8b7f5b36f0706a962d37d3bfe980519a">CNTEN</a></td></tr>
<tr class="separator:a8b7f5b36f0706a962d37d3bfe980519a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7444da54903dabace02baacc7391bb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0f7444da54903dabace02baacc7391bb">PERIOD</a> [6]</td></tr>
<tr class="separator:a0f7444da54903dabace02baacc7391bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0157441b8a882400592a26a19dd6ebd8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a0157441b8a882400592a26a19dd6ebd8">CMPDAT</a> [6]</td></tr>
<tr class="separator:a0157441b8a882400592a26a19dd6ebd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5461a0e82f526abd8f5ca2e60b83f9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aaf5461a0e82f526abd8f5ca2e60b83f9">CNT</a> [6]</td></tr>
<tr class="separator:aaf5461a0e82f526abd8f5ca2e60b83f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd759368745f7ed4efc5fd498a6f3a6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#adcd759368745f7ed4efc5fd498a6f3a6">MSKEN</a></td></tr>
<tr class="separator:adcd759368745f7ed4efc5fd498a6f3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d16f35472d1b66e3b1595b082ee0461"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a4d16f35472d1b66e3b1595b082ee0461">MSK</a></td></tr>
<tr class="separator:a4d16f35472d1b66e3b1595b082ee0461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1392cfa1ca77df4619334c2f8133a9f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae1392cfa1ca77df4619334c2f8133a9f">DTCTL</a></td></tr>
<tr class="separator:ae1392cfa1ca77df4619334c2f8133a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4459f3514c236b66bfa6ac3aec2cc94"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af4459f3514c236b66bfa6ac3aec2cc94">TRGADCTL</a></td></tr>
<tr class="separator:af4459f3514c236b66bfa6ac3aec2cc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c29607287f47eca48c29d3046e2722"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a55c29607287f47eca48c29d3046e2722">TRGADCSTS</a></td></tr>
<tr class="separator:a55c29607287f47eca48c29d3046e2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b53247ddc0ba63aa01fa93d73f5e1ed"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2b53247ddc0ba63aa01fa93d73f5e1ed">BRKCTL</a></td></tr>
<tr class="separator:a2b53247ddc0ba63aa01fa93d73f5e1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed3ca3aff574c544ea2d005badf39b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a88ed3ca3aff574c544ea2d005badf39b">INTCTL</a></td></tr>
<tr class="separator:a88ed3ca3aff574c544ea2d005badf39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fbc063a076e84e9b8f17ebcee04879e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a1fbc063a076e84e9b8f17ebcee04879e">INTEN</a></td></tr>
<tr class="separator:a1fbc063a076e84e9b8f17ebcee04879e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac535addafa0eb3c00a1fba2f4d845451"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac535addafa0eb3c00a1fba2f4d845451">INTSTS</a></td></tr>
<tr class="separator:ac535addafa0eb3c00a1fba2f4d845451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f67a013b10cb1eaa23348156c5b3171"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a2f67a013b10cb1eaa23348156c5b3171">POEN</a></td></tr>
<tr class="separator:a2f67a013b10cb1eaa23348156c5b3171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add90a09a831b62d48dd09b92395997cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#add90a09a831b62d48dd09b92395997cb">CAPCTL</a></td></tr>
<tr class="separator:add90a09a831b62d48dd09b92395997cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6498bfe0f0dfcc575091d9fe421225"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aad6498bfe0f0dfcc575091d9fe421225">CAPINEN</a></td></tr>
<tr class="separator:aad6498bfe0f0dfcc575091d9fe421225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69efb9f4d66cf8c88ac4f1cb9bdf69f2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a69efb9f4d66cf8c88ac4f1cb9bdf69f2">CAPSTS</a></td></tr>
<tr class="separator:a69efb9f4d66cf8c88ac4f1cb9bdf69f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1c8231f3aa3997ee8c1053fd540e2c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3f1c8231f3aa3997ee8c1053fd540e2c">RCAPDAT0</a></td></tr>
<tr class="separator:a3f1c8231f3aa3997ee8c1053fd540e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8b0adf3527c529b70fa247b06bc102"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#aae8b0adf3527c529b70fa247b06bc102">FCAPDAT0</a></td></tr>
<tr class="separator:aae8b0adf3527c529b70fa247b06bc102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9237efa752d55b420640336bea457c2e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a9237efa752d55b420640336bea457c2e">RCAPDAT1</a></td></tr>
<tr class="separator:a9237efa752d55b420640336bea457c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7f221559b917cdcd75b238d88b036f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#afe7f221559b917cdcd75b238d88b036f">FCAPDAT1</a></td></tr>
<tr class="separator:afe7f221559b917cdcd75b238d88b036f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d300fe1c66234a7c5f0755eff302b96"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3d300fe1c66234a7c5f0755eff302b96">RCAPDAT2</a></td></tr>
<tr class="separator:a3d300fe1c66234a7c5f0755eff302b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d8bd217fdc2af5ef013634986c47fa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ac8d8bd217fdc2af5ef013634986c47fa">FCAPDAT2</a></td></tr>
<tr class="separator:ac8d8bd217fdc2af5ef013634986c47fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05652be1dc7c393af3c33f18bfe70e4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ad05652be1dc7c393af3c33f18bfe70e4">RCAPDAT3</a></td></tr>
<tr class="separator:ad05652be1dc7c393af3c33f18bfe70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952a37eb115930fa70745f989b0429da"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a952a37eb115930fa70745f989b0429da">FCAPDAT3</a></td></tr>
<tr class="separator:a952a37eb115930fa70745f989b0429da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a44c444e0bdc2ed1ae2db70273cf661"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a3a44c444e0bdc2ed1ae2db70273cf661">RCAPDAT4</a></td></tr>
<tr class="separator:a3a44c444e0bdc2ed1ae2db70273cf661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ca0c678e93e96877ee4a632871a719"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#ae0ca0c678e93e96877ee4a632871a719">FCAPDAT4</a></td></tr>
<tr class="separator:ae0ca0c678e93e96877ee4a632871a719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005fa275f6f91b33f0bd5db62bedf785"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a005fa275f6f91b33f0bd5db62bedf785">RCAPDAT5</a></td></tr>
<tr class="separator:a005fa275f6f91b33f0bd5db62bedf785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10cbd624f3c66cb0f65210e9126734e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#af10cbd624f3c66cb0f65210e9126734e">FCAPDAT5</a></td></tr>
<tr class="separator:af10cbd624f3c66cb0f65210e9126734e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49beb87b89a44a5107cf60dbbbe6c3db"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_m___t.html#a49beb87b89a44a5107cf60dbbbe6c3db">SBS</a> [6]</td></tr>
<tr class="separator:a49beb87b89a44a5107cf60dbbbe6c3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup PWM Pulse Width Modulation Controller(PWM)
Memory Mapped Structure for PWM Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19041">19041</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a2b53247ddc0ba63aa01fa93d73f5e1ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b53247ddc0ba63aa01fa93d73f5e1ed">&#9670;&nbsp;</a></span>BRKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::BRKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>BRKCTL </h1>
<h2>Offset: 0x6C PWM Brake Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">BRKP0EN  </td><td class="markdownTableBodyLeft">Brake0 Function Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake0 detect function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake0 detect function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">BRK0NFDIS  </td><td class="markdownTableBodyLeft">PWM Brake 0 Noise Filter Disable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM Brake 0 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM Brake 0 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">BRK0INV  </td><td class="markdownTableBodyLeft">Inverse BKP0 State   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin BKPx0 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin BKPx0 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:7]  </td><td class="markdownTableBodyCenter">BRK0NFSEL  </td><td class="markdownTableBodyLeft">Brake 0 (BKPx0 Pin) Edge Detector Filter Clock Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Filter clock = HCLK.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Filter clock = HCLK/2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Filter clock = HCLK/4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Filter clock = HCLK/16.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]  </td><td class="markdownTableBodyCenter">BRKP1EN  </td><td class="markdownTableBodyLeft">Brake1 Function Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake1 function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake1 function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]  </td><td class="markdownTableBodyCenter">BRK1NFDIS  </td><td class="markdownTableBodyLeft">PWM Brake 1 Noise Filter Disable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM Brake 1 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM Brake 1 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">BRK1INV  </td><td class="markdownTableBodyLeft">Inverse BKP1 State   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin BKPx1 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin BKPx1 is passed to the negative edge detector.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12:13]  </td><td class="markdownTableBodyCenter">BK1SEL  </td><td class="markdownTableBodyLeft">Brake Function 1 Source Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = From external pin BKP1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = From analog comparator 0 output (CPO0).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = From analog comparator 1 output (CPO1).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:15]  </td><td class="markdownTableBodyCenter">BRK1NFSEL  </td><td class="markdownTableBodyLeft">Brake 1 (BKPx1 Pin) Edge Detector Filter Clock Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Filter clock = HCLK.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Filter clock = HCLK/2.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Filter clock = HCLK/4.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Filter clock = HCLK/16.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">CPO0BKEN  </td><td class="markdownTableBodyLeft">CPO0 Digital Output As Brake0 Source Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CPO0 as one brake source in Brake 0 Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CPO0 as one brake source in Brake 0 Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]  </td><td class="markdownTableBodyCenter">CPO1BKEN  </td><td class="markdownTableBodyLeft">CPO1 Digital Output As Brake 0 Source Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CPO1 as one brake source in Brake 0 Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CPO1 as one brake source in Brake 0 Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]  </td><td class="markdownTableBodyCenter">CPO2BKEN  </td><td class="markdownTableBodyLeft">CPO2 Digital Output As Brake 0 Source Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CPO2 as one brake source in Brake 0 Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CPO2 as one brake source in Brake 0 Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]  </td><td class="markdownTableBodyCenter">LVDBKEN  </td><td class="markdownTableBodyLeft">Low-Level Detection Trigger PWM Brake Function 1 Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function 1 triggered by Low-level detection Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function 1 triggered by Low-level detection Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">BKOD  </td><td class="markdownTableBodyLeft">PWM Brake Output Data Register   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output low when fault brake conditions asserted.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output high when fault brake conditions asserted.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19410">19410</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="add90a09a831b62d48dd09b92395997cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add90a09a831b62d48dd09b92395997cb">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CAPCTL </h1>
<h2>Offset: 0x80 PWM Capture Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">CAPEN  </td><td class="markdownTableBodyLeft">Capture Function Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT and FCAPDAT will not be updated.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the PWM counter value and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">CAPINV  </td><td class="markdownTableBodyLeft">Capture Inverter Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16:21]  </td><td class="markdownTableBodyCenter">RCRLDEN  </td><td class="markdownTableBodyLeft">Rising Latch Reload Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising latch reload counter Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising latch reload counter Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">FCRLDEN  </td><td class="markdownTableBodyLeft">Falling Latch Reload Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling latch reload counter Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling latch   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">reload counter Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19542">19542</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="aad6498bfe0f0dfcc575091d9fe421225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6498bfe0f0dfcc575091d9fe421225">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CAPINEN </h1>
<h2>Offset: 0x84 PWM Capture Input Enable Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">CAPINEN  </td><td class="markdownTableBodyLeft">Capture Input Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Channel capture input path Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM channel capture function is always regarded as 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM Channel capture input path Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM channel capture function comes from correlative multifunction pin.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19558">19558</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a69efb9f4d66cf8c88ac4f1cb9bdf69f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69efb9f4d66cf8c88ac4f1cb9bdf69f2">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CAPSTS </h1>
<h2>Offset: 0x88 PWM Capture Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">CRIFOV  </td><td class="markdownTableBodyLeft">Rising Latch Interrupt Flag Overrun Status   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">FLIFOV  </td><td class="markdownTableBodyLeft">Falling Latch Interrupt Flag Overrun Status   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19574">19574</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="abc4c6580a6e99fbd6faf507f730c2ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4c6580a6e99fbd6faf507f730c2ec3">&#9670;&nbsp;</a></span>CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CLKDIV </h1>
<h2>Offset: 0x04 PWM Clock Divide Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:2]  </td><td class="markdownTableBodyCenter">CLKDIV0  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Divide For PWMx_CH0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Table is the same as CLKDIV5)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:6]  </td><td class="markdownTableBodyCenter">CLKDIV1  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Divide For PWMx_CH1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Table is the same as CLKDIV5)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:10]  </td><td class="markdownTableBodyCenter">CLKDIV2  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Divide For PWMx_CH2   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Table is the same as CLKDIV5)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12:14]  </td><td class="markdownTableBodyCenter">CLKDIV3  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Divide For PWMx_CH3   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Table is the same as CLKDIV5)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16:18]  </td><td class="markdownTableBodyCenter">CLKDIV4  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Divide For PWMx_CH4   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Table is the same as CLKDIV5)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20:22]  </td><td class="markdownTableBodyCenter">CLKDIV5  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Divide For PWMx_CH5   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is decided by clock pre-scalar and clock divider.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM counter has independent clock divider control register and the divided value is listed in the table below:.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = 2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 8.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 16.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19095">19095</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="ac2c901e81cfb5c40d77de799ea903246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c901e81cfb5c40d77de799ea903246">&#9670;&nbsp;</a></span>CLKPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CLKPSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CLKPSC </h1>
<h2>Offset: 0x00 PWM Clock Prescale Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:7]  </td><td class="markdownTableBodyCenter">CLKPSC01  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Prescale For PWM Pair Of Channel 0 And Channel 1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is decided by clock pre-scalar and clock divider.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter base-clock prescaler.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is divided by (CLKPSC01 + 1).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the value of CLKPSC01 is zero, the base-clock prescaler will stop output clock and corresponding PWM counter will also stop.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">CLKPSC23  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Prescale For PWM Pair Of Channel 2 And Channel 3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is decided by clock pre-scalar and clock divider.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter base-clock prescaler.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is divided by (CLKPSC23 + 1).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the value of CLKPSC23 is zero, the base-clock prescaler will stop output clock and corresponding PWM counter will also stop.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16:23]  </td><td class="markdownTableBodyCenter">CLKPSC45  </td><td class="markdownTableBodyLeft">PWM Counter Base-Clock Prescale For PWM Pair Of Channel 4 And Channel 5   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is decided by clock pre-scalar and clock divider.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter base-clock prescaler.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The base-clock of PWM counter is divided by (CLKPSC45 + 1).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the value of CLKPSC45 is zero, the base-clock prescaler will stop output clock and corresponding PWM counter will also stop.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19067">19067</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a0157441b8a882400592a26a19dd6ebd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0157441b8a882400592a26a19dd6ebd8">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CMPDAT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CMPDAT </h1>
<h2>Offset: 0x28 ~0x3C PWM Comparator Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">CMP  </td><td class="markdownTableBodyLeft">PWM Duty Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMP determines the PWM duty.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(PERIOD+1)]; where xy, could be 01, 23 or, 45, depends on selected PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Edge-aligned mode:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Duty ratio = (CMP+1)/(PERIOD+1).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &gt;= PERIOD: PWM output is always high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &lt; PERIOD: PWM low width = (PERIOD-CMP) unit; PWM high width = (CMP+1) unit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP = 0: PWM low width = (PERIOD) unit; PWM high width = 1 unit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Center-aligned mode:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Duty ratio = [(2 x CMP) + 1]/[2 x (PERIOD+1)].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &gt; PERIOD: PWM output is always high.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &lt;= PERIOD: PWM low width = 2 x (PERIOD-CMP) + 1 unit; PWM high width = (2 x CMP) + 1 unit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP = 0: PWM low width = 2 x PERIOD + 1 unit; PWM high width = 1 unit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Unit = one PWM clock cycle).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Any write to CMP will take effect in next PWM cycle.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19207">19207</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="aaf5461a0e82f526abd8f5ca2e60b83f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5461a0e82f526abd8f5ca2e60b83f9">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::CNT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CNT </h1>
<h2>Offset: 0x40 ~ 0x54 PWM Data Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">CNT  </td><td class="markdownTableBodyLeft">PWM Data Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can monitor CNT to know the current value in 16-bit down counter.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is recommended that read this register when PWM engine clock is source from system clock, otherwise a transition value of PWM counter may be read.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19220">19220</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a8b7f5b36f0706a962d37d3bfe980519a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b7f5b36f0706a962d37d3bfe980519a">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CNTEN </h1>
<h2>Offset: 0x0C PWM Counter Enable Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">CNTEN  </td><td class="markdownTableBodyLeft">PWM Counter Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Counter Stop Running.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM Counter Start Running.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19154">19154</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a0a5218f3d6ce38a982289ba890e94ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5218f3d6ce38a982289ba890e94ebc">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CTL </h1>
<h2>Offset: 0x08 PWM Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">CMPINV  </td><td class="markdownTableBodyLeft">PWM Comparator Output Inverter Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CMPINV is set to high, the PWM comparator output signals will be inversed,   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Comparator output inverter Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Comparator output inverter Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit control corresponding PWM channel   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">OUTMODE  </td><td class="markdownTableBodyLeft">PWM Output Mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls the output mode of PWM   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output at independent mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output at complementary mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">GROUPEN  </td><td class="markdownTableBodyLeft">Group Mode Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The signals timing of each PWM channel are independent.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Unify the signals timing of PWM0, PWM2 and PWM4 in the same phase which is controlled by PWM0 and unify the signals timing of PWM1, PWM3 and PWM5 in the same phase which is controlled by PWM1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">PINV  </td><td class="markdownTableBodyLeft">PWM Output Polar Inverse Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of PWM output   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output polar inverse Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output polar inverse Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]  </td><td class="markdownTableBodyCenter">SYNCEN  </td><td class="markdownTableBodyLeft">Synchronous Mode Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The signals timing of each PWM channel are independent.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Unify the signals timing of PWM0 and PWM1 in the same phase which is controlled by PWM0 and so as another two PWM pair.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If Group and Synchronous mode are enabled simultaneously, the Synchronous mode will be inactive.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16:21]  </td><td class="markdownTableBodyCenter">CNTMODE  </td><td class="markdownTableBodyLeft">PWM Counter Operation Mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM counter working as One-shot mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM counter working as Auto-reload mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit control corresponding PWM channel   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If there is a transition at this bit, it will cause PWM_PERIODn and PWM_CMPDATn be cleared.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">CNTTYPE  </td><td class="markdownTableBodyLeft">PWM Counter Operation Aligned Type   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM counter operating as Edge-aligned type.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM counter operating as Center-aligned type.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit control corresponding PWM channel   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]  </td><td class="markdownTableBodyCenter">DBGTRIOFF  </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable Control (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects PWM output.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM pin will be forced as tri-state while ICE debug mode acknowledged.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM pin will keep output no matter ICE debug mode acknowledged or not.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19140">19140</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="ae1392cfa1ca77df4619334c2f8133a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1392cfa1ca77df4619334c2f8133a9f">&#9670;&nbsp;</a></span>DTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::DTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>DTCTL </h1>
<h2>Offset: 0x60 PWM Dead-zone Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:7]  </td><td class="markdownTableBodyCenter">DTCNT01  </td><td class="markdownTableBodyLeft">Dead-Zone Interval For PWM Pair Of Channel 0 And Channel 1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These 8-bit determine the Dead-zone length.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The unit time of Dead-zone length is received from corresponding PWM_CLKDIV.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]  </td><td class="markdownTableBodyCenter">DTCNT23  </td><td class="markdownTableBodyLeft">Dead-Zone Interval For PWM Pair Of Channel 2 And Channel 3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These 8-bit determine the Dead-zone length.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The unit time of Dead-zone length is received from corresponding PWM_CLKDIV.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16:23]  </td><td class="markdownTableBodyCenter">DTCNT45  </td><td class="markdownTableBodyLeft">Dead-Zone Interval For PWM Pair Of Channel 4 And Channel 5   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These 8-bit determine the Dead-zone length.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The unit time of Dead-zone length is received from corresponding PWM_CLKDIV.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24:25]  </td><td class="markdownTableBodyCenter">DTDIV  </td><td class="markdownTableBodyLeft">Dead-Zone Generator Divider   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Dead-zone clock equal to PWM base clock divide 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Dead-zone clock equal to PWM base clock divide 2.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Dead-zone clock equal to PWM base clock divide 4.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Dead-zone clock equal to PWM base clock divide 8.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]  </td><td class="markdownTableBodyCenter">DTEN01  </td><td class="markdownTableBodyLeft">Dead-Zone Enable Control For PWM Pair Of Channel 0 And Channel 1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-zone insertion is only active when this pair of complementary PWM is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If Dead-zone insertion is inactive, the outputs of pin pair are complementary without any delay.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-zone insertion Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-zone insertion Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]  </td><td class="markdownTableBodyCenter">DTEN23  </td><td class="markdownTableBodyLeft">Dead-Zone Enable Control For PWM Pair Of Channel 2 And Channel 3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-zone insertion is only active when this pair of complementary PWM is enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If Dead-zone insertion is inactive, the outputs of pin pair are complementary without any delay.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-zone insertion Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-zone insertion Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]  </td><td class="markdownTableBodyCenter">DTEN45  </td><td class="markdownTableBodyLeft">Dead-Zone Enable Control For PWM Pair Of Channel 4 And Channel 5   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-zone insertion is only active when this pair of complementary PWM is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If Dead-zone insertion is inactive, the outputs of pin pair are complementary without any delay.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-zone insertion Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-zone insertion Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19290">19290</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="aae8b0adf3527c529b70fa247b06bc102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8b0adf3527c529b70fa247b06bc102">&#9670;&nbsp;</a></span>FCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::FCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>FCAPDAT0 </h1>
<h2>Offset: 0x94 PWM Capture Falling Latch Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">Capture Falling Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has Falling transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19602">19602</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="afe7f221559b917cdcd75b238d88b036f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7f221559b917cdcd75b238d88b036f">&#9670;&nbsp;</a></span>FCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::FCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>FCAPDAT1 </h1>
<h2>Offset: 0x9C PWM Capture Falling Latch Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">Capture Falling Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has Falling transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19626">19626</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="ac8d8bd217fdc2af5ef013634986c47fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d8bd217fdc2af5ef013634986c47fa">&#9670;&nbsp;</a></span>FCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::FCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>FCAPDAT2 </h1>
<h2>Offset: 0xA4 PWM Capture Falling Latch Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">Capture Falling Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has Falling transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19650">19650</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a952a37eb115930fa70745f989b0429da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952a37eb115930fa70745f989b0429da">&#9670;&nbsp;</a></span>FCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::FCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>FCAPDAT3 </h1>
<h2>Offset: 0xAC PWM Capture Falling Latch Register 3 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">Capture Falling Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has Falling transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19674">19674</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="ae0ca0c678e93e96877ee4a632871a719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ca0c678e93e96877ee4a632871a719">&#9670;&nbsp;</a></span>FCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::FCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>FCAPDAT4 </h1>
<h2>Offset: 0xB4 PWM Capture Falling Latch Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">Capture Falling Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has Falling transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19698">19698</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="af10cbd624f3c66cb0f65210e9126734e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10cbd624f3c66cb0f65210e9126734e">&#9670;&nbsp;</a></span>FCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::FCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>FCAPDAT5 </h1>
<h2>Offset: 0xBC PWM Capture Falling Latch Register 5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">FCAPDAT  </td><td class="markdownTableBodyLeft">Capture Falling Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has Falling transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19722">19722</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a88ed3ca3aff574c544ea2d005badf39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ed3ca3aff574c544ea2d005badf39b">&#9670;&nbsp;</a></span>INTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::INTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>INTCTL </h1>
<h2>Offset: 0x70 PWM Interrupt Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">PINTTYPE  </td><td class="markdownTableBodyLeft">PWM Period Interrupt Type Selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PIF[n] will be set if PWM counter underflow.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PIF[n] will be set if PWM counter matches PWM_PERIODn register.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when PWM counter operating in Edge-aligned type.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">DINTTYPE  </td><td class="markdownTableBodyLeft">PWM Duty Interrupt Type Selection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = DIF[n] will be set if PWM counter matches PWM_CMPDATn register during down counting.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = DIF[n] will be set if PWM counter matches PWM_CMPDATn register during up counting.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when PWM counter operating in Edge-aligned type.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19430">19430</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a1fbc063a076e84e9b8f17ebcee04879e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fbc063a076e84e9b8f17ebcee04879e">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>INTEN </h1>
<h2>Offset: 0x74 PWM Interrupt Enable Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">PIEN  </td><td class="markdownTableBodyLeft">PWM Period Interrupt Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period interrupt Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period interrupt Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">BRKIEN  </td><td class="markdownTableBodyLeft">Brake0 And Brak1 Interrupt Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabling flags BFK0 and BFK1 to trigger PWM interrupt.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabling flags BRKIF0 and BRKIF1 can trigger PWM interrupt.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">DIEN  </td><td class="markdownTableBodyLeft">PWM Duty Interrupt Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Duty interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Duty interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16:21]  </td><td class="markdownTableBodyCenter">RLIEN  </td><td class="markdownTableBodyLeft">Rising Latch Interrupt Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising latch interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising latch interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">FLIEN  </td><td class="markdownTableBodyLeft">Falling Latch Interrupt Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling latch interrupt Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling latch interrupt Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19459">19459</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="ac535addafa0eb3c00a1fba2f4d845451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac535addafa0eb3c00a1fba2f4d845451">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>INTSTS </h1>
<h2>Offset: 0x78 PWM Interrupt Flag Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">PIF  </td><td class="markdownTableBodyLeft">PWM Period Interrupt Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM counter reaches the requirement condition of interrupt (depending on PINTTYPE (PWM_INTCTL[n]) ).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">BRKIF0  </td><td class="markdownTableBodyLeft">PWM Brake0 Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Brake 0 is able to poll falling signal at BKP0 and has not recognized any one.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM Brake 0 detects a falling signal at BKP0, this flag will be set to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit must be cleared by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">BRKIF1  </td><td class="markdownTableBodyLeft">PWM Brake1 Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Brake 1 is able to poll falling signal at BKP1 and has not recognized any one.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM Brake 1 detects a falling signal at pin BKP1, this flag will be set to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit must be cleared by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">DIF  </td><td class="markdownTableBodyLeft">PWM Duty Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when channel 0 PWM counter down count and reaches CMP0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can clear this bit by writing 1 to it.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If CMP is equal to PERIOD, this flag is not working in edge-aligned type selection.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]  </td><td class="markdownTableBodyCenter">BRKLK0  </td><td class="markdownTableBodyLeft">PWM Brake0 Locked   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 state is released.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM Brake detects a falling signal at BKP0, this flag will be set to high to indicate the Brake0 state is locked.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit must be cleared by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16:21]  </td><td class="markdownTableBodyCenter">CRLIF  </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit must be cleared by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]  </td><td class="markdownTableBodyCenter">BRKSTS0  </td><td class="markdownTableBodyLeft">Brake 0 Status (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM had been out of Brake 0 state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM is in Brake 0 state.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">BRKSTS1  </td><td class="markdownTableBodyLeft">Brake 1 Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM had been out of Brake 1 state.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM is in Brake 1 state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">CFLIF  </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit must be cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19502">19502</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a4d16f35472d1b66e3b1595b082ee0461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d16f35472d1b66e3b1595b082ee0461">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>MSK </h1>
<h2>Offset: 0x5C PWM Mask Data Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">MSKDAT  </td><td class="markdownTableBodyLeft">PWM Mask Data Bit:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of PWMn output pin, if corresponding mask function is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to PWMn.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to PWMn.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19251">19251</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="adcd759368745f7ed4efc5fd498a6f3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd759368745f7ed4efc5fd498a6f3a6">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>MSKEN </h1>
<h2>Offset: 0x58 PWM Mask Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">MSKEN  </td><td class="markdownTableBodyLeft">PWM Mask Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM output signal will be masked when this bit is enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding PWMn channel will be output with MSKDAT data.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output signal is non-masked.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output signal is masked and output with MSKDAT data.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19236">19236</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a0f7444da54903dabace02baacc7391bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f7444da54903dabace02baacc7391bb">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::PERIOD[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>PERIOD </h1>
<h2>Offset: 0x10 ~ 0x24 PWM Counter Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">PERIOD  </td><td class="markdownTableBodyLeft">PWM Period Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PERIOD determines the PWM period.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(PERIOD+1)]; where xy, could be 01, 23 or 45, depends on selected PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Edge-aligned mode:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Duty ratio = (CMP+1)/(PERIOD+1).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &gt;= PERIOD: PWM output is always high.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &lt; PERIOD: PWM low width = (PERIOD-CMP) unit; PWM high width = (CMP+1) unit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP = 0: PWM low width = (PERIOD) unit; PWM high width = 1 unit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Center-aligned mode:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l Duty ratio = [(2 x CMP) + 1]/[2 x (PERIOD+1)].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &gt; PERIOD: PWM output is always high.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP &lt;= PERIOD: PWM low width = 2 x (PERIOD-CMP) + 1 unit; PWM high width = (2 x CMP) + 1 unit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">l CMP = 0: PWM low width = 2 x PERIOD + 1 unit; PWM high width = 1 unit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Unit = one PWM clock cycle).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Any write to PERIOD will take effect in next PWM cycle.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When PWM operating at center-aligned type, PERIOD value should be set between 0x0000 to 0xFFFE.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If PERIOD equal to 0xFFFF, the PWM will work unpredictable.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: When PERIOD value is set to 0, PWM output is always high.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19182">19182</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a2f67a013b10cb1eaa23348156c5b3171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f67a013b10cb1eaa23348156c5b3171">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>POEN </h1>
<h2>Offset: 0x7C PWM Output Enable Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">POEN  </td><td class="markdownTableBodyLeft">PWM Pin Output Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM pin at tri-state.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM pin in output mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19516">19516</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a3f1c8231f3aa3997ee8c1053fd540e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1c8231f3aa3997ee8c1053fd540e2c">&#9670;&nbsp;</a></span>RCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RCAPDAT0 </h1>
<h2>Offset: 0x90 PWM Capture Rising Latch Register 0 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">Capture Rising Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has rising transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19590">19590</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a9237efa752d55b420640336bea457c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9237efa752d55b420640336bea457c2e">&#9670;&nbsp;</a></span>RCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RCAPDAT1 </h1>
<h2>Offset: 0x98 PWM Capture Rising Latch Register 1 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">Capture Rising Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has rising transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19614">19614</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a3d300fe1c66234a7c5f0755eff302b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d300fe1c66234a7c5f0755eff302b96">&#9670;&nbsp;</a></span>RCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RCAPDAT2 </h1>
<h2>Offset: 0xA0 PWM Capture Rising Latch Register 2 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">Capture Rising Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has rising transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19638">19638</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="ad05652be1dc7c393af3c33f18bfe70e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05652be1dc7c393af3c33f18bfe70e4">&#9670;&nbsp;</a></span>RCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RCAPDAT3 </h1>
<h2>Offset: 0xA8 PWM Capture Rising Latch Register 3 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">Capture Rising Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has rising transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19662">19662</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a3a44c444e0bdc2ed1ae2db70273cf661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a44c444e0bdc2ed1ae2db70273cf661">&#9670;&nbsp;</a></span>RCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RCAPDAT4 </h1>
<h2>Offset: 0xB0 PWM Capture Rising Latch Register 4 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">Capture Rising Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has rising transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19686">19686</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a005fa275f6f91b33f0bd5db62bedf785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005fa275f6f91b33f0bd5db62bedf785">&#9670;&nbsp;</a></span>RCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>RCAPDAT5 </h1>
<h2>Offset: 0xB8 PWM Capture Rising Latch Register 5 </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:15]  </td><td class="markdownTableBodyCenter">RCAPDAT  </td><td class="markdownTableBodyLeft">Capture Rising Latch Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Latch the PWM counter when Channel 0/1/2/3/4/5 has rising transition.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19710">19710</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a49beb87b89a44a5107cf60dbbbe6c3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49beb87b89a44a5107cf60dbbbe6c3db">&#9670;&nbsp;</a></span>SBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::SBS[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>SBS0 </h1>
<h2>Offset: 0xE0 PWM0 Synchronous Busy Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">SYNCBUSY  </td><td class="markdownTableBodyLeft">PWM Synchronous Busy   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When software writes PWM_PERIOD0/PWM_CMPDAT0/PWM_CLKPSC or switch PWM0 counter operation mode CNTMOD (CONR[16]), PWM will have a busy time to update these values completely because PWM clock may be different from system clock domain.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software needs to check this busy status before writes PWM_PERIOD0/PWM_CMPDAT0/ PWM_CLKPSC or switch PWM0 counter operation mode to make sure previous setting has been update completely.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be set when software writes PWM_PERIOD0/PWM_CMPDAT0/PWM_CLKPSC or switch PWM0 operation mode CNTMOD (CONR[16]) and will be cleared by hardware automatically when PWM update these value completely.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19740">19740</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="a55c29607287f47eca48c29d3046e2722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c29607287f47eca48c29d3046e2722">&#9670;&nbsp;</a></span>TRGADCSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::TRGADCSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TRGADCSTS </h1>
<h2>Offset: 0x68 PWM Trigger ADC Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">PTRGF  </td><td class="markdownTableBodyLeft">PWM Period Point Trigger Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 by hardware when PWM counter down count to zero if corresponding PTRGEN bit is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this bit is set to 1, ADC will start conversion if ADC triggered source is selected by PWM.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">CTRGF  </td><td class="markdownTableBodyLeft">PWM Center Point Trigger Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 by hardware when PWM counter up counts to (PERIODn+1) if the corresponding CTRGEN bit is 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this bit is set to 1, ADC will start conversion if ADC triggered source is selected by PWM.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16:21]  </td><td class="markdownTableBodyCenter">FTRGF  </td><td class="markdownTableBodyLeft">PWM Falling Edge Point Trigger Indicator   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 by hardware when PWM output pin falling edge is detected if corresponding FETRGEN bit is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this bit is set to 1, ADC will start conversion if ADC triggered source is selected by PWM.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">RTRGF  </td><td class="markdownTableBodyLeft">PWM Rising Edge Point Trigger Indicator   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 by hardware when PWM output pin rising edge is detected if corresponding RETRGEN bit is 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this bit is set to 1, ADC will start conversion if ADC triggered source is selected by PWM.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Write 1 to clear this bit.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19351">19351</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<a id="af4459f3514c236b66bfa6ac3aec2cc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4459f3514c236b66bfa6ac3aec2cc94">&#9670;&nbsp;</a></span>TRGADCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::TRGADCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>TRGADCTL </h1>
<h2>Offset: 0x64 PWM Trigger Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0:5]  </td><td class="markdownTableBodyCenter">PTRGEN  </td><td class="markdownTableBodyLeft">PWM Period Point Trigger Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM period point trigger ADC function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM period point trigger ADC function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can trigger ADC to start conversion when PWM counter down count to zero if this bit is set to1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:13]  </td><td class="markdownTableBodyCenter">CTRGEN  </td><td class="markdownTableBodyLeft">PWM Center Point Trigger Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM center point trigger ADC function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM center point trigger ADC function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can trigger ADC to start conversion when PWM counter up count to (PERIODn+1) if this bit is set to1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when PWM counter operating in Edge-aligned type.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16:21]  </td><td class="markdownTableBodyCenter">FTRGEN  </td><td class="markdownTableBodyLeft">PWM Falling Edge Point Trigger Enable Control   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM falling edge point trigger ADC function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM falling edge point trigger ADC function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can trigger ADC to start conversion when PWM output pin falling edge is detected if this bit is set to1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24:29]  </td><td class="markdownTableBodyCenter">RTRGEN  </td><td class="markdownTableBodyLeft">PWM Rising Edge Point Trigger Enable Control   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM rising edge point trigger ADC function Disabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM rising edge point trigger ADC function Enabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can trigger ADC to start conversion when PWM output pin rising edge is detected if this bit is set to1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Each bit controls the corresponding PWM channel.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_n_u_c472__442_8h_source.html#l19321">19321</a> of file <a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nuc470bsp/Library/Device/Nuvoton/NUC472_442/Include/<a class="el" href="_n_u_c472__442_8h_source.html">NUC472_442.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 11 2019 17:06:31 for NUC472/NUC442 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
