<stg><name>sobel_filter_core</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="170">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="4">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="5">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="6">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="6" to="11">
<condition id="195">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="6" to="7">
<condition id="200">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="7" to="8">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="8" to="9">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="9" to="10">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="10" to="3">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="11" to="2">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:0  %buff_C_val_1_0 = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_1_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
entry:1  %buff_C_val_0_0_i_i_s = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_0_0_i_i_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %buff_C_val_0_1_i_i_s = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_0_1_i_i_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %buff_C_val_0_0 = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_0_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %buff_C_val_1_0_i_i_s = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_1_0_i_i_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %buff_C_val_1_1_i_i_s = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_1_1_i_i_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
entry:6  %buff_C_val_2_1_i_i_s = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_2_1_i_i_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
entry:7  %buff_C_val_2_0_i_i_s = alloca i8

]]></Node>
<StgValue><ssdm name="buff_C_val_2_0_i_i_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
entry:10  %buff_A_val_0 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="buff_A_val_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
entry:11  %buff_A_val_1 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="buff_A_val_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
entry:12  %buff_A_val_2 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="buff_A_val_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32">
<![CDATA[
entry:13  %tmp = trunc i32 %rows_read to i11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32">
<![CDATA[
entry:14  %tmp_1 = trunc i32 %cols_read to i11

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* %c_invert_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* %c_low_thresh_channel_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i32* %c_high_thresh_channe, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR2C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR2C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR1C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR1C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR1C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR0C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR0C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR0C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR2C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR2C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR2C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR1C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR1C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR1C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR0C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR0C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR0C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39  %C_XR0C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR0C0_channel)

]]></Node>
<StgValue><ssdm name="C_XR0C0_channel_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40  %C_XR0C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR0C1_channel)

]]></Node>
<StgValue><ssdm name="C_XR0C1_channel_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41  %C_XR0C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR0C2_channel)

]]></Node>
<StgValue><ssdm name="C_XR0C2_channel_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42  %C_XR1C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR1C0_channel)

]]></Node>
<StgValue><ssdm name="C_XR1C0_channel_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43  %C_XR1C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR1C1_channel)

]]></Node>
<StgValue><ssdm name="C_XR1C1_channel_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44  %C_XR1C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR1C2_channel)

]]></Node>
<StgValue><ssdm name="C_XR1C2_channel_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45  %C_XR2C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR2C0_channel)

]]></Node>
<StgValue><ssdm name="C_XR2C0_channel_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46  %C_XR2C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR2C1_channel)

]]></Node>
<StgValue><ssdm name="C_XR2C1_channel_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47  %C_XR2C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR2C2_channel)

]]></Node>
<StgValue><ssdm name="C_XR2C2_channel_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48  %C_YR0C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR0C0_channel)

]]></Node>
<StgValue><ssdm name="C_YR0C0_channel_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49  %C_YR0C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR0C1_channel)

]]></Node>
<StgValue><ssdm name="C_YR0C1_channel_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50  %C_YR0C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR0C2_channel)

]]></Node>
<StgValue><ssdm name="C_YR0C2_channel_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51  %C_YR1C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR1C0_channel)

]]></Node>
<StgValue><ssdm name="C_YR1C0_channel_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52  %C_YR1C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR1C1_channel)

]]></Node>
<StgValue><ssdm name="C_YR1C1_channel_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53  %C_YR1C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR1C2_channel)

]]></Node>
<StgValue><ssdm name="C_YR1C2_channel_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54  %C_YR2C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR2C0_channel)

]]></Node>
<StgValue><ssdm name="C_YR2C0_channel_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55  %C_YR2C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR2C1_channel)

]]></Node>
<StgValue><ssdm name="C_YR2C1_channel_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56  %c_high_thresh_channe_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %c_high_thresh_channe)

]]></Node>
<StgValue><ssdm name="c_high_thresh_channe_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  %c_low_thresh_channel = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %c_low_thresh_channel_1)

]]></Node>
<StgValue><ssdm name="c_low_thresh_channel"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58  %c_invert_channel_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %c_invert_channel)

]]></Node>
<StgValue><ssdm name="c_invert_channel_rea"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:59  %rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i_i_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
entry:60  %rend_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i_i_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="11">
<![CDATA[
entry:61  %rows_cast_i_i_cast_i = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="rows_cast_i_i_cast_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:62  %tmp_31_i_i_i = add i12 -1, %rows_cast_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_31_i_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="12">
<![CDATA[
entry:63  %tmp_31_i_i_cast_i = sext i12 %tmp_31_i_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_31_i_i_cast_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
entry:64  %cols_cast_i_i_cast_i = zext i11 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="cols_cast_i_i_cast_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:65  %tmp_32_i_i_i = add i12 -1, %cols_cast_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_32_i_i_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="12">
<![CDATA[
entry:66  %tmp_32_i_i_cast_i = sext i12 %tmp_32_i_i_i to i13

]]></Node>
<StgValue><ssdm name="tmp_32_i_i_cast_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:67  %tmp_3_i = add i12 1, %cols_cast_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:68  %tmp_6_i = add i12 1, %rows_cast_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
entry:69  %tmp_2 = trunc i32 %C_XR0C0_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
entry:70  %tmp_3 = trunc i32 %C_XR0C1_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
entry:71  %tmp_4 = trunc i32 %C_XR0C2_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
entry:72  %tmp_5 = trunc i32 %C_XR1C0_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
entry:73  %tmp_6 = trunc i32 %C_XR1C1_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
entry:74  %tmp_7 = trunc i32 %C_XR1C2_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
entry:75  %tmp_8 = trunc i32 %C_XR2C0_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
entry:76  %tmp_9 = trunc i32 %C_XR2C1_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
entry:77  %tmp_10 = trunc i32 %C_XR2C2_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32">
<![CDATA[
entry:78  %tmp_11 = trunc i32 %C_YR0C0_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
entry:79  %tmp_12 = trunc i32 %C_YR0C1_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
entry:80  %tmp_13 = trunc i32 %C_YR0C2_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
entry:81  %tmp_14 = trunc i32 %C_YR1C0_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
entry:82  %tmp_15 = trunc i32 %C_YR1C1_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
entry:83  %tmp_16 = trunc i32 %C_YR1C2_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
entry:84  %tmp_17 = trunc i32 %C_YR2C0_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
entry:85  %tmp_18 = trunc i32 %C_YR2C1_channel_read to i8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
entry:86  %tmp_36_0_i_i_i_i = sext i8 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_0_i_i_i_i"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
entry:87  %tmp_38_0_i_i_i_i = sext i8 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_0_i_i_i_i"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
entry:88  %tmp_36_0_1_i_i_i_i = sext i8 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_0_1_i_i_i_i"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="8">
<![CDATA[
entry:89  %tmp_38_0_1_i_i_i_i = sext i8 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_0_1_i_i_i_i"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
entry:90  %tmp_36_0_2_i_i_i_i = sext i8 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_0_2_i_i_i_i"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="8">
<![CDATA[
entry:91  %tmp_38_0_2_i_i_i_i = sext i8 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_0_2_i_i_i_i"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
entry:92  %tmp_36_1_i_i_i_i = sext i8 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_1_i_i_i_i"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="8">
<![CDATA[
entry:93  %tmp_38_1_i_i_i_i = sext i8 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_1_i_i_i_i"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
entry:94  %tmp_36_1_1_i_i_i_i = sext i8 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_1_1_i_i_i_i"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="8">
<![CDATA[
entry:95  %tmp_38_1_1_i_i_i_i = sext i8 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_1_1_i_i_i_i"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
entry:96  %tmp_36_1_2_i_i_i_i = sext i8 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_1_2_i_i_i_i"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
entry:97  %tmp_38_1_2_i_i_i_i = sext i8 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_1_2_i_i_i_i"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8">
<![CDATA[
entry:98  %tmp_36_2_i_i_i_i = sext i8 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_i_i_i_i"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="8">
<![CDATA[
entry:99  %tmp_38_2_i_i_i_i = sext i8 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_2_i_i_i_i"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8">
<![CDATA[
entry:100  %tmp_36_2_1_i_i_i_i = sext i8 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_1_i_i_i_i"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
entry:101  %tmp_38_2_1_i_i_i_i = sext i8 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="tmp_38_2_1_i_i_i_i"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
entry:102  %tmp_36_2_2_i_i_i_i = sext i8 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_2_i_i_i_i"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:103  %tmp_30_i_i_i_i = icmp eq i32 %c_invert_channel_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_30_i_i_i_i"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
entry:104  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit:0  %row_i_i_i = phi i12 [ 0, %entry ], [ %row, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="row_i_i_i"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="12">
<![CDATA[
.loopexit:1  %row_cast_cast_i_i_i = zext i12 %row_i_i_i to i13

]]></Node>
<StgValue><ssdm name="row_cast_cast_i_i_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:2  %exitcond1_i = icmp eq i12 %row_i_i_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:3  %row = add i12 %row_i_i_i, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1_i, label %sobel_filter_core.exit, label %.preheader.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i.i.i:0  %tmp_34_i_i_i = icmp ult i12 %row_i_i_i, %rows_cast_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_34_i_i_i"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.i.i.i:1  %tmp_19 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %row_i_i_i, i32 1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i.i:2  %icmp = icmp eq i11 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i.i.i:3  %tmp_36_i_i_i = icmp ne i12 %row_i_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_36_i_i_i"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.i.i.i:4  %tmp_37_i_i_i = icmp sgt i13 %row_cast_cast_i_i_i, %tmp_31_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_37_i_i_i"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.i:5  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0">
<![CDATA[
sobel_filter_core.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:0  %col_assign_i = phi i12 [ 0, %.preheader.preheader.i.i.i ], [ %col, %._crit_edge7.i.i.i ]

]]></Node>
<StgValue><ssdm name="col_assign_i"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="12">
<![CDATA[
.preheader.i.i.i:2  %col_assign_cast_cast = zext i12 %col_assign_i to i13

]]></Node>
<StgValue><ssdm name="col_assign_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.i.i:3  %exitcond_i = icmp eq i12 %col_assign_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.i.i:4  %col = add i12 %col_assign_i, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_30_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1805)

]]></Node>
<StgValue><ssdm name="tmp_30_i_i_i"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_39_i_i_i = icmp ult i12 %col_assign_i, %cols_cast_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_i"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_39_i_i_i, label %.preheader.preheader.i.i.i.i.i, label %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader.i.i.i.i.i:0  %tmp_40_i_i_i = zext i12 %col_assign_i to i64

]]></Node>
<StgValue><ssdm name="tmp_40_i_i_i"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i.i.i.i:1  %buff_A_val_1_addr = getelementptr [1920 x i8]* %buff_A_val_1, i64 0, i64 %tmp_40_i_i_i

]]></Node>
<StgValue><ssdm name="buff_A_val_1_addr"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="11">
<![CDATA[
.preheader.preheader.i.i.i.i.i:2  %buff_A_val_1_load = load i8* %buff_A_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="buff_A_val_1_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i.i.i.i:5  %buff_A_val_0_addr = getelementptr [1920 x i8]* %buff_A_val_0, i64 0, i64 %tmp_40_i_i_i

]]></Node>
<StgValue><ssdm name="buff_A_val_0_addr"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="11">
<![CDATA[
.preheader.preheader.i.i.i.i.i:6  %temp = load i8* %buff_A_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i:0  %or_cond_i_i_i = and i1 %tmp_39_i_i_i, %tmp_34_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.i:1  br i1 %or_cond_i_i_i, label %"operator>>.exit.i.i.i", label %._crit_edge5.i.i_ifconv.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge5.i.i_ifconv.i:15  %tmp_45_i_i_i = icmp sgt i13 %col_assign_cast_cast, %tmp_32_i_i_cast_i

]]></Node>
<StgValue><ssdm name="tmp_45_i_i_i"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge5.i.i_ifconv.i:83  %tmp_46_i_i_i = icmp ne i12 %col_assign_i, 0

]]></Node>
<StgValue><ssdm name="tmp_46_i_i_i"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge5.i.i_ifconv.i:84  %or_cond3_i_i_i = and i1 %tmp_36_i_i_i, %tmp_46_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond3_i_i_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.i.i_ifconv.i:85  br i1 %or_cond3_i_i_i, label %"operator<<.exit.i.i.i", label %._crit_edge7.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="11">
<![CDATA[
.preheader.preheader.i.i.i.i.i:2  %buff_A_val_1_load = load i8* %buff_A_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="buff_A_val_1_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i.i.i.i:3  %buff_A_val_2_addr = getelementptr [1920 x i8]* %buff_A_val_2, i64 0, i64 %tmp_40_i_i_i

]]></Node>
<StgValue><ssdm name="buff_A_val_2_addr"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i.i.i.i:4  store i8 %buff_A_val_1_load, i8* %buff_A_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="11">
<![CDATA[
.preheader.preheader.i.i.i.i.i:6  %temp = load i8* %buff_A_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i.i.i.i:7  store i8 %temp, i8* %buff_A_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.i.i:8  store i8 %temp, i8* %buff_C_val_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.i.i.i:9  br label %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:5  br i1 %exitcond_i, label %.loopexit.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit.i.i.i:0  %tmp_41_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1837)

]]></Node>
<StgValue><ssdm name="tmp_41_i_i_i"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
operator>>.exit.i.i.i:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit.i.i.i:2  %tmp_25 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit.i.i.i:3  %empty = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit.i.i.i:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1837, i32 %tmp_41_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
operator>>.exit.i.i.i:5  %tmp_42_i_i_i = zext i12 %col_assign_i to i64

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator>>.exit.i.i.i:6  %buff_A_val_0_addr_1 = getelementptr [1920 x i8]* %buff_A_val_0, i64 0, i64 %tmp_42_i_i_i

]]></Node>
<StgValue><ssdm name="buff_A_val_0_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator>>.exit.i.i.i:7  store i8 %tmp_25, i8* %buff_A_val_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit.i.i.i:8  store i8 %tmp_25, i8* %buff_C_val_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
operator>>.exit.i.i.i:9  br label %._crit_edge5.i.i_ifconv.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:0  %buff_C_val_1_0_loa = load i8* %buff_C_val_1_0

]]></Node>
<StgValue><ssdm name="buff_C_val_1_0_loa"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge5.i.i_ifconv.i:7  %tmp_43_i_i_i = zext i12 %col_assign_i to i64

]]></Node>
<StgValue><ssdm name="tmp_43_i_i_i"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5.i.i_ifconv.i:8  %buff_A_val_2_addr_1 = getelementptr [1920 x i8]* %buff_A_val_2, i64 0, i64 %tmp_43_i_i_i

]]></Node>
<StgValue><ssdm name="buff_A_val_2_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge5.i.i_ifconv.i:9  %buff_C_val_2_0 = load i8* %buff_A_val_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buff_C_val_2_0"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i.i_ifconv.i:13  %tmp_21 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %col_assign_i, i32 1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge5.i.i_ifconv.i:14  %icmp6 = icmp eq i11 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i.i.i:1  %buff_C_val_2_1 = load i8* %buff_C_val_2_0_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_2_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:1  %buff_C_val_0_0_i_i_1 = load i8* %buff_C_val_0_0_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_0_0_i_i_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:2  %buff_C_val_0_1_i_i_1 = load i8* %buff_C_val_0_1_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_0_1_i_i_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:3  %buff_C_val_0_0_1 = load i8* %buff_C_val_0_0

]]></Node>
<StgValue><ssdm name="buff_C_val_0_0_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:4  %buff_C_val_1_0_i_i_1 = load i8* %buff_C_val_1_0_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_1_0_i_i_1"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:5  %buff_C_val_1_1_i_i_1 = load i8* %buff_C_val_1_1_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_1_1_i_i_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:6  %buff_C_val_2_1_i_i_1 = load i8* %buff_C_val_2_1_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_2_1_i_i_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_39_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge5.i.i_ifconv.i:9  %buff_C_val_2_0 = load i8* %buff_A_val_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buff_C_val_2_0"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:10  %buff_C_val_2_0_1 = select i1 %tmp_39_i_i_i, i8 %buff_C_val_2_0, i8 %buff_C_val_2_1

]]></Node>
<StgValue><ssdm name="buff_C_val_2_0_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:11  %buff_C_val_1_0_1 = select i1 %tmp_39_i_i_i, i8 %buff_C_val_1_0_loa, i8 %buff_C_val_1_0_i_i_1

]]></Node>
<StgValue><ssdm name="buff_C_val_1_0_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:12  %buff_C_val_0_0_2 = select i1 %tmp_39_i_i_i, i8 %buff_C_val_0_0_1, i8 %buff_C_val_0_0_i_i_1

]]></Node>
<StgValue><ssdm name="buff_C_val_0_0_2"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:19  %tmp_35_0_i_i_i_i = zext i8 %buff_C_val_0_0_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_0_i_i_i_i"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:20  %tmp_37_0_i_i_i_i = mul i16 %tmp_36_0_i_i_i_i, %tmp_35_0_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_0_i_i_i_i"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:21  %tmp_39_0_i_i_i_i = mul i16 %tmp_38_0_i_i_i_i, %tmp_35_0_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_0_i_i_i_i"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:31  %tmp_35_1_1_i_i_i_i = zext i8 %buff_C_val_1_0_i_i_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_1_1_i_i_i_i"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:32  %tmp_37_1_1_i_i_i_i = mul i16 %tmp_36_1_1_i_i_i_i, %tmp_35_1_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_1_1_i_i_i_i"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:33  %tmp_39_1_1_i_i_i_i = mul i16 %tmp_38_1_1_i_i_i_i, %tmp_35_1_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_1_1_i_i_i_i"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:40  %tmp_35_2_1_i_i_i_i = zext i8 %buff_C_val_2_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_2_1_i_i_i_i"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:41  %tmp_37_2_1_i_i_i_i = mul i16 %tmp_36_2_1_i_i_i_i, %tmp_35_2_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_2_1_i_i_i_i"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:42  %tmp_39_2_1_i_i_i_i = mul i16 %tmp_38_2_1_i_i_i_i, %tmp_35_2_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_2_1_i_i_i_i"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:43  %tmp_35_2_2_i_i_i_i = zext i8 %buff_C_val_2_1_i_i_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_2_2_i_i_i_i"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:44  %tmp_37_2_2_i_i_i_i = mul i16 %tmp_36_2_2_i_i_i_i, %tmp_35_2_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_2_2_i_i_i_i"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge7.i.i.i:0  %buff_C_val_0_0_i_i_2 = load i8* %buff_C_val_0_0_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_0_0_i_i_2"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge7.i.i.i:1  %buff_C_val_1_0_i_i_2 = load i8* %buff_C_val_1_0_i_i_s

]]></Node>
<StgValue><ssdm name="buff_C_val_1_0_i_i_2"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge7.i.i.i:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1805, i32 %tmp_30_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7.i.i.i:3  store i8 %buff_C_val_2_0_1, i8* %buff_C_val_2_0_i_i_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7.i.i.i:4  store i8 %buff_C_val_2_1, i8* %buff_C_val_2_1_i_i_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7.i.i.i:5  store i8 %buff_C_val_1_0_i_i_2, i8* %buff_C_val_1_1_i_i_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7.i.i.i:6  store i8 %buff_C_val_1_0_1, i8* %buff_C_val_1_0_i_i_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7.i.i.i:7  store i8 %buff_C_val_0_0_i_i_2, i8* %buff_C_val_0_1_i_i_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7.i.i.i:8  store i8 %buff_C_val_0_0_2, i8* %buff_C_val_0_0_i_i_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i.i.i:9  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:22  %tmp_35_0_1_i_i_i_i = zext i8 %buff_C_val_0_0_i_i_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_0_1_i_i_i_i"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:23  %tmp_37_0_1_i_i_i_i = mul i16 %tmp_36_0_1_i_i_i_i, %tmp_35_0_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_0_1_i_i_i_i"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:24  %tmp_39_0_1_i_i_i_i = mul i16 %tmp_38_0_1_i_i_i_i, %tmp_35_0_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_0_1_i_i_i_i"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:25  %tmp_35_0_2_i_i_i_i = zext i8 %buff_C_val_0_1_i_i_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_0_2_i_i_i_i"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:26  %tmp_37_0_2_i_i_i_i = mul i16 %tmp_36_0_2_i_i_i_i, %tmp_35_0_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_0_2_i_i_i_i"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:27  %tmp_39_0_2_i_i_i_i = mul i16 %tmp_38_0_2_i_i_i_i, %tmp_35_0_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_0_2_i_i_i_i"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:28  %tmp_35_1_i_i_i_i = zext i8 %buff_C_val_1_0_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_1_i_i_i_i"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:29  %tmp_37_1_i_i_i_i = mul i16 %tmp_36_1_i_i_i_i, %tmp_35_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_1_i_i_i_i"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:30  %tmp_39_1_i_i_i_i = mul i16 %tmp_38_1_i_i_i_i, %tmp_35_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_1_i_i_i_i"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:34  %tmp_35_1_2_i_i_i_i = zext i8 %buff_C_val_1_1_i_i_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_1_2_i_i_i_i"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:35  %tmp_37_1_2_i_i_i_i = mul i16 %tmp_36_1_2_i_i_i_i, %tmp_35_1_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_1_2_i_i_i_i"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:36  %tmp_39_1_2_i_i_i_i = mul i16 %tmp_38_1_2_i_i_i_i, %tmp_35_1_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_1_2_i_i_i_i"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:37  %tmp_35_2_i_i_i_i = zext i8 %buff_C_val_2_0_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35_2_i_i_i_i"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:38  %tmp_37_2_i_i_i_i = mul i16 %tmp_36_2_i_i_i_i, %tmp_35_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37_2_i_i_i_i"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:39  %tmp_39_2_i_i_i_i = mul i16 %tmp_38_2_i_i_i_i, %tmp_35_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39_2_i_i_i_i"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:45  %tmp2_i = add i16 %tmp_37_2_1_i_i_i_i, %tmp_37_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp2_i"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:46  %tmp3_i = add i16 %tmp_37_1_1_i_i_i_i, %tmp_37_1_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp3_i"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:47  %tmp4_i = add i16 %tmp2_i, %tmp3_i

]]></Node>
<StgValue><ssdm name="tmp4_i"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:48  %tmp5_i = add i16 %tmp_37_0_i_i_i_i, %tmp_37_0_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp5_i"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:49  %tmp6_i = add i16 %tmp_37_2_2_i_i_i_i, %tmp_37_0_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp6_i"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:50  %tmp7_i = add i16 %tmp_37_1_i_i_i_i, %tmp6_i

]]></Node>
<StgValue><ssdm name="tmp7_i"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:53  %tmp9_i = add i16 %tmp_39_2_1_i_i_i_i, %tmp_39_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp9_i"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:54  %tmp10_i = add i16 %tmp_39_1_1_i_i_i_i, %tmp_39_1_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp10_i"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:55  %tmp11_i = add i16 %tmp9_i, %tmp10_i

]]></Node>
<StgValue><ssdm name="tmp11_i"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:56  %tmp12_i = add i16 %tmp_39_0_i_i_i_i, %tmp_39_0_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp12_i"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:57  %tmp13_i = add i16 %tmp_37_2_2_i_i_i_i, %tmp_39_0_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp13_i"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:58  %tmp14_i = add i16 %tmp_39_1_i_i_i_i, %tmp13_i

]]></Node>
<StgValue><ssdm name="tmp14_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="231" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:51  %tmp8_i = add i16 %tmp5_i, %tmp7_i

]]></Node>
<StgValue><ssdm name="tmp8_i"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:52  %x_weight_2_2_2_i_i_i = add i16 %tmp4_i, %tmp8_i

]]></Node>
<StgValue><ssdm name="x_weight_2_2_2_i_i_i"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:59  %tmp15_i = add i16 %tmp12_i, %tmp14_i

]]></Node>
<StgValue><ssdm name="tmp15_i"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:60  %y_weight_2_2_2_i_i_i = add i16 %tmp11_i, %tmp15_i

]]></Node>
<StgValue><ssdm name="y_weight_2_2_2_i_i_i"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:61  %tmp_17_i_i_i_i = icmp sgt i16 %x_weight_2_2_2_i_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i_i"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:62  %tmp_18_i_i_i_i = sub i16 0, %x_weight_2_2_2_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i_i_i"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:63  %tmp_19_i_i_i_i = select i1 %tmp_17_i_i_i_i, i16 %x_weight_2_2_2_i_i_i, i16 %tmp_18_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i_i"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:64  %tmp_20_i_i_i_i = icmp sgt i16 %y_weight_2_2_2_i_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_20_i_i_i_i"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:65  %tmp_21_i_i_i_i = sub i16 0, %y_weight_2_2_2_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_21_i_i_i_i"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:66  %tmp_22_i_i_i_i = select i1 %tmp_20_i_i_i_i, i16 %y_weight_2_2_2_i_i_i, i16 %tmp_21_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_22_i_i_i_i"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:67  %tmp_22 = trunc i16 %tmp_22_i_i_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:68  %tmp_23 = trunc i16 %tmp_19_i_i_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="243" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:69  %edge_weight = add i16 %tmp_22_i_i_i_i, %tmp_19_i_i_i_i

]]></Node>
<StgValue><ssdm name="edge_weight"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i.i_ifconv.i:70  %tmp_23_i_i_i_i = icmp slt i16 %edge_weight, 255

]]></Node>
<StgValue><ssdm name="tmp_23_i_i_i_i"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:71  %tmp_25_i_i_i_i = add i8 %tmp_23, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_25_i_i_i_i"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:72  %edge_val = xor i8 %tmp_25_i_i_i_i, -1

]]></Node>
<StgValue><ssdm name="edge_val"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:73  %edge_val1_i_i_i_i = select i1 %tmp_23_i_i_i_i, i8 %edge_val, i8 0

]]></Node>
<StgValue><ssdm name="edge_val1_i_i_i_i"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:74  %tmp_26_i_i_i_i = zext i8 %edge_val1_i_i_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_26_i_i_i_i"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.i.i_ifconv.i:75  %tmp_27_i_i_i_i = icmp sgt i32 %tmp_26_i_i_i_i, %c_high_thresh_channe_1

]]></Node>
<StgValue><ssdm name="tmp_27_i_i_i_i"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.i.i_ifconv.i:76  %tmp_28_i_i_i_i = icmp slt i32 %tmp_26_i_i_i_i, %c_low_thresh_channel

]]></Node>
<StgValue><ssdm name="tmp_28_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge5.i.i_ifconv.i:16  %tmp_i = or i1 %icmp, %icmp6

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge5.i.i_ifconv.i:17  %tmp1_i = or i1 %tmp_37_i_i_i, %tmp_45_i_i_i

]]></Node>
<StgValue><ssdm name="tmp1_i"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge5.i.i_ifconv.i:18  %or_cond4_i_i_i = or i1 %tmp1_i, %tmp_i

]]></Node>
<StgValue><ssdm name="or_cond4_i_i_i"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:77  %p_edge_val_i_i_i_i = select i1 %tmp_27_i_i_i_i, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_edge_val_i_i_i_i"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge5.i.i_ifconv.i:78  %tmp_i_10 = or i1 %tmp_27_i_i_i_i, %tmp_28_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_10"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:79  %edge_val_1 = select i1 %tmp_i_10, i8 %p_edge_val_i_i_i_i, i8 %edge_val1_i_i_i_i

]]></Node>
<StgValue><ssdm name="edge_val_1"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_30_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:80  %edge_val_2 = xor i8 %edge_val_1, -1

]]></Node>
<StgValue><ssdm name="edge_val_2"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:81  %edge_val_4 = select i1 %tmp_30_i_i_i_i, i8 %edge_val_2, i8 %edge_val_1

]]></Node>
<StgValue><ssdm name="edge_val_4"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge5.i.i_ifconv.i:82  %tmp_24 = select i1 %or_cond4_i_i_i, i8 0, i8 %edge_val_4

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator<<.exit.i.i.i:0  %tmp_47_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1830)

]]></Node>
<StgValue><ssdm name="tmp_47_i_i_i"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
operator<<.exit.i.i.i:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator<<.exit.i.i.i:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_0_V, i8 %tmp_24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator<<.exit.i.i.i:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_1_V, i8 -128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator<<.exit.i.i.i:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1830, i32 %tmp_47_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
operator<<.exit.i.i.i:5  br label %._crit_edge7.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
