\subsection{bit\+\_\+unpack Entity Reference}
\label{classbit__unpack}\index{bit\+\_\+unpack@{bit\+\_\+unpack}}


Collaboration diagram for bit\+\_\+unpack\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d4/d79/classbit__unpack__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf bit\+\_\+unpack.\+vhd}.



\subsubsection{Member Data Documentation}
\index{bit\+\_\+unpack@{bit\+\_\+unpack}!clk@{clk}}
\index{clk@{clk}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 20} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!data\+\_\+in@{data\+\_\+in}}
\index{data\+\_\+in@{data\+\_\+in}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_a0b04c68fbc361c8e2abae6c9d2c404d2}


Definition at line {\bf 22} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!data\+\_\+in\+\_\+valid@{data\+\_\+in\+\_\+valid}}
\index{data\+\_\+in\+\_\+valid@{data\+\_\+in\+\_\+valid}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{data\+\_\+in\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_a9fe0a9f38dccdb91d670106b4bbac6fd}


Definition at line {\bf 23} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!data\+\_\+out@{data\+\_\+out}}
\index{data\+\_\+out@{data\+\_\+out}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_a0fa91e9dfc077bf2f38bc5d8f13d0d4f}


Definition at line {\bf 26} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!data\+\_\+out\+\_\+valid@{data\+\_\+out\+\_\+valid}}
\index{data\+\_\+out\+\_\+valid@{data\+\_\+out\+\_\+valid}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_a465c1d9247590540abb6db12f657556f}


Definition at line {\bf 28} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!ieee@{ieee}}
\index{ieee@{ieee}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classbit__unpack_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classbit__unpack_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 21} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classbit__unpack_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 24} of file {\bf bit\+\_\+unpack.\+vhd}.

\index{bit\+\_\+unpack@{bit\+\_\+unpack}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!bit\+\_\+unpack@{bit\+\_\+unpack}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classbit__unpack_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf bit\+\_\+unpack.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/synth/{\bf bit\+\_\+unpack.\+vhd}\end{DoxyCompactItemize}
