<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0C110X Driver Library: DL_I2C_INTERRUPT</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0C110X Driver Library
   &#160;<span id="projectnumber">2.00.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DL_I2C_INTERRUPT<div class="ingroups"><a class="el" href="group___i2_c.html">Inter-Integrated Circuit (I2C)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DL_I2C_INTERRUPT:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.png" border="0" alt="" usemap="#group______d__l______i2__c______i__n__t__e__r__r__u__p__t"/>
<map name="group______d__l______i2__c______i__n__t__e__r__r__u__p__t" id="group______d__l______i2__c______i__n__t__e__r__r__u__p__t">
<area shape="rect" id="node1" href="group___i2_c.html" title="Inter&#45;Integrated Circuit\l (I2C)" alt="" coords="5,5,176,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab31d5e8da5a9f6b2b0c6398e8981631a"><td class="memItemLeft" align="right" valign="top"><a id="gab31d5e8da5a9f6b2b0c6398e8981631a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gab31d5e8da5a9f6b2b0c6398e8981631a">DL_I2C_INTERRUPT_CONTROLLER_RX_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MRXDONE_SET)</td></tr>
<tr class="memdesc:gab31d5e8da5a9f6b2b0c6398e8981631a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Receive Transaction completed Interrupt. <br /></td></tr>
<tr class="separator:gab31d5e8da5a9f6b2b0c6398e8981631a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3b95515ad98695320748eab689f0d"><td class="memItemLeft" align="right" valign="top"><a id="ga90a3b95515ad98695320748eab689f0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga90a3b95515ad98695320748eab689f0d">DL_I2C_INTERRUPT_CONTROLLER_TX_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MTXDONE_SET)</td></tr>
<tr class="memdesc:ga90a3b95515ad98695320748eab689f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Transmit Transaction completed Interrupt. <br /></td></tr>
<tr class="separator:ga90a3b95515ad98695320748eab689f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0e2fc6045f5d3bd9ce8ab2b1bbd280"><td class="memItemLeft" align="right" valign="top"><a id="ga5d0e2fc6045f5d3bd9ce8ab2b1bbd280"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga5d0e2fc6045f5d3bd9ce8ab2b1bbd280">DL_I2C_INTERRUPT_CONTROLLER_RXFIFO_TRIGGER</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MRXFIFOTRG_SET)</td></tr>
<tr class="memdesc:ga5d0e2fc6045f5d3bd9ce8ab2b1bbd280"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Receive FIFO Trigger when &gt;= defined bytes. <br /></td></tr>
<tr class="separator:ga5d0e2fc6045f5d3bd9ce8ab2b1bbd280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf03fd89882fcfeea597611548f623e"><td class="memItemLeft" align="right" valign="top"><a id="ga1cf03fd89882fcfeea597611548f623e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga1cf03fd89882fcfeea597611548f623e">DL_I2C_INTERRUPT_CONTROLLER_TXFIFO_TRIGGER</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MTXFIFOTRG_SET)</td></tr>
<tr class="memdesc:ga1cf03fd89882fcfeea597611548f623e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Transmit FIFO Trigger when &lt;= defined bytes. <br /></td></tr>
<tr class="separator:ga1cf03fd89882fcfeea597611548f623e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55636e0ca66ac49bd500b3be0bf544f"><td class="memItemLeft" align="right" valign="top"><a id="gab55636e0ca66ac49bd500b3be0bf544f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gab55636e0ca66ac49bd500b3be0bf544f">DL_I2C_INTERRUPT_CONTROLLER_RXFIFO_FULL</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MRXFIFOFULL_SET)</td></tr>
<tr class="memdesc:gab55636e0ca66ac49bd500b3be0bf544f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Receive FIFO is full. <br /></td></tr>
<tr class="separator:gab55636e0ca66ac49bd500b3be0bf544f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebf3a484833108119cb93ba641386b2"><td class="memItemLeft" align="right" valign="top"><a id="ga1ebf3a484833108119cb93ba641386b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga1ebf3a484833108119cb93ba641386b2">DL_I2C_INTERRUPT_CONTROLLER_TXFIFO_EMPTY</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MTXEMPTY_SET)</td></tr>
<tr class="memdesc:ga1ebf3a484833108119cb93ba641386b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Transmit FIFO is empty. <br /></td></tr>
<tr class="separator:ga1ebf3a484833108119cb93ba641386b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5109bc1f16a49ccd2e285029330df923"><td class="memItemLeft" align="right" valign="top"><a id="ga5109bc1f16a49ccd2e285029330df923"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga5109bc1f16a49ccd2e285029330df923">DL_I2C_INTERRUPT_CONTROLLER_NACK</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MNACK_SET)</td></tr>
<tr class="memdesc:ga5109bc1f16a49ccd2e285029330df923"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address/Data NACK Interrupt. <br /></td></tr>
<tr class="separator:ga5109bc1f16a49ccd2e285029330df923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab276cf88fc2330d1cb43d34cb4a02e4b"><td class="memItemLeft" align="right" valign="top"><a id="gab276cf88fc2330d1cb43d34cb4a02e4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gab276cf88fc2330d1cb43d34cb4a02e4b">DL_I2C_INTERRUPT_CONTROLLER_START</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MSTART_SET)</td></tr>
<tr class="memdesc:gab276cf88fc2330d1cb43d34cb4a02e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">START Detection Interrupt. <br /></td></tr>
<tr class="separator:gab276cf88fc2330d1cb43d34cb4a02e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12bc14bab68a5cdaffdddc282b90ad7"><td class="memItemLeft" align="right" valign="top"><a id="gab12bc14bab68a5cdaffdddc282b90ad7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gab12bc14bab68a5cdaffdddc282b90ad7">DL_I2C_INTERRUPT_CONTROLLER_STOP</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MSTOP_SET)</td></tr>
<tr class="memdesc:gab12bc14bab68a5cdaffdddc282b90ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP Detection Interrupt. <br /></td></tr>
<tr class="separator:gab12bc14bab68a5cdaffdddc282b90ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4935778d0a5d001884317508d7ffe021"><td class="memItemLeft" align="right" valign="top"><a id="ga4935778d0a5d001884317508d7ffe021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga4935778d0a5d001884317508d7ffe021">DL_I2C_INTERRUPT_CONTROLLER_ARBITRATION_LOST</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MARBLOST_SET)</td></tr>
<tr class="memdesc:ga4935778d0a5d001884317508d7ffe021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration Lost Interrupt. <br /></td></tr>
<tr class="separator:ga4935778d0a5d001884317508d7ffe021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb0e08fcfacccf66060d8d8d1f474f4"><td class="memItemLeft" align="right" valign="top"><a id="gacfb0e08fcfacccf66060d8d8d1f474f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gacfb0e08fcfacccf66060d8d8d1f474f4">DL_I2C_INTERRUPT_CONTROLLER_EVENT1_DMA_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MDMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:gacfb0e08fcfacccf66060d8d8d1f474f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller DMA Done on Event 1 publisher. <br /></td></tr>
<tr class="separator:gacfb0e08fcfacccf66060d8d8d1f474f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada80035de2b8ed055d876283ad459d24"><td class="memItemLeft" align="right" valign="top"><a id="gada80035de2b8ed055d876283ad459d24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gada80035de2b8ed055d876283ad459d24">DL_I2C_INTERRUPT_CONTROLLER_EVENT2_DMA_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MDMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:gada80035de2b8ed055d876283ad459d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller DMA Done on Event 2 publisher. <br /></td></tr>
<tr class="separator:gada80035de2b8ed055d876283ad459d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ccc64a48ab9e4e28859bd6f8bae26e"><td class="memItemLeft" align="right" valign="top"><a id="gaa6ccc64a48ab9e4e28859bd6f8bae26e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gaa6ccc64a48ab9e4e28859bd6f8bae26e">DL_I2C_INTERRUPT_CONTROLLER_PEC_RX_ERROR</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_MPEC_RX_ERR_SET)</td></tr>
<tr class="memdesc:gaa6ccc64a48ab9e4e28859bd6f8bae26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller SMBus/PMBus PEC Receive Error Interrupt. <br /></td></tr>
<tr class="separator:gaa6ccc64a48ab9e4e28859bd6f8bae26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c360332a03316eb60cacfb3275b94f"><td class="memItemLeft" align="right" valign="top"><a id="ga51c360332a03316eb60cacfb3275b94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga51c360332a03316eb60cacfb3275b94f">DL_I2C_INTERRUPT_TARGET_RX_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SRXDONE_SET)</td></tr>
<tr class="memdesc:ga51c360332a03316eb60cacfb3275b94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Receive Data Interrupt (byte has been received) <br /></td></tr>
<tr class="separator:ga51c360332a03316eb60cacfb3275b94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9544bc0cea98efd4e60e542867ce965"><td class="memItemLeft" align="right" valign="top"><a id="gaf9544bc0cea98efd4e60e542867ce965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gaf9544bc0cea98efd4e60e542867ce965">DL_I2C_INTERRUPT_TARGET_TX_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_STXDONE_SET)</td></tr>
<tr class="memdesc:gaf9544bc0cea98efd4e60e542867ce965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Transmit Transaction completed Interrupt. <br /></td></tr>
<tr class="separator:gaf9544bc0cea98efd4e60e542867ce965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff28080b330005d30391b24ce63f1f3"><td class="memItemLeft" align="right" valign="top"><a id="ga7ff28080b330005d30391b24ce63f1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga7ff28080b330005d30391b24ce63f1f3">DL_I2C_INTERRUPT_TARGET_RXFIFO_TRIGGER</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SRXFIFOTRG_SET)</td></tr>
<tr class="memdesc:ga7ff28080b330005d30391b24ce63f1f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Receive FIFO Trigger. <br /></td></tr>
<tr class="separator:ga7ff28080b330005d30391b24ce63f1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf52d5abfd2857efdfd662d94bc93d3a"><td class="memItemLeft" align="right" valign="top"><a id="gacf52d5abfd2857efdfd662d94bc93d3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gacf52d5abfd2857efdfd662d94bc93d3a">DL_I2C_INTERRUPT_TARGET_TXFIFO_TRIGGER</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_STXFIFOTRG_SET)</td></tr>
<tr class="memdesc:gacf52d5abfd2857efdfd662d94bc93d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Transmit FIFO Trigger. <br /></td></tr>
<tr class="separator:gacf52d5abfd2857efdfd662d94bc93d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3962c3090243d991ab435ef95edada1b"><td class="memItemLeft" align="right" valign="top"><a id="ga3962c3090243d991ab435ef95edada1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga3962c3090243d991ab435ef95edada1b">DL_I2C_INTERRUPT_TARGET_RXFIFO_FULL</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SRXFIFOFULL_SET)</td></tr>
<tr class="memdesc:ga3962c3090243d991ab435ef95edada1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target RX FIFO full. <br /></td></tr>
<tr class="separator:ga3962c3090243d991ab435ef95edada1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07f975d548f1bb8fb33349f5331196f"><td class="memItemLeft" align="right" valign="top"><a id="gab07f975d548f1bb8fb33349f5331196f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gab07f975d548f1bb8fb33349f5331196f">DL_I2C_INTERRUPT_TARGET_TXFIFO_EMPTY</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_STXEMPTY_SET)</td></tr>
<tr class="memdesc:gab07f975d548f1bb8fb33349f5331196f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target TX FIFO empty. All data in Transmit FIFO shifted out and transmit goes into idle mode. <br /></td></tr>
<tr class="separator:gab07f975d548f1bb8fb33349f5331196f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d52739e90a5a61dae0827ffa64d721a"><td class="memItemLeft" align="right" valign="top"><a id="ga8d52739e90a5a61dae0827ffa64d721a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga8d52739e90a5a61dae0827ffa64d721a">DL_I2C_INTERRUPT_TARGET_START</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SSTART_SET)</td></tr>
<tr class="memdesc:ga8d52739e90a5a61dae0827ffa64d721a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Start Condition detected. <br /></td></tr>
<tr class="separator:ga8d52739e90a5a61dae0827ffa64d721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b280dee2bf9ac696e87cbed1df03680"><td class="memItemLeft" align="right" valign="top"><a id="ga4b280dee2bf9ac696e87cbed1df03680"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga4b280dee2bf9ac696e87cbed1df03680">DL_I2C_INTERRUPT_TARGET_STOP</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SSTOP_SET)</td></tr>
<tr class="memdesc:ga4b280dee2bf9ac696e87cbed1df03680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Stop Condition detected. <br /></td></tr>
<tr class="separator:ga4b280dee2bf9ac696e87cbed1df03680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a20dae631ea59e43f0a810c62c6945"><td class="memItemLeft" align="right" valign="top"><a id="ga26a20dae631ea59e43f0a810c62c6945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga26a20dae631ea59e43f0a810c62c6945">DL_I2C_INTERRUPT_TARGET_GENERAL_CALL</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SGENCALL_SET)</td></tr>
<tr class="memdesc:ga26a20dae631ea59e43f0a810c62c6945"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Call Interrupt. <br /></td></tr>
<tr class="separator:ga26a20dae631ea59e43f0a810c62c6945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7b4b8add04e0677b08372758aa1f49"><td class="memItemLeft" align="right" valign="top"><a id="ga2b7b4b8add04e0677b08372758aa1f49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga2b7b4b8add04e0677b08372758aa1f49">DL_I2C_INTERRUPT_TARGET_EVENT1_DMA_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SDMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga2b7b4b8add04e0677b08372758aa1f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target DMA Done on Event 1 Publisher. <br /></td></tr>
<tr class="separator:ga2b7b4b8add04e0677b08372758aa1f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0546c763dcb7ac9c7893870569f832a"><td class="memItemLeft" align="right" valign="top"><a id="gaf0546c763dcb7ac9c7893870569f832a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gaf0546c763dcb7ac9c7893870569f832a">DL_I2C_INTERRUPT_TARGET_EVENT2_DMA_DONE</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SDMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:gaf0546c763dcb7ac9c7893870569f832a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target DMA Done on Event 2 Publisher. <br /></td></tr>
<tr class="separator:gaf0546c763dcb7ac9c7893870569f832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546fda7da17215fb7a38f99d9950754e"><td class="memItemLeft" align="right" valign="top"><a id="ga546fda7da17215fb7a38f99d9950754e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga546fda7da17215fb7a38f99d9950754e">DL_I2C_INTERRUPT_TARGET_PEC_RX_ERROR</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SPEC_RX_ERR_SET)</td></tr>
<tr class="memdesc:ga546fda7da17215fb7a38f99d9950754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target SMBus/PMBus PEC Receive Error Interrupt. <br /></td></tr>
<tr class="separator:ga546fda7da17215fb7a38f99d9950754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca74000a3d783d465a41b9e71a06a6e9"><td class="memItemLeft" align="right" valign="top"><a id="gaca74000a3d783d465a41b9e71a06a6e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#gaca74000a3d783d465a41b9e71a06a6e9">DL_I2C_INTERRUPT_TARGET_TXFIFO_UNDERFLOW</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_STX_UNFL_SET)</td></tr>
<tr class="memdesc:gaca74000a3d783d465a41b9e71a06a6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target TX FIFO Underflow Interrupt. <br /></td></tr>
<tr class="separator:gaca74000a3d783d465a41b9e71a06a6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e18b2b8f421d7ddcdcb872897e5e95"><td class="memItemLeft" align="right" valign="top"><a id="ga72e18b2b8f421d7ddcdcb872897e5e95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga72e18b2b8f421d7ddcdcb872897e5e95">DL_I2C_INTERRUPT_TARGET_RXFIFO_OVERFLOW</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SRX_OVFL_SET)</td></tr>
<tr class="memdesc:ga72e18b2b8f421d7ddcdcb872897e5e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target RX FIFO Overflow Interrupt. <br /></td></tr>
<tr class="separator:ga72e18b2b8f421d7ddcdcb872897e5e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f85290fe5568f21ace709d0db6c982b"><td class="memItemLeft" align="right" valign="top"><a id="ga6f85290fe5568f21ace709d0db6c982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga6f85290fe5568f21ace709d0db6c982b">DL_I2C_INTERRUPT_TARGET_ARBITRATION_LOST</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_SARBLOST_SET)</td></tr>
<tr class="memdesc:ga6f85290fe5568f21ace709d0db6c982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Arbitration Lost Interrupt. <br /></td></tr>
<tr class="separator:ga6f85290fe5568f21ace709d0db6c982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd5c4ef0d4a21c2c684aa4efb44f276"><td class="memItemLeft" align="right" valign="top"><a id="ga3fd5c4ef0d4a21c2c684aa4efb44f276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga3fd5c4ef0d4a21c2c684aa4efb44f276">DL_I2C_TARGET_INTERRUPT_OVERFLOW</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_INTR_OVFL_SET)</td></tr>
<tr class="memdesc:ga3fd5c4ef0d4a21c2c684aa4efb44f276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Overflow Interrupt. Occurs when Target START or STOP interrupts overflow (i.e. occurs twice without being serviced) <br /></td></tr>
<tr class="separator:ga3fd5c4ef0d4a21c2c684aa4efb44f276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3792c6f531f8ff81b76d2b5a9d89b6bf"><td class="memItemLeft" align="right" valign="top"><a id="ga3792c6f531f8ff81b76d2b5a9d89b6bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga3792c6f531f8ff81b76d2b5a9d89b6bf">DL_I2C_INTERRUPT_TIMEOUT_A</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_TIMEOUTA_SET)</td></tr>
<tr class="memdesc:ga3792c6f531f8ff81b76d2b5a9d89b6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout A Interrupt. <br /></td></tr>
<tr class="separator:ga3792c6f531f8ff81b76d2b5a9d89b6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5a7c7b224e6e89e4191f466342e67c"><td class="memItemLeft" align="right" valign="top"><a id="ga1a5a7c7b224e6e89e4191f466342e67c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_c___i_n_t_e_r_r_u_p_t.html#ga1a5a7c7b224e6e89e4191f466342e67c">DL_I2C_INTERRUPT_TIMEOUT_B</a>&#160;&#160;&#160;(I2C_CPU_INT_IMASK_TIMEOUTB_SET)</td></tr>
<tr class="memdesc:ga1a5a7c7b224e6e89e4191f466342e67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout B Interrupt. <br /></td></tr>
<tr class="separator:ga1a5a7c7b224e6e89e4191f466342e67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">Â© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
