Analysis & Synthesis report for RISCV_5StagePipelined_Processor
Wed Aug 14 02:53:52 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Aug 14 02:53:52 2024              ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; RISCV_5StagePipelined_Processor                ;
; Top-level Entity Name              ; RISCV_5StagePipelined_Processor                ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                        ;
+------------------------------------------------------------------+---------------------------------+---------------------------------+
; Option                                                           ; Setting                         ; Default Value                   ;
+------------------------------------------------------------------+---------------------------------+---------------------------------+
; Device                                                           ; EP4CE115F29C7                   ;                                 ;
; Top-level entity name                                            ; RISCV_5StagePipelined_Processor ; RISCV_5StagePipelined_Processor ;
; Family name                                                      ; Cyclone IV E                    ; Cyclone V                       ;
; Use smart compilation                                            ; Off                             ; Off                             ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                              ; On                              ;
; Enable compact report table                                      ; Off                             ; Off                             ;
; Restructure Multiplexers                                         ; Auto                            ; Auto                            ;
; Create Debugging Nodes for IP Cores                              ; Off                             ; Off                             ;
; Preserve fewer node names                                        ; On                              ; On                              ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                          ; Enable                          ;
; Verilog Version                                                  ; Verilog_2001                    ; Verilog_2001                    ;
; VHDL Version                                                     ; VHDL_1993                       ; VHDL_1993                       ;
; State Machine Processing                                         ; Auto                            ; Auto                            ;
; Safe State Machine                                               ; Off                             ; Off                             ;
; Extract Verilog State Machines                                   ; On                              ; On                              ;
; Extract VHDL State Machines                                      ; On                              ; On                              ;
; Ignore Verilog initial constructs                                ; Off                             ; Off                             ;
; Iteration limit for constant Verilog loops                       ; 5000                            ; 5000                            ;
; Iteration limit for non-constant Verilog loops                   ; 250                             ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                              ; On                              ;
; Infer RAMs from Raw Logic                                        ; On                              ; On                              ;
; Parallel Synthesis                                               ; On                              ; On                              ;
; DSP Block Balancing                                              ; Auto                            ; Auto                            ;
; NOT Gate Push-Back                                               ; On                              ; On                              ;
; Power-Up Don't Care                                              ; On                              ; On                              ;
; Remove Redundant Logic Cells                                     ; Off                             ; Off                             ;
; Remove Duplicate Registers                                       ; On                              ; On                              ;
; Ignore CARRY Buffers                                             ; Off                             ; Off                             ;
; Ignore CASCADE Buffers                                           ; Off                             ; Off                             ;
; Ignore GLOBAL Buffers                                            ; Off                             ; Off                             ;
; Ignore ROW GLOBAL Buffers                                        ; Off                             ; Off                             ;
; Ignore LCELL Buffers                                             ; Off                             ; Off                             ;
; Ignore SOFT Buffers                                              ; On                              ; On                              ;
; Limit AHDL Integers to 32 Bits                                   ; Off                             ; Off                             ;
; Optimization Technique                                           ; Balanced                        ; Balanced                        ;
; Carry Chain Length                                               ; 70                              ; 70                              ;
; Auto Carry Chains                                                ; On                              ; On                              ;
; Auto Open-Drain Pins                                             ; On                              ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                             ; Off                             ;
; Auto ROM Replacement                                             ; On                              ; On                              ;
; Auto RAM Replacement                                             ; On                              ; On                              ;
; Auto DSP Block Replacement                                       ; On                              ; On                              ;
; Auto Shift Register Replacement                                  ; Auto                            ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                            ; Auto                            ;
; Auto Clock Enable Replacement                                    ; On                              ; On                              ;
; Strict RAM Replacement                                           ; Off                             ; Off                             ;
; Allow Synchronous Control Signals                                ; On                              ; On                              ;
; Force Use of Synchronous Clear Signals                           ; Off                             ; Off                             ;
; Auto RAM Block Balancing                                         ; On                              ; On                              ;
; Auto RAM to Logic Cell Conversion                                ; Off                             ; Off                             ;
; Auto Resource Sharing                                            ; Off                             ; Off                             ;
; Allow Any RAM Size For Recognition                               ; Off                             ; Off                             ;
; Allow Any ROM Size For Recognition                               ; Off                             ; Off                             ;
; Allow Any Shift Register Size For Recognition                    ; Off                             ; Off                             ;
; Use LogicLock Constraints during Resource Balancing              ; On                              ; On                              ;
; Ignore translate_off and synthesis_off directives                ; Off                             ; Off                             ;
; Timing-Driven Synthesis                                          ; On                              ; On                              ;
; Report Parameter Settings                                        ; On                              ; On                              ;
; Report Source Assignments                                        ; On                              ; On                              ;
; Report Connectivity Checks                                       ; On                              ; On                              ;
; Ignore Maximum Fan-Out Assignments                               ; Off                             ; Off                             ;
; Synchronization Register Chain Length                            ; 2                               ; 2                               ;
; Power Optimization During Synthesis                              ; Normal compilation              ; Normal compilation              ;
; HDL message level                                                ; Level2                          ; Level2                          ;
; Suppress Register Optimization Related Messages                  ; Off                             ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                            ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                            ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                             ; 100                             ;
; Clock MUX Protection                                             ; On                              ; On                              ;
; Auto Gated Clock Conversion                                      ; Off                             ; Off                             ;
; Block Design Naming                                              ; Auto                            ; Auto                            ;
; SDC constraint protection                                        ; Off                             ; Off                             ;
; Synthesis Effort                                                 ; Auto                            ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                              ; On                              ;
; Pre-Mapping Resynthesis Optimization                             ; Off                             ; Off                             ;
; Analysis & Synthesis Message Level                               ; Medium                          ; Medium                          ;
; Disable Register Merging Across Hierarchies                      ; Auto                            ; Auto                            ;
; Resource Aware Inference For Block RAM                           ; On                              ; On                              ;
+------------------------------------------------------------------+---------------------------------+---------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Aug 14 02:53:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file imem.v
    Info (12023): Found entity 1: IMem File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v Line: 1
    Info (12023): Found entity 2: Memory_instruction_tb File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: DMem File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: hazard_unit File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v Line: 1
Warning (12019): Can't analyze file -- file stage_IF.v is missing
Warning (12019): Can't analyze file -- file stage_ID.v is missing
Warning (12019): Can't analyze file -- file stage_EX.v is missing
Warning (12019): Can't analyze file -- file stage_MEM.v is missing
Warning (12019): Can't analyze file -- file stage_WB.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_if_id.v
    Info (12023): Found entity 1: reg_IF_ID File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_id_ex.v
    Info (12023): Found entity 1: reg_ID_EX File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_ex_mem.v
    Info (12023): Found entity 1: reg_EX_MEM File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_mem_wb.v
    Info (12023): Found entity 1: reg_MEM_WB File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_decoder File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: main_decoder File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_ext.v
    Info (12023): Found entity 1: imm_ext File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor.v
    Info (12023): Found entity 1: RISCV_5StagePipelined_Processor File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: mux_2 File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor_tb.v
    Info (12023): Found entity 1: RISCV_5StagePipelined_Processor_tb File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v Line: 2
Error (10170): Verilog HDL syntax error at load_store_unit.sv(335) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 335
Error (10170): Verilog HDL syntax error at load_store_unit.sv(353) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 353
Error (10170): Verilog HDL syntax error at load_store_unit.sv(529) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 529
Error (10170): Verilog HDL syntax error at load_store_unit.sv(571) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 571
Error (10170): Verilog HDL syntax error at load_store_unit.sv(574) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 574
Critical Warning (10191): Verilog HDL Compiler Directive warning at load_store_unit.sv(595): text macro "DV_FCOV_SIGNAL" is undefined File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 595
Error (10170): Verilog HDL syntax error at load_store_unit.sv(595) near text: "(";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 595
Error (10170): Verilog HDL syntax error at load_store_unit.sv(595) near text: "(";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 595
Error (10170): Verilog HDL syntax error at load_store_unit.sv(596) near text: "(";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 596
Error (10759): Verilog HDL error at load_store_unit.sv(597): object lsu_req_i declared in a list of port declarations cannot be redeclared within the module body File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 597
Error (10170): Verilog HDL syntax error at load_store_unit.sv(597) near text: "&";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 597
Error (10170): Verilog HDL syntax error at load_store_unit.sv(599) near text: "(";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 599
Error (10170): Verilog HDL syntax error at load_store_unit.sv(601) near text: "(";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 601
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(601): identifier "WAIT_GNT_MIS" is already declared in the present scope File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 601
Error (10170): Verilog HDL syntax error at load_store_unit.sv(603) near text: "(";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 603
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(603): identifier "WAIT_RVALID_MIS_GNTS_DONE" is already declared in the present scope File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 603
Critical Warning (10191): Verilog HDL Compiler Directive warning at load_store_unit.sv(610): text macro "ASSERT" is undefined File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 610
Critical Warning (10191): Verilog HDL Compiler Directive warning at load_store_unit.sv(612): text macro "ASSERT_KNOWN" is undefined File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 612
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(612): identifier "rdata_offset_q" is already declared in the present scope File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 612
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(613): identifier "data_type_q" is already declared in the present scope File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 613
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(614): identifier "ls_fsm_cs" is already declared in the present scope File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 614
Error (10149): Verilog HDL Declaration error at load_store_unit.sv(615): identifier "WAIT_GNT_MIS" is already declared in the present scope File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/load_store_unit.sv Line: 615
Info (12021): Found 0 design units, including 0 entities, in source file load_store_unit.sv
Info (144001): Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/output_files/RISCV_5StagePipelined_Processor.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 9 warnings
    Error: Peak virtual memory: 4727 megabytes
    Error: Processing ended: Wed Aug 14 02:53:52 2024
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/output_files/RISCV_5StagePipelined_Processor.map.smsg.


