
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034777                       # Number of seconds simulated
sim_ticks                                 34776752913                       # Number of ticks simulated
final_tick                               606279676032                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293156                       # Simulator instruction rate (inst/s)
host_op_rate                                   375485                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2195950                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927208                       # Number of bytes of host memory used
host_seconds                                 15836.77                       # Real time elapsed on the host
sim_insts                                  4642639988                       # Number of instructions simulated
sim_ops                                    5946469322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2594176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1407104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       978048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2106368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7093632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2795648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2795648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20267                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10993                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7641                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16456                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 55419                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21841                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21841                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74595118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40461052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        73612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28123615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60568277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               203976260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        73612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             228198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80388414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80388414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80388414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74595118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40461052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        73612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28123615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60568277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              284364674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83397490                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28439775                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24869319                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803196                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14218825                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13680680                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044461                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56936                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33546918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158253709                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28439775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15725141                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32576240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8856199                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4560908                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16536615                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77726824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.343559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.164568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45150584     58.09%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614004      2.08%     60.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950328      3.80%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770552      3.56%     67.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559358      5.87%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4754404      6.12%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125735      1.45%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847626      1.09%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954233     17.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77726824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341015                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.897584                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34614052                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4422531                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31527154                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125527                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7037550                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092649                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177041451                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7037550                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36073037                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1912898                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       468056                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183956                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2051318                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172385128                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690048                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       849319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228878412                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784623774                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784623774                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79982240                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20335                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5441623                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26529878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96113                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1837433                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163163962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137722622                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183722                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48947211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134389545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77726824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27312004     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14457301     18.60%     53.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12499215     16.08%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669019      9.87%     79.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8040911     10.35%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4716852      6.07%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2091993      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556260      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383269      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77726824                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         539939     66.11%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175619     21.50%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101220     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108016791     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085190      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23712058     17.22%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898662      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137722622                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.651400                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816778                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    354172568                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212131464                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133228072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138539400                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339328                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7599807                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409285                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7037550                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1265567                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64871                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163183827                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191244                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26529878                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762640                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          255                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061845                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022485                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135150089                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22789892                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572533                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27568485                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20423926                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778593                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.620553                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133377367                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133228072                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81833163                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199702564                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597507                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409775                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49572943                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807953                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70689274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607197                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.313429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32875477     46.51%     46.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847598     21.00%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309306     11.75%     79.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2818552      3.99%     83.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696829      3.82%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1118531      1.58%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999110      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875880      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147991      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70689274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147991                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229725811                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333412187                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5670666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.833975                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.833975                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.199077                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.199077                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625184131                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174626083                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182505228                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83397490                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29625321                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24154649                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1978883                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12490176                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11570042                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3195319                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87565                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29638963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             162720986                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29625321                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14765361                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36137810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10514015                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6074863                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14632059                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       960901                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     80362449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.285194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44224639     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2391848      2.98%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4453837      5.54%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4457815      5.55%     69.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2757634      3.43%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2210187      2.75%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1376893      1.71%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1289059      1.60%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17200537     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     80362449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355230                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.951150                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30906689                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6016592                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34715581                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       213270                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8510316                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5010184                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          459                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195222924                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2133                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8510316                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33148704                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         968116                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1975851                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32643387                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3116071                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188248097                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1299977                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       950817                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    264418140                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    878156693                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    878156693                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163458723                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100959404                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33553                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16094                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8661356                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17412823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8879627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111410                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3044087                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177474277                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141361749                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278650                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60031636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183597338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     80362449                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28173225     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17262634     21.48%     56.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11401218     14.19%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7466951      9.29%     80.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7874730      9.80%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3786985      4.71%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3015186      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       681295      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       700225      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     80362449                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         881053     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166888     13.74%     86.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       166428     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118243831     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1898920      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16094      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13677950      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7524954      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141361749                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695036                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1214369                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    364578965                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    237538423                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138123983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142576118                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       439336                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6757090                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2129355                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8510316                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         500108                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        84781                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177506472                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       352554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17412823                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8879627                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16094                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1239960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1096796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2336756                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139487602                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13046275                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1874146                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20393481                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19775791                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7347206                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.672564                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138167708                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138123983                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88030158                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252648942                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.656213                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348429                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95198333                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117216935                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60289951                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2002591                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     71852133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27857903     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19862843     27.64%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8255546     11.49%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4111398      5.72%     83.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4104111      5.71%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1657954      2.31%     91.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1662604      2.31%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891224      1.24%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3448550      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     71852133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95198333                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117216935                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17406002                       # Number of memory references committed
system.switch_cpus1.commit.loads             10655730                       # Number of loads committed
system.switch_cpus1.commit.membars              16094                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16919100                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105603346                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2417640                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3448550                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245910469                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363529773                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3035041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95198333                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117216935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95198333                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.876039                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.876039                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.141501                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.141501                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626595737                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191900894                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179336457                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32188                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83397490                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30606842                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24975665                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2042187                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12933799                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12082177                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3165281                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89854                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31714137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             166331004                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30606842                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15247458                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36067036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10651851                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6699099                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15439722                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       787477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83072986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47005950     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2944446      3.54%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4446884      5.35%     65.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3071994      3.70%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2158068      2.60%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2109029      2.54%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1265476      1.52%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2719487      3.27%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17351652     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83072986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367000                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994437                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32617051                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6922093                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34436270                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       505291                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8592268                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5153113                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          514                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199195229                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2442                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8592268                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34436701                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         481233                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3811568                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33084923                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2666282                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193260853                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1118095                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       905541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    270956544                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    899578174                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    899578174                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166973167                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103983355                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34766                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16629                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7934103                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17753811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9072885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113074                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2731740                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180172096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143957997                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       287533                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60022396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183672925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83072986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.732910                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914008                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30973272     37.28%     37.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16219501     19.52%     56.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11720568     14.11%     70.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7777782      9.36%     80.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7851250      9.45%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3784541      4.56%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3349063      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       634141      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       762868      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83072986                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         781609     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        155597     14.14%     85.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163324     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120394249     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1822496      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16566      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14162237      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7562449      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143957997                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726167                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1100535                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007645                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372377048                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240228160                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139973774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145058532                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       452369                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6888266                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2169250                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8592268                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         249605                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47677                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180205292                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       628701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17753811                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9072885                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16628                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1242397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1113100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2355497                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141311929                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13236592                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2646068                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20615668                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20084093                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7379076                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.694439                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140034670                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139973774                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90679468                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        257554280                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.678393                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352079                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97109697                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119698168                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60507335                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2058388                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74480718                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607103                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163681                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29705077     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20758624     27.87%     67.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7847616     10.54%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4399725      5.91%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3714360      4.99%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1662625      2.23%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1589967      2.13%     93.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1087022      1.46%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3715702      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74480718                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97109697                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119698168                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17769180                       # Number of memory references committed
system.switch_cpus2.commit.loads             10865545                       # Number of loads committed
system.switch_cpus2.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17360916                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107759632                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473302                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3715702                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250970519                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369008806                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 324504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97109697                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119698168                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97109697                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858797                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858797                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164420                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164420                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634707569                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194629896                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      183129884                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                83397490                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28811190                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23443968                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1924888                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12246369                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11358134                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2963369                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        84711                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31860239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             157336765                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28811190                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14321503                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33055738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9882010                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6575568                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15567887                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       764623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79415572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46359834     58.38%     58.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1779972      2.24%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2315748      2.92%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3504712      4.41%     67.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3402745      4.28%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2585576      3.26%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1541873      1.94%     77.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2309708      2.91%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15615404     19.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79415572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345468                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.886589                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32914146                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6467807                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31860175                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       249645                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7923797                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4880562                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     188228665                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7923797                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34653825                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1010643                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2917554                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30329245                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2580506                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     182754566                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1081                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1115772                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       809304                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          247                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    254628599                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    851124403                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    851124403                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    158317886                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        96310642                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38607                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21810                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7289755                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16940785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8972134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       173452                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3007669                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         169869027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136827244                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       253716                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55254885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    168024719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5883                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79415572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.722927                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893900                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28578825     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17127179     21.57%     57.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11083877     13.96%     71.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7523241      9.47%     80.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7050685      8.88%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3763264      4.74%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2767197      3.48%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       830086      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       691218      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79415572                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         671525     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138447     14.27%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160297     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    113860281     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1933731      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15455      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13508230      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7509547      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136827244                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.640664                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             970277                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007091                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    354294052                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    225161496                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132983086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137797521                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       461261                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6493534                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1934                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          827                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2276344                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          568                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7923797                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         614464                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91848                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    169905822                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1126400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16940785                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8972134                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21339                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          827                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1177988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1083722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2261710                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134202773                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12711781                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2624470                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20054701                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18797177                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7342920                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.609194                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133018206                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132983086                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85440700                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        239951584                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.594569                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356075                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92720705                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    113957135                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55948917                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30912                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1956628                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71491775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.593989                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141777                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28497349     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20108745     28.13%     67.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7403401     10.36%     78.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4238333      5.93%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3542178      4.95%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1755895      2.46%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1723807      2.41%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       740976      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3481091      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71491775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92720705                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     113957135                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17143038                       # Number of memory references committed
system.switch_cpus3.commit.loads             10447248                       # Number of loads committed
system.switch_cpus3.commit.membars              15456                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16344817                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102716134                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2325224                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3481091                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           237916736                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          347740104                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3981918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92720705                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            113957135                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92720705                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.899448                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.899448                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.111793                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.111793                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       603922424                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183671543                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      173846556                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30912                       # number of misc regfile writes
system.l20.replacements                         20290                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125717                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22338                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.627943                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.987810                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.035596                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1729.930712                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           292.045882                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000506                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.844693                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142601                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29370                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29370                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6871                       # number of Writeback hits
system.l20.Writeback_hits::total                 6871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29370                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29370                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29370                       # number of overall hits
system.l20.overall_hits::total                  29370                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20267                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20282                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20267                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20282                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20267                       # number of overall misses
system.l20.overall_misses::total                20282                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3288190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3248086328                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3251374518                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3288190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3248086328                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3251374518                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3288190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3248086328                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3251374518                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49637                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49652                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49637                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49652                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49637                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49652                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.408304                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.408483                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.408304                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.408483                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.408304                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.408483                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 219212.666667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160264.781566                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160308.377773                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 219212.666667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160264.781566                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160308.377773                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 219212.666667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160264.781566                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160308.377773                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3064                       # number of writebacks
system.l20.writebacks::total                     3064                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20267                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20282                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20267                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20282                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20267                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20282                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3114993                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3016684052                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3019799045                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3114993                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3016684052                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3019799045                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3114993                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3016684052                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3019799045                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.408304                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.408483                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.408304                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.408483                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.408304                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.408483                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207666.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148847.093896                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148890.594862                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 207666.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148847.093896                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148890.594862                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 207666.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148847.093896                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148890.594862                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11014                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          199501                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13062                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.273388                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.747200                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.817808                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1509.894811                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           511.540181                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012084                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000888                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.737253                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.249775                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        26012                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  26012                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8473                       # number of Writeback hits
system.l21.Writeback_hits::total                 8473                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        26012                       # number of demand (read+write) hits
system.l21.demand_hits::total                   26012                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        26012                       # number of overall hits
system.l21.overall_hits::total                  26012                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10993                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11007                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10993                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11007                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10993                       # number of overall misses
system.l21.overall_misses::total                11007                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2619380                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1845332230                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1847951610                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2619380                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1845332230                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1847951610                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2619380                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1845332230                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1847951610                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37005                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37019                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8473                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8473                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37005                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37019                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37005                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37019                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.297068                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.297334                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.297068                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.297334                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.297068                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.297334                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 187098.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 167864.298190                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 167888.762606                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 187098.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 167864.298190                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 167888.762606                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 187098.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 167864.298190                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 167888.762606                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4950                       # number of writebacks
system.l21.writebacks::total                     4950                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10993                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11007                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10993                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11007                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10993                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11007                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2458026                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1718406696                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1720864722                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2458026                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1718406696                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1720864722                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2458026                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1718406696                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1720864722                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.297068                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.297334                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.297068                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.297334                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.297068                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.297334                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175573.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156318.265806                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 156342.756609                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 175573.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 156318.265806                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 156342.756609                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 175573.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 156318.265806                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 156342.756609                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7663                       # number of replacements
system.l22.tagsinuse                      2047.905161                       # Cycle average of tags in use
system.l22.total_refs                          211994                       # Total number of references to valid blocks.
system.l22.sampled_refs                          9711                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.830296                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.509384                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.661089                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1355.771435                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           650.963253                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018315                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001788                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.661998                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.317853                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        24661                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  24662                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            7856                       # number of Writeback hits
system.l22.Writeback_hits::total                 7856                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        24661                       # number of demand (read+write) hits
system.l22.demand_hits::total                   24662                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        24661                       # number of overall hits
system.l22.overall_hits::total                  24662                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7621                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7641                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7641                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7661                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7641                       # number of overall misses
system.l22.overall_misses::total                 7661                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3738350                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1292653553                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1296391903                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3375170                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3375170                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3738350                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1296028723                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1299767073                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3738350                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1296028723                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1299767073                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        32282                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              32303                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         7856                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             7856                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        32302                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               32323                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        32302                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              32323                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.236076                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.236541                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.236549                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.237014                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.236549                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.237014                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 186917.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169617.314394                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169662.596911                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 168758.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 168758.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 186917.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169615.066483                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169660.236653                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 186917.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169615.066483                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169660.236653                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4229                       # number of writebacks
system.l22.writebacks::total                     4229                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7621                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7641                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7641                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7661                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7641                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7661                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3509085                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1205606969                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1209116054                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3148570                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3148570                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3509085                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1208755539                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1212264624                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3509085                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1208755539                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1212264624                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.236076                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.236541                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.236549                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.237014                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.236549                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.237014                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175454.250000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158195.377116                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158240.551498                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 157428.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 157428.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 175454.250000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158193.369847                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158238.431536                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 175454.250000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158193.369847                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158238.431536                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         16476                       # number of replacements
system.l23.tagsinuse                      2047.999467                       # Cycle average of tags in use
system.l23.total_refs                          217465                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18524                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.739635                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.279197                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.294080                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1636.995936                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           393.430254                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.007949                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000632                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.799314                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.192105                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31869                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31869                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           18017                       # number of Writeback hits
system.l23.Writeback_hits::total                18017                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31869                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31869                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31869                       # number of overall hits
system.l23.overall_hits::total                  31869                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        16456                       # number of ReadReq misses
system.l23.ReadReq_misses::total                16469                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        16456                       # number of demand (read+write) misses
system.l23.demand_misses::total                 16469                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        16456                       # number of overall misses
system.l23.overall_misses::total                16469                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1948859                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2511265521                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2513214380                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1948859                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2511265521                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2513214380                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1948859                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2511265521                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2513214380                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48325                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48338                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        18017                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            18017                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48325                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48338                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48325                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48338                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340528                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340705                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340528                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340705                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340528                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340705                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 149912.230769                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152604.856648                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152602.731192                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 149912.230769                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152604.856648                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152602.731192                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 149912.230769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152604.856648                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152602.731192                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                9598                       # number of writebacks
system.l23.writebacks::total                     9598                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        16456                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           16469                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        16456                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            16469                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        16456                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           16469                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1799902                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2323360702                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2325160604                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1799902                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2323360702                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2325160604                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1799902                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2323360702                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2325160604                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340528                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340705                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340528                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340705                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340528                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340705                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       138454                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141186.236145                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141184.079422                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       138454                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141186.236145                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141184.079422                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       138454                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141186.236145                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141184.079422                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.986228                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016568709                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875588.023985                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.986228                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024016                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868568                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16536595                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16536595                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16536595                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16536595                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16536595                       # number of overall hits
system.cpu0.icache.overall_hits::total       16536595                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4863438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4863438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4863438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4863438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4863438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4863438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16536615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16536615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16536615                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16536615                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16536615                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16536615                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 243171.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 243171.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 243171.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 243171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 243171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 243171.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3303467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3303467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3303467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3303467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3303467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3303467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 220231.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 220231.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 220231.133333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49637                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455647                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49893                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4939.683863                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.452423                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.547577                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825986                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174014                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672873                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006365                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006365                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006365                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006365                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       173927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       173927                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       173927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        173927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       173927                       # number of overall misses
system.cpu0.dcache.overall_misses::total       173927                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19571059076                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19571059076                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19571059076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19571059076                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19571059076                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19571059076                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20846800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20846800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25180292                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25180292                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25180292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25180292                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008343                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006907                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006907                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006907                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006907                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112524.559591                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112524.559591                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112524.559591                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112524.559591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112524.559591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112524.559591                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6871                       # number of writebacks
system.cpu0.dcache.writebacks::total             6871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       124290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       124290                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       124290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       124290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       124290                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       124290                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49637                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49637                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49637                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49637                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3478978914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3478978914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3478978914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3478978914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3478978914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3478978914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70088.420211                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70088.420211                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 70088.420211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70088.420211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 70088.420211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70088.420211                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995857                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099271727                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374236.991361                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995857                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14632043                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14632043                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14632043                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14632043                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14632043                       # number of overall hits
system.cpu1.icache.overall_hits::total       14632043                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2991025                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2991025                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2991025                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2991025                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2991025                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2991025                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14632059                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14632059                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14632059                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14632059                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14632059                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14632059                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186939.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186939.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186939.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186939.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186939.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186939.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2633380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2633380                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2633380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2633380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2633380                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2633380                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188098.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 188098.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 188098.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37005                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181264204                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37261                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4864.716567                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.455371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.544629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908029                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091971                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9956972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9956972                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6718602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6718602                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16094                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16094                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16094                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16094                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16675574                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16675574                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16675574                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16675574                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95793                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95793                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95793                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95793                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95793                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7781620545                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7781620545                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7781620545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7781620545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7781620545                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7781620545                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10052765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10052765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6718602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6718602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16771367                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16771367                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16771367                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16771367                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009529                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005712                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005712                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 81233.707526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81233.707526                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 81233.707526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81233.707526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 81233.707526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81233.707526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8473                       # number of writebacks
system.cpu1.dcache.writebacks::total             8473                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58788                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58788                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58788                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58788                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37005                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37005                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37005                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2020039788                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2020039788                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2020039788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2020039788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2020039788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2020039788                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54588.293150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54588.293150                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 54588.293150                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54588.293150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 54588.293150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54588.293150                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.164866                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103380982                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362700.175589                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.164866                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.029110                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15439695                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15439695                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15439695                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15439695                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15439695                       # number of overall hits
system.cpu2.icache.overall_hits::total       15439695                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            27                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.cpu2.icache.overall_misses::total           27                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5221124                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5221124                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5221124                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5221124                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5221124                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5221124                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15439722                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15439722                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15439722                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15439722                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15439722                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15439722                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 193374.962963                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 193374.962963                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 193374.962963                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 193374.962963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 193374.962963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 193374.962963                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3766600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3766600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3766600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3766600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3766600                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3766600                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 179361.904762                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 179361.904762                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 179361.904762                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 179361.904762                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 179361.904762                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 179361.904762                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 32302                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176569053                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32558                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5423.215584                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.970702                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.029298                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10080142                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10080142                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6870075                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6870075                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16601                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16601                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16566                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16566                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16950217                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16950217                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16950217                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16950217                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        65109                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        65109                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          158                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        65267                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         65267                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        65267                       # number of overall misses
system.cpu2.dcache.overall_misses::total        65267                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3658784590                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3658784590                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30096230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30096230                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3688880820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3688880820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3688880820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3688880820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10145251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10145251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6870233                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6870233                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17015484                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17015484                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17015484                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17015484                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006418                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006418                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000023                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000023                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003836                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003836                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003836                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003836                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56194.759403                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56194.759403                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 190482.468354                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 190482.468354                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 56519.846477                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56519.846477                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 56519.846477                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56519.846477                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          522                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          522                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7856                       # number of writebacks
system.cpu2.dcache.writebacks::total             7856                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32827                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32827                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          138                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32965                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32965                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32965                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32965                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        32282                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        32282                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        32302                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32302                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        32302                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32302                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1481317168                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1481317168                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3414771                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3414771                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1484731939                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1484731939                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1484731939                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1484731939                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45886.784214                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45886.784214                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 170738.550000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 170738.550000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45964.087022                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45964.087022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45964.087022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45964.087022                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997058                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100621061                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218994.074597                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997058                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15567866                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15567866                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15567866                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15567866                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15567866                       # number of overall hits
system.cpu3.icache.overall_hits::total       15567866                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3053547                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3053547                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3053547                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3053547                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3053547                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3053547                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15567887                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15567887                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15567887                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15567887                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15567887                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15567887                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       145407                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       145407                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       145407                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       145407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       145407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       145407                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1961859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1961859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1961859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1961859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1961859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1961859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 150912.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 150912.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 150912.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48325                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185447850                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48581                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3817.291740                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.562389                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.437611                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912353                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087647                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9674050                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9674050                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6660761                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6660761                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16404                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16404                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15456                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15456                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16334811                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16334811                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16334811                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16334811                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122381                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122381                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3229                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3229                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125610                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125610                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125610                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125610                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10180799373                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10180799373                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    460872249                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    460872249                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10641671622                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10641671622                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10641671622                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10641671622                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9796431                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9796431                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6663990                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6663990                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15456                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15456                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16460421                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16460421                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16460421                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16460421                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012492                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000485                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000485                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007631                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007631                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007631                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007631                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 83189.378850                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83189.378850                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 142729.095386                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142729.095386                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84719.939670                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84719.939670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84719.939670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84719.939670                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2671403                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 148411.277778                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18017                       # number of writebacks
system.cpu3.dcache.writebacks::total            18017                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74056                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74056                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3229                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3229                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77285                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77285                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48325                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48325                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48325                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48325                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48325                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48325                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2786509437                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2786509437                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2786509437                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2786509437                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2786509437                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2786509437                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57661.861086                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57661.861086                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57661.861086                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57661.861086                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57661.861086                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57661.861086                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
