<div align="center">

# ğŸ–¥ï¸ Computer Organization and Design
### *Organosi kai Sxediash Ypologistwn*

[![Course](https://img.shields.io/badge/Course-Computer%20Architecture-blue?style=for-the-badge)](https://github.com)
[![Language](https://img.shields.io/badge/Assembly-MIPS-red?style=for-the-badge)](https://github.com)
[![HDL](https://img.shields.io/badge/HDL-Verilog-green?style=for-the-badge)](https://github.com)
[![Parallel](https://img.shields.io/badge/Parallel-OpenMP-orange?style=for-the-badge)](https://github.com)

*Comprehensive lab assignments covering fundamental concepts in computer engineering*

---

</div>

## ğŸ“‹ Table of Contents

- [ğŸ“š Course Overview](#-course-overview)
- [ğŸ› ï¸ Prerequisites & Setup](#ï¸-prerequisites--setup)
- [ğŸ”¬ Laboratory Assignments](#-laboratory-assignments)
- [ğŸ—ï¸ Build & Compilation](#ï¸-build--compilation)
- [ğŸ“Š Performance Guidelines](#-performance-guidelines)
- [ğŸ“– Documentation](#-documentation)
- [ğŸ‘¥ Contributors](#-contributors)
- [ğŸš€ Quick Start](#-quick-start)

---

## ğŸ“š Course Overview

<div align="center">

| **Domain** | **Technologies** | **Skills Developed** |
|------------|------------------|---------------------|
| ğŸ”§ **Low-Level Programming** | MIPS Assembly | System calls, bitwise operations, control flow |
| âš¡ **Digital Design** | Verilog HDL | Circuit design, simulation, verification |
| ğŸ–¥ï¸ **Computer Architecture** | Custom CPU Design | Instruction sets, control units, datapaths |
| ğŸš€ **High-Performance Computing** | C + OpenMP/pthreads | Parallel algorithms, optimization |
| ğŸ“ˆ **Performance Analysis** | Profiling Tools | Memory management, cache optimization |

</div>

### ğŸ¯ Learning Objectives

```mermaid
graph LR
    A[Assembly Programming] --> B[Digital Logic Design]
    B --> C[CPU Architecture]
    C --> D[Performance Optimization]
    D --> E[Parallel Computing]
```

---

## ğŸ› ï¸ Prerequisites & Setup

### ğŸ“¦ Required Software Stack

<details>
<summary><b>ğŸ”§ Development Tools (Click to expand)</b></summary>

| **Tool Category** | **Software** | **Purpose** |
|-------------------|--------------|-------------|
| **Assembly Simulation** | MARS/SPIM | MIPS program execution |
| **HDL Simulation** | Icarus Verilog | Verilog compilation & simulation |
| **Waveform Analysis** | GTKWave | Signal visualization |
| **C/C++ Development** | GCC + OpenMP | High-performance compilation |

</details>

### ğŸ§ Installation (Ubuntu/Debian)

```bash
# Update package repositories
sudo apt update && sudo apt upgrade -y

# Install Verilog development suite
sudo apt install -y iverilog gtkwave

# Install C/C++ development tools
sudo apt install -y gcc build-essential libomp-dev

# Install additional utilities
sudo apt install -y make git wget curl
```

### ğŸ Installation (macOS)

```bash
# Using Homebrew
brew install icarus-verilog gtkwave gcc
```

### ğŸªŸ Installation (Windows)

- Download MARS from [Missouri State University](http://courses.missouristate.edu/KenVollmar/mars/)
- Install [Icarus Verilog for Windows](http://bleyer.org/icarus/)
- Use WSL2 for Linux-compatible development

---

## ğŸ”¬ Laboratory Assignments

### ğŸ Lab 1: Assembly Programming Fundamentals
<div align="center">

![Assembly](https://img.shields.io/badge/Type-Assembly-red?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Beginner-green?style=flat-square)
![Duration](https://img.shields.io/badge/Duration-2%20weeks-blue?style=flat-square)

</div>

**ğŸ“ Files:** `ask1.asm`, `ask2.asm`

**ğŸ¯ Learning Goals:**
- Master MIPS assembly syntax and instruction set
- Implement bitwise operations and arithmetic
- Handle user input/output through system calls
- Develop efficient counting algorithms

**ğŸ’¡ Key Implementation:**
> **Leading Zero Counter** - Calculates the number of leading zeros in a 32-bit integer using bit manipulation techniques.

```bash
cd lab1
mars ask1.asm  # Run with MARS simulator
```

---

### ğŸ”„ Lab 2: Advanced Assembly Techniques
<div align="center">

![Assembly](https://img.shields.io/badge/Type-Assembly-red?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Intermediate-yellow?style=flat-square)
![Duration](https://img.shields.io/badge/Duration-2%20weeks-blue?style=flat-square)

</div>

**ğŸ“ Files:** `ask1.asm`, `ask2.asm`, `ex2.asm`

**ğŸ¯ Learning Goals:**
- Advanced MIPS programming patterns
- Subroutine design and stack management
- File I/O operations and error handling
- Complex algorithmic implementations

```bash
cd lab2
mars ask1.asm
```

---

### ğŸ¯ Lab 3: Assembly Mastery
<div align="center">

![Assembly](https://img.shields.io/badge/Type-Assembly-red?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Advanced-orange?style=flat-square)
![Duration](https://img.shields.io/badge/Duration-1%20week-blue?style=flat-square)

</div>

**ğŸ“ Files:** `ask1.asm`

**ğŸ¯ Learning Goals:**
- Assembly optimization techniques
- Complex problem-solving strategies
- Code efficiency and performance tuning

---

### âš¡ Lab 4: Digital Logic Design
<div align="center">

![Verilog](https://img.shields.io/badge/Type-Verilog-green?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Intermediate-yellow?style=flat-square)
![Duration](https://img.shields.io/badge/Duration-3%20weeks-blue?style=flat-square)

</div>

**ğŸ“ Files:** `library.v`, `testbench.v`, `Lab4.pdf`

**ğŸ¯ Learning Goals:**
- Verilog HDL syntax and modeling techniques
- Combinational and sequential circuit design
- Testbench development and verification
- Simulation and debugging workflows

```bash
cd lab4
iverilog -o test library.v testbench.v
vvp test
gtkwave tb_dumpfile.vcd  # Visualize waveforms
```

---

### ğŸ–¥ï¸ Lab 6: CPU Architecture Implementation
<div align="center">

![Verilog](https://img.shields.io/badge/Type-Verilog-green?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Advanced-orange?style=flat-square)
![Duration](https://img.shields.io/badge/Duration-4%20weeks-blue?style=flat-square)

</div>

**ğŸ“ Core Files:** `cpu.v`, `control.v`, `library.v`, `testbench.v`, `program.asm`

**ğŸ¯ Learning Goals:**
- Complete CPU design from scratch
- Control unit and datapath integration
- Instruction set architecture (ISA) implementation
- Assembly program execution verification

**ğŸ”§ Advanced Features:**
- âœ… Custom instruction set architecture
- âœ… Program memory initialization from hex files
- âœ… Comprehensive waveform analysis
- âœ… Automated build system with Makefile

```bash
cd lab6
make all  # One-command build, simulate, and visualize
```

**ğŸ” Manual Execution:**
```bash
iverilog -Wall -Winfloop -o lab6a.out control.v library.v cpu.v testbench.v
vvp lab6a.out
gtkwave tb_dumpfile.vcd waveform.gtkw
```

---

### ğŸš€ Lab 7: Enhanced CPU Architecture
<div align="center">

![Verilog](https://img.shields.io/badge/Type-Verilog-green?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Expert-red?style=flat-square)
![Duration](https://img.shields.io/badge/Duration-4%20weeks-blue?style=flat-square)

</div>

**ğŸ¯ Learning Goals:**
- Advanced CPU optimization techniques
- Extended instruction set implementation
- Performance enhancement strategies
- Complex control logic design

```bash
cd lab7
make all
```

---

### ğŸ”„ Lab 8: Parallel Programming - K-means Clustering
<div align="center">

![C](https://img.shields.io/badge/Type-C%20Programming-blue?style=flat-square)
![Parallel](https://img.shields.io/badge/Parallel-OpenMP-orange?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Advanced-orange?style=flat-square)

</div>

**ğŸ“ Core Files:** `kmeans.c`, `kmeans_omp2.c`, `qdbmp.c`, `qdbmp.h`

**ğŸ¯ Learning Goals:**
- Machine learning algorithm implementation
- Parallel programming with OpenMP and pthreads
- Image processing and BMP format handling
- Performance comparison and optimization

**ğŸ–¼ï¸ Features:**
- ğŸ¨ BMP image processing library
- âš¡ Multiple parallelization strategies
- ğŸ“Š Performance benchmarking tools
- ğŸ”§ Compiler optimization flags

```bash
cd lab8
# Standard sequential version
make all

# OpenMP parallel version
gcc -O3 -fopenmp -o kmeans_omp kmeans_omp2.c qdbmp.c

# Execute clustering
./kmeans input.bmp output.bmp 8      # 8 clusters
./kmeans_omp input.bmp output.bmp 8  # Parallel version
```

**ğŸ§ª Alternative Implementations:**
```bash
# Explore different parallelization approaches
cd multithreading_tries/
gcc -O3 -pthread -o kmeans_pthread kmeans_pthread.c ../qdbmp.c
```

---

### ğŸ“Š Lab 9: Performance Analysis & Memory Optimization
<div align="center">

![C](https://img.shields.io/badge/Type-C%20Programming-blue?style=flat-square)
![Performance](https://img.shields.io/badge/Focus-Performance-purple?style=flat-square)
![Difficulty](https://img.shields.io/badge/Difficulty-Advanced-orange?style=flat-square)

</div>

**ğŸ“ Files:** `lab9_program.c`, `getmemusage.c`, `loop1`, `loop2`

**ğŸ¯ Learning Goals:**
- Memory usage profiling and analysis
- Loop optimization and vectorization
- Cache efficiency and performance tuning
- Compiler optimization exploration

```bash
cd lab9
# Compile and run main program
gcc -O2 -o lab9_program lab9_program.c
./lab9_program

# Memory usage analysis
gcc -o getmemusage getmemusage.c
./getmemusage

# Performance comparison
time ./loop1 && time ./loop1_opt
time ./loop2 && time ./loop2_opt
```

---

## ğŸ—ï¸ Build & Compilation

### âš¡ Verilog HDL Projects

<details>
<summary><b>ğŸ”§ Compilation Commands</b></summary>

```bash
# Standard compilation with warnings
iverilog -Wall -Winfloop -o <output> <source_files.v>

# Execute simulation
vvp <output_file>

# Advanced simulation with timing
iverilog -g2012 -Wall -o <output> <source_files.v>

# Generate VCD for waveform analysis
# (ensure $dumpfile and $dumpvars in testbench)
gtkwave <waveform_file.vcd>
```

</details>

### ğŸš€ C/C++ Projects

<details>
<summary><b>ğŸ”§ Optimization Levels</b></summary>

```bash
# Debug build
gcc -g -Wall -std=c99 -o <executable> <source.c>

# Standard optimization
gcc -O2 -Wall -std=c99 -o <executable> <source.c>

# High-performance build
gcc -O3 -march=native -funroll-loops -o <executable> <source.c>

# OpenMP parallel compilation
gcc -O3 -fopenmp -Wall -std=c99 -o <executable> <source.c>

# Maximum optimization (use with caution)
gcc -Ofast -march=native -flto -o <executable> <source.c>
```

</details>

---

## ğŸ“Š Performance Guidelines

### ğŸ¯ Optimization Strategies

| **Lab Type** | **Focus Area** | **Key Techniques** |
|--------------|----------------|--------------------|
| **Assembly** | Instruction Efficiency | Register reuse, loop unrolling, branch prediction |
| **Verilog** | Hardware Resources | Timing analysis, resource sharing, pipeline design |
| **C Programs** | Computational Speed | Compiler flags, algorithmic optimization, parallelization |

### ğŸ“ˆ Benchmarking Best Practices

```bash
# Timing measurements
time ./program_name

# Memory profiling
valgrind --tool=massif ./program_name

# CPU profiling  
perf record ./program_name
perf report
```

---

## ğŸ“– Documentation

Each laboratory includes comprehensive documentation:

- ğŸ“‹ **Theoretical Background** - Concepts and principles
- ğŸ¯ **Implementation Requirements** - Detailed specifications
- ğŸ“Š **Expected Outputs** - Sample results and verification
- ğŸ“ˆ **Performance Analysis** - Optimization guidelines
- ğŸ”¬ **Testing Procedures** - Validation methodologies

---

## ğŸ‘¥ Contributors

<div align="center">

| **Author** | **Role** | **Contribution** |
|------------|----------|------------------|
| **Emmanouil Raftopoulos** | Co-Developer | Architecture design, Verilog implementation |
| **Charalampos Zachariadis** | Co-Developer | Assembly programming, C optimization |

</div>

---

## ğŸš€ Quick Start

### 1ï¸âƒ£ **Clone Repository**
```bash
git clone <repository-url>
cd organosi-main
```

### 2ï¸âƒ£ **Install Dependencies**
```bash
sudo apt install iverilog gtkwave gcc libomp-dev build-essential
```

### 3ï¸âƒ£ **Choose Your Lab**
```bash
cd lab[1-9]  # Navigate to desired lab
```

### 4ï¸âƒ£ **Follow Lab Instructions**
- Read the corresponding `Lab*.pdf` documentation
- Execute the provided build commands
- Analyze results and waveforms

### 5ï¸âƒ£ **Explore and Learn**
- Modify parameters and observe changes
- Compare different implementation approaches
- Benchmark performance improvements

---

<div align="center">

### ğŸ“ *Academic Excellence in Computer Engineering*

[![Made with â¤ï¸](https://img.shields.io/badge/Made%20with-â¤ï¸-red?style=for-the-badge)](https://github.com)

---

*"Understanding computers from the ground up - from electrons to algorithms"*

</div>