
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.62

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.27 source latency count[0]$_DFFE_PN0P_/CLK ^
  -0.28 target latency count[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net8 (net)
                  0.09    0.00    1.09 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.18    0.21    1.30 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    1.30 ^ count[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.30   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.07    0.14    0.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.28 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.25    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.07    0.17    0.19    0.39 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net2 (net)
                  0.17    0.00    0.39 v _31_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    0.59 v _31_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01_ (net)
                  0.07    0.00    0.59 v count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.07    0.14    0.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.27   clock reconvergence pessimism
                          0.05    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net8 (net)
                  0.09    0.00    1.09 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.18    0.21    1.30 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    1.30 ^ count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.09    0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.09    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.07    0.14   10.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.27   clock reconvergence pessimism
                          0.11   10.38   library recovery time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  9.08   slack (MET)


Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.07    0.14    0.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.22    0.53    0.80 ^ count[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net4 (net)
                  0.22    0.00    0.81 ^ _25_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.87 v _25_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _17_ (net)
                  0.08    0.00    0.87 v _41_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.24    1.12 v _41_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _18_ (net)
                  0.15    0.00    1.12 v _23_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.05    0.14    0.24    1.35 v _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _05_ (net)
                  0.14    0.00    1.36 v _24_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.15    1.51 v _24_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net7 (net)
                  0.05    0.00    1.51 v output6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.67    2.18 v output6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.13    0.00    2.18 v tc (out)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net8 (net)
                  0.09    0.00    1.09 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.18    0.21    1.30 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    1.30 ^ count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.09    0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.09    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.07    0.14   10.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.27   clock reconvergence pessimism
                          0.11   10.38   library recovery time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  9.08   slack (MET)


Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.07    0.14    0.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.22    0.53    0.80 ^ count[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net4 (net)
                  0.22    0.00    0.81 ^ _25_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.87 v _25_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _17_ (net)
                  0.08    0.00    0.87 v _41_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.24    1.12 v _41_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _18_ (net)
                  0.15    0.00    1.12 v _23_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.05    0.14    0.24    1.35 v _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _05_ (net)
                  0.14    0.00    1.36 v _24_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.15    1.51 v _24_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net7 (net)
                  0.05    0.00    1.51 v output6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.67    2.18 v output6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.13    0.00    2.18 v tc (out)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.531830310821533

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9042

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.28421512246131897

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9737

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.14    0.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    0.80 ^ count[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.87 v _25_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.12 v _41_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.24    1.35 v _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    1.49 ^ _30_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    1.65 ^ _31_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.65 ^ count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.65   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.14   10.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00   10.27 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.27   clock reconvergence pessimism
  -0.13   10.15   library setup time
          10.15   data required time
---------------------------------------------------------
          10.15   data required time
          -1.65   data arrival time
---------------------------------------------------------
           8.50   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.14    0.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.28 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.71 v count[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.80 ^ _39_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.86 v _40_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.86 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.14    0.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.28 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.28   clock reconvergence pessimism
   0.05    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2748

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2751

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.1848

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.6152

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
348.553643

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.24e-04   2.70e-04   2.40e-09   1.09e-03  33.0%
Combinational          1.44e-03   4.38e-04   6.20e-09   1.88e-03  56.6%
Clock                  2.18e-04   1.26e-04   1.38e-08   3.44e-04  10.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.48e-03   8.35e-04   2.24e-08   3.31e-03 100.0%
                          74.8%      25.2%       0.0%
