#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan 26 20:21:00 2022
# Process ID: 58197
# Current directory: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/design_1_top_pynq_0_0_synth_1
# Command line: vivado -log design_1_top_pynq_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_pynq_0_0.tcl
# Log file: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/design_1_top_pynq_0_0_synth_1/design_1_top_pynq_0_0.vds
# Journal file: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/design_1_top_pynq_0_0_synth_1/vivado.jou
# Running On: agustinsilva447-Lenovo-G50-80, OS: Linux, CPU Frequency: 1895.594 MHz, CPU Physical cores: 2, Host memory: 12480 MB
#-----------------------------------------------------------
source design_1_top_pynq_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.391 ; gain = 8.930 ; free physical = 1582 ; free virtual = 7376
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agustinsilva447/Descargas/pynq/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/agustinsilva447/Vitis/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_top_pynq_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58238
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.680 ; gain = 0.000 ; free physical = 126 ; free virtual = 5820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_pynq_0_0' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_top_pynq_0_0/synth/design_1_top_pynq_0_0.vhd:66]
	Parameter M bound to: 8 - type: integer 
	Parameter N_1 bound to: 10 - type: integer 
	Parameter N_2 bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'top_pynq' declared at '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_pynq.vhd:5' bound to instance 'U0' of component 'top_pynq' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_top_pynq_0_0/synth/design_1_top_pynq_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'top_pynq' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_pynq.vhd:19]
INFO: [Synth 8-638] synthesizing module 'top_queens' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_queens.vhd:22]
INFO: [Synth 8-638] synthesizing module 'sol_counter' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd:16]
WARNING: [Synth 8-614] signal 'count_next' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd:19]
WARNING: [Synth 8-614] signal 'count_reg' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sol_counter' (1#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'fsm_block' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'up_counter' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/up_counter.vhd:17]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/up_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (2#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/up_counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic' (3#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fsm_block__parameterized0' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic__parameterized0' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic__parameterized0' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block__parameterized0' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fsm_block__parameterized1' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic__parameterized1' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic__parameterized1' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block__parameterized1' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fsm_block__parameterized2' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic__parameterized2' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic__parameterized2' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block__parameterized2' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fsm_block__parameterized3' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic__parameterized3' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic__parameterized3' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block__parameterized3' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fsm_block__parameterized4' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic__parameterized4' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic__parameterized4' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block__parameterized4' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fsm_block__parameterized5' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic__parameterized5' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic__parameterized5' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block__parameterized5' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_queens' (5#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_queens.vhd:22]
INFO: [Synth 8-638] synthesizing module 'cond_ini' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/cond_ini.vhd:19]
WARNING: [Synth 8-614] signal 's_a' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/cond_ini.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'cond_ini' (6#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/cond_ini.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_pynq' (7#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_pynq.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_pynq_0_0' (8#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_top_pynq_0_0/synth/design_1_top_pynq_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2591.680 ; gain = 0.000 ; free physical = 269 ; free virtual = 5748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.680 ; gain = 0.000 ; free physical = 1201 ; free virtual = 6681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.680 ; gain = 0.000 ; free physical = 1201 ; free virtual = 6681
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.680 ; gain = 0.000 ; free physical = 1194 ; free virtual = 6674
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.574 ; gain = 0.000 ; free physical = 1108 ; free virtual = 6588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2623.574 ; gain = 0.000 ; free physical = 1108 ; free virtual = 6588
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1174 ; free virtual = 6654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1174 ; free virtual = 6654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1174 ; free virtual = 6654
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cond_ini'
WARNING: [Synth 8-327] inferring latch for variable 'next_sol_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[6]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[7]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[6]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block__parameterized3'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block__parameterized4'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block__parameterized5'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                               00 |                               00
          st1_new_number |                               01 |                               01
             st2_process |                               10 |                               10
                st3_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cond_ini'
WARNING: [Synth 8-327] inferring latch for variable 's_a_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/cond_ini.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1165 ; free virtual = 6646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 30    
	   3 Input    4 Bit       Adders := 7     
+---Registers : 
	                4 Bit    Registers := 21    
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input    5 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 21    
	   2 Input    4 Bit        Muxes := 21    
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 49    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/top_queens/counter_sol/next_sol_reg) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[0][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[0][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[0][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[0][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[1][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[1][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[1][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[1][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[2][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[2][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[2][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[2][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[3][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[3][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[3][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[3][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[4][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[4][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[4][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[4][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[5][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[5][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[5][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[5][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[6][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[6][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[6][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[6][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[7][3]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[7][2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[7][1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_7/asout_array_reg[7][0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_6/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_6/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_6/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_5/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_5/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_5/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_4/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_4/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_4/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_3/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_3/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_3/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_2/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_2/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_2/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_1/logic/output_i_reg[2]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_1/logic/output_i_reg[1]) is unused and will be removed from module design_1_top_pynq_0_0.
INFO: [Synth 8-3332] Sequential element (U0/top_queens/fsm_1/logic/output_i_reg[0]) is unused and will be removed from module design_1_top_pynq_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1146 ; free virtual = 6630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1025 ; free virtual = 6510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1025 ; free virtual = 6509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1024 ; free virtual = 6508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    16|
|2     |LUT2  |    42|
|3     |LUT3  |    49|
|4     |LUT4  |    91|
|5     |LUT5  |    35|
|6     |LUT6  |   143|
|7     |MUXF7 |    14|
|8     |MUXF8 |     7|
|9     |FDCE  |    91|
|10    |FDRE  |    30|
|11    |FDSE  |     7|
|12    |LD    |   140|
|13    |LDC   |    10|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2623.574 ; gain = 31.895 ; free physical = 1023 ; free virtual = 6507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2623.574 ; gain = 0.000 ; free physical = 1079 ; free virtual = 6564
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2623.582 ; gain = 31.895 ; free physical = 1079 ; free virtual = 6564
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.582 ; gain = 0.000 ; free physical = 1170 ; free virtual = 6654
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.582 ; gain = 0.000 ; free physical = 1105 ; free virtual = 6590
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  LD => LDCE: 136 instances
  LD => LDCE (inverted pins: G): 4 instances
  LDC => LDCE (inverted pins: G): 10 instances

Synth Design complete, checksum: 94beef7a
INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 2623.582 ; gain = 32.191 ; free physical = 1307 ; free virtual = 6792
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/design_1_top_pynq_0_0_synth_1/design_1_top_pynq_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_pynq_0_0, cache-ID = 764ba4edd3bb2712
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/design_1_top_pynq_0_0_synth_1/design_1_top_pynq_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_pynq_0_0_utilization_synth.rpt -pb design_1_top_pynq_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 20:22:19 2022...
