
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402968 <.init>:
  402968:	stp	x29, x30, [sp, #-16]!
  40296c:	mov	x29, sp
  402970:	bl	403240 <ferror@plt+0x60>
  402974:	ldp	x29, x30, [sp], #16
  402978:	ret

Disassembly of section .plt:

0000000000402980 <memcpy@plt-0x20>:
  402980:	stp	x16, x30, [sp, #-16]!
  402984:	adrp	x16, 41d000 <ferror@plt+0x19e20>
  402988:	ldr	x17, [x16, #4088]
  40298c:	add	x16, x16, #0xff8
  402990:	br	x17
  402994:	nop
  402998:	nop
  40299c:	nop

00000000004029a0 <memcpy@plt>:
  4029a0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4029a4:	ldr	x17, [x16]
  4029a8:	add	x16, x16, #0x0
  4029ac:	br	x17

00000000004029b0 <sd_journal_flush_matches@plt>:
  4029b0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4029b4:	ldr	x17, [x16, #8]
  4029b8:	add	x16, x16, #0x8
  4029bc:	br	x17

00000000004029c0 <_exit@plt>:
  4029c0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4029c4:	ldr	x17, [x16, #16]
  4029c8:	add	x16, x16, #0x10
  4029cc:	br	x17

00000000004029d0 <sd_journal_seek_tail@plt>:
  4029d0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4029d4:	ldr	x17, [x16, #24]
  4029d8:	add	x16, x16, #0x18
  4029dc:	br	x17

00000000004029e0 <setuid@plt>:
  4029e0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4029e4:	ldr	x17, [x16, #32]
  4029e8:	add	x16, x16, #0x20
  4029ec:	br	x17

00000000004029f0 <strtok@plt>:
  4029f0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4029f4:	ldr	x17, [x16, #40]
  4029f8:	add	x16, x16, #0x28
  4029fc:	br	x17

0000000000402a00 <strtoul@plt>:
  402a00:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a04:	ldr	x17, [x16, #48]
  402a08:	add	x16, x16, #0x30
  402a0c:	br	x17

0000000000402a10 <strlen@plt>:
  402a10:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a14:	ldr	x17, [x16, #56]
  402a18:	add	x16, x16, #0x38
  402a1c:	br	x17

0000000000402a20 <fputs@plt>:
  402a20:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a24:	ldr	x17, [x16, #64]
  402a28:	add	x16, x16, #0x40
  402a2c:	br	x17

0000000000402a30 <syslog@plt>:
  402a30:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a34:	ldr	x17, [x16, #72]
  402a38:	add	x16, x16, #0x48
  402a3c:	br	x17

0000000000402a40 <scols_line_set_data@plt>:
  402a40:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a44:	ldr	x17, [x16, #80]
  402a48:	add	x16, x16, #0x50
  402a4c:	br	x17

0000000000402a50 <exit@plt>:
  402a50:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a54:	ldr	x17, [x16, #88]
  402a58:	add	x16, x16, #0x58
  402a5c:	br	x17

0000000000402a60 <dup@plt>:
  402a60:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a64:	ldr	x17, [x16, #96]
  402a68:	add	x16, x16, #0x60
  402a6c:	br	x17

0000000000402a70 <scols_line_refer_data@plt>:
  402a70:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a74:	ldr	x17, [x16, #104]
  402a78:	add	x16, x16, #0x68
  402a7c:	br	x17

0000000000402a80 <twalk@plt>:
  402a80:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a84:	ldr	x17, [x16, #112]
  402a88:	add	x16, x16, #0x70
  402a8c:	br	x17

0000000000402a90 <ulckpwdf@plt>:
  402a90:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402a94:	ldr	x17, [x16, #120]
  402a98:	add	x16, x16, #0x78
  402a9c:	br	x17

0000000000402aa0 <getegid@plt>:
  402aa0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402aa4:	ldr	x17, [x16, #128]
  402aa8:	add	x16, x16, #0x80
  402aac:	br	x17

0000000000402ab0 <strtoll@plt>:
  402ab0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ab4:	ldr	x17, [x16, #136]
  402ab8:	add	x16, x16, #0x88
  402abc:	br	x17

0000000000402ac0 <strtod@plt>:
  402ac0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ac4:	ldr	x17, [x16, #144]
  402ac8:	add	x16, x16, #0x90
  402acc:	br	x17

0000000000402ad0 <scols_table_enable_noheadings@plt>:
  402ad0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ad4:	ldr	x17, [x16, #152]
  402ad8:	add	x16, x16, #0x98
  402adc:	br	x17

0000000000402ae0 <scols_table_new_column@plt>:
  402ae0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ae4:	ldr	x17, [x16, #160]
  402ae8:	add	x16, x16, #0xa0
  402aec:	br	x17

0000000000402af0 <setutxent@plt>:
  402af0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402af4:	ldr	x17, [x16, #168]
  402af8:	add	x16, x16, #0xa8
  402afc:	br	x17

0000000000402b00 <scols_free_iter@plt>:
  402b00:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b04:	ldr	x17, [x16, #176]
  402b08:	add	x16, x16, #0xb0
  402b0c:	br	x17

0000000000402b10 <localtime_r@plt>:
  402b10:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b14:	ldr	x17, [x16, #184]
  402b18:	add	x16, x16, #0xb8
  402b1c:	br	x17

0000000000402b20 <setenv@plt>:
  402b20:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b24:	ldr	x17, [x16, #192]
  402b28:	add	x16, x16, #0xc0
  402b2c:	br	x17

0000000000402b30 <getgrnam@plt>:
  402b30:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b34:	ldr	x17, [x16, #200]
  402b38:	add	x16, x16, #0xc8
  402b3c:	br	x17

0000000000402b40 <sprintf@plt>:
  402b40:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b44:	ldr	x17, [x16, #208]
  402b48:	add	x16, x16, #0xd0
  402b4c:	br	x17

0000000000402b50 <getuid@plt>:
  402b50:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b54:	ldr	x17, [x16, #216]
  402b58:	add	x16, x16, #0xd8
  402b5c:	br	x17

0000000000402b60 <opendir@plt>:
  402b60:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b64:	ldr	x17, [x16, #224]
  402b68:	add	x16, x16, #0xe0
  402b6c:	br	x17

0000000000402b70 <strftime@plt>:
  402b70:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b74:	ldr	x17, [x16, #232]
  402b78:	add	x16, x16, #0xe8
  402b7c:	br	x17

0000000000402b80 <__cxa_atexit@plt>:
  402b80:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b84:	ldr	x17, [x16, #240]
  402b88:	add	x16, x16, #0xf0
  402b8c:	br	x17

0000000000402b90 <fputc@plt>:
  402b90:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402b94:	ldr	x17, [x16, #248]
  402b98:	add	x16, x16, #0xf8
  402b9c:	br	x17

0000000000402ba0 <scols_table_enable_raw@plt>:
  402ba0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ba4:	ldr	x17, [x16, #256]
  402ba8:	add	x16, x16, #0x100
  402bac:	br	x17

0000000000402bb0 <scols_table_set_line_separator@plt>:
  402bb0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402bb4:	ldr	x17, [x16, #264]
  402bb8:	add	x16, x16, #0x108
  402bbc:	br	x17

0000000000402bc0 <sd_journal_get_data@plt>:
  402bc0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402bc4:	ldr	x17, [x16, #272]
  402bc8:	add	x16, x16, #0x110
  402bcc:	br	x17

0000000000402bd0 <scols_table_set_column_separator@plt>:
  402bd0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402bd4:	ldr	x17, [x16, #280]
  402bd8:	add	x16, x16, #0x118
  402bdc:	br	x17

0000000000402be0 <strptime@plt>:
  402be0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402be4:	ldr	x17, [x16, #288]
  402be8:	add	x16, x16, #0x120
  402bec:	br	x17

0000000000402bf0 <snprintf@plt>:
  402bf0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402bf4:	ldr	x17, [x16, #296]
  402bf8:	add	x16, x16, #0x128
  402bfc:	br	x17

0000000000402c00 <localeconv@plt>:
  402c00:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c04:	ldr	x17, [x16, #304]
  402c08:	add	x16, x16, #0x130
  402c0c:	br	x17

0000000000402c10 <sd_journal_open@plt>:
  402c10:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c14:	ldr	x17, [x16, #312]
  402c18:	add	x16, x16, #0x138
  402c1c:	br	x17

0000000000402c20 <fileno@plt>:
  402c20:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c24:	ldr	x17, [x16, #320]
  402c28:	add	x16, x16, #0x140
  402c2c:	br	x17

0000000000402c30 <fclose@plt>:
  402c30:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c34:	ldr	x17, [x16, #328]
  402c38:	add	x16, x16, #0x148
  402c3c:	br	x17

0000000000402c40 <sd_journal_add_match@plt>:
  402c40:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c44:	ldr	x17, [x16, #336]
  402c48:	add	x16, x16, #0x150
  402c4c:	br	x17

0000000000402c50 <fopen@plt>:
  402c50:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c54:	ldr	x17, [x16, #344]
  402c58:	add	x16, x16, #0x158
  402c5c:	br	x17

0000000000402c60 <time@plt>:
  402c60:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c64:	ldr	x17, [x16, #352]
  402c68:	add	x16, x16, #0x160
  402c6c:	br	x17

0000000000402c70 <malloc@plt>:
  402c70:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c74:	ldr	x17, [x16, #360]
  402c78:	add	x16, x16, #0x168
  402c7c:	br	x17

0000000000402c80 <open@plt>:
  402c80:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c84:	ldr	x17, [x16, #368]
  402c88:	add	x16, x16, #0x170
  402c8c:	br	x17

0000000000402c90 <__strtol_internal@plt>:
  402c90:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402c94:	ldr	x17, [x16, #376]
  402c98:	add	x16, x16, #0x178
  402c9c:	br	x17

0000000000402ca0 <strncmp@plt>:
  402ca0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ca4:	ldr	x17, [x16, #384]
  402ca8:	add	x16, x16, #0x180
  402cac:	br	x17

0000000000402cb0 <bindtextdomain@plt>:
  402cb0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402cb4:	ldr	x17, [x16, #392]
  402cb8:	add	x16, x16, #0x188
  402cbc:	br	x17

0000000000402cc0 <__libc_start_main@plt>:
  402cc0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402cc4:	ldr	x17, [x16, #400]
  402cc8:	add	x16, x16, #0x190
  402ccc:	br	x17

0000000000402cd0 <fgetc@plt>:
  402cd0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402cd4:	ldr	x17, [x16, #408]
  402cd8:	add	x16, x16, #0x198
  402cdc:	br	x17

0000000000402ce0 <sd_journal_previous_skip@plt>:
  402ce0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ce4:	ldr	x17, [x16, #416]
  402ce8:	add	x16, x16, #0x1a0
  402cec:	br	x17

0000000000402cf0 <memset@plt>:
  402cf0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402cf4:	ldr	x17, [x16, #424]
  402cf8:	add	x16, x16, #0x1a8
  402cfc:	br	x17

0000000000402d00 <fdopen@plt>:
  402d00:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d04:	ldr	x17, [x16, #432]
  402d08:	add	x16, x16, #0x1b0
  402d0c:	br	x17

0000000000402d10 <gettimeofday@plt>:
  402d10:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d14:	ldr	x17, [x16, #440]
  402d18:	add	x16, x16, #0x1b8
  402d1c:	br	x17

0000000000402d20 <getpwnam@plt>:
  402d20:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d24:	ldr	x17, [x16, #448]
  402d28:	add	x16, x16, #0x1c0
  402d2c:	br	x17

0000000000402d30 <gmtime_r@plt>:
  402d30:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d34:	ldr	x17, [x16, #456]
  402d38:	add	x16, x16, #0x1c8
  402d3c:	br	x17

0000000000402d40 <scols_new_table@plt>:
  402d40:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d44:	ldr	x17, [x16, #464]
  402d48:	add	x16, x16, #0x1d0
  402d4c:	br	x17

0000000000402d50 <scols_table_enable_export@plt>:
  402d50:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d54:	ldr	x17, [x16, #472]
  402d58:	add	x16, x16, #0x1d8
  402d5c:	br	x17

0000000000402d60 <tsearch@plt>:
  402d60:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d64:	ldr	x17, [x16, #480]
  402d68:	add	x16, x16, #0x1e0
  402d6c:	br	x17

0000000000402d70 <__strtoul_internal@plt>:
  402d70:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d74:	ldr	x17, [x16, #488]
  402d78:	add	x16, x16, #0x1e8
  402d7c:	br	x17

0000000000402d80 <getspnam@plt>:
  402d80:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d84:	ldr	x17, [x16, #496]
  402d88:	add	x16, x16, #0x1f0
  402d8c:	br	x17

0000000000402d90 <calloc@plt>:
  402d90:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402d94:	ldr	x17, [x16, #504]
  402d98:	add	x16, x16, #0x1f8
  402d9c:	br	x17

0000000000402da0 <sd_journal_close@plt>:
  402da0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402da4:	ldr	x17, [x16, #512]
  402da8:	add	x16, x16, #0x200
  402dac:	br	x17

0000000000402db0 <strcasecmp@plt>:
  402db0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402db4:	ldr	x17, [x16, #520]
  402db8:	add	x16, x16, #0x208
  402dbc:	br	x17

0000000000402dc0 <readdir@plt>:
  402dc0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402dc4:	ldr	x17, [x16, #528]
  402dc8:	add	x16, x16, #0x210
  402dcc:	br	x17

0000000000402dd0 <realloc@plt>:
  402dd0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402dd4:	ldr	x17, [x16, #536]
  402dd8:	add	x16, x16, #0x218
  402ddc:	br	x17

0000000000402de0 <lckpwdf@plt>:
  402de0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402de4:	ldr	x17, [x16, #544]
  402de8:	add	x16, x16, #0x220
  402dec:	br	x17

0000000000402df0 <strdup@plt>:
  402df0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402df4:	ldr	x17, [x16, #552]
  402df8:	add	x16, x16, #0x228
  402dfc:	br	x17

0000000000402e00 <scols_table_new_line@plt>:
  402e00:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e04:	ldr	x17, [x16, #560]
  402e08:	add	x16, x16, #0x230
  402e0c:	br	x17

0000000000402e10 <closedir@plt>:
  402e10:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e14:	ldr	x17, [x16, #568]
  402e18:	add	x16, x16, #0x238
  402e1c:	br	x17

0000000000402e20 <scols_unref_table@plt>:
  402e20:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e24:	ldr	x17, [x16, #576]
  402e28:	add	x16, x16, #0x240
  402e2c:	br	x17

0000000000402e30 <close@plt>:
  402e30:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e34:	ldr	x17, [x16, #584]
  402e38:	add	x16, x16, #0x248
  402e3c:	br	x17

0000000000402e40 <__gmon_start__@plt>:
  402e40:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e44:	ldr	x17, [x16, #592]
  402e48:	add	x16, x16, #0x250
  402e4c:	br	x17

0000000000402e50 <mktime@plt>:
  402e50:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e54:	ldr	x17, [x16, #600]
  402e58:	add	x16, x16, #0x258
  402e5c:	br	x17

0000000000402e60 <abort@plt>:
  402e60:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e64:	ldr	x17, [x16, #608]
  402e68:	add	x16, x16, #0x260
  402e6c:	br	x17

0000000000402e70 <access@plt>:
  402e70:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e74:	ldr	x17, [x16, #616]
  402e78:	add	x16, x16, #0x268
  402e7c:	br	x17

0000000000402e80 <tdestroy@plt>:
  402e80:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e84:	ldr	x17, [x16, #624]
  402e88:	add	x16, x16, #0x270
  402e8c:	br	x17

0000000000402e90 <memcmp@plt>:
  402e90:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402e94:	ldr	x17, [x16, #632]
  402e98:	add	x16, x16, #0x278
  402e9c:	br	x17

0000000000402ea0 <textdomain@plt>:
  402ea0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ea4:	ldr	x17, [x16, #640]
  402ea8:	add	x16, x16, #0x280
  402eac:	br	x17

0000000000402eb0 <getopt_long@plt>:
  402eb0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402eb4:	ldr	x17, [x16, #648]
  402eb8:	add	x16, x16, #0x288
  402ebc:	br	x17

0000000000402ec0 <strcmp@plt>:
  402ec0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ec4:	ldr	x17, [x16, #656]
  402ec8:	add	x16, x16, #0x290
  402ecc:	br	x17

0000000000402ed0 <getpwuid@plt>:
  402ed0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ed4:	ldr	x17, [x16, #664]
  402ed8:	add	x16, x16, #0x298
  402edc:	br	x17

0000000000402ee0 <warn@plt>:
  402ee0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ee4:	ldr	x17, [x16, #672]
  402ee8:	add	x16, x16, #0x2a0
  402eec:	br	x17

0000000000402ef0 <__ctype_b_loc@plt>:
  402ef0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ef4:	ldr	x17, [x16, #680]
  402ef8:	add	x16, x16, #0x2a8
  402efc:	br	x17

0000000000402f00 <scols_line_get_cell@plt>:
  402f00:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f04:	ldr	x17, [x16, #688]
  402f08:	add	x16, x16, #0x2b0
  402f0c:	br	x17

0000000000402f10 <strtol@plt>:
  402f10:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f14:	ldr	x17, [x16, #696]
  402f18:	add	x16, x16, #0x2b8
  402f1c:	br	x17

0000000000402f20 <scols_table_next_column@plt>:
  402f20:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f24:	ldr	x17, [x16, #704]
  402f28:	add	x16, x16, #0x2c0
  402f2c:	br	x17

0000000000402f30 <utmpxname@plt>:
  402f30:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f34:	ldr	x17, [x16, #712]
  402f38:	add	x16, x16, #0x2c8
  402f3c:	br	x17

0000000000402f40 <setreuid@plt>:
  402f40:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f44:	ldr	x17, [x16, #720]
  402f48:	add	x16, x16, #0x2d0
  402f4c:	br	x17

0000000000402f50 <scols_cell_get_data@plt>:
  402f50:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f54:	ldr	x17, [x16, #728]
  402f58:	add	x16, x16, #0x2d8
  402f5c:	br	x17

0000000000402f60 <free@plt>:
  402f60:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f64:	ldr	x17, [x16, #736]
  402f68:	add	x16, x16, #0x2e0
  402f6c:	br	x17

0000000000402f70 <sd_journal_next@plt>:
  402f70:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f74:	ldr	x17, [x16, #744]
  402f78:	add	x16, x16, #0x2e8
  402f7c:	br	x17

0000000000402f80 <endutxent@plt>:
  402f80:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f84:	ldr	x17, [x16, #752]
  402f88:	add	x16, x16, #0x2f0
  402f8c:	br	x17

0000000000402f90 <sd_journal_get_realtime_usec@plt>:
  402f90:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402f94:	ldr	x17, [x16, #760]
  402f98:	add	x16, x16, #0x2f8
  402f9c:	br	x17

0000000000402fa0 <getgrouplist@plt>:
  402fa0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402fa4:	ldr	x17, [x16, #768]
  402fa8:	add	x16, x16, #0x300
  402fac:	br	x17

0000000000402fb0 <strncasecmp@plt>:
  402fb0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402fb4:	ldr	x17, [x16, #776]
  402fb8:	add	x16, x16, #0x308
  402fbc:	br	x17

0000000000402fc0 <nanosleep@plt>:
  402fc0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402fc4:	ldr	x17, [x16, #784]
  402fc8:	add	x16, x16, #0x310
  402fcc:	br	x17

0000000000402fd0 <vasprintf@plt>:
  402fd0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402fd4:	ldr	x17, [x16, #792]
  402fd8:	add	x16, x16, #0x318
  402fdc:	br	x17

0000000000402fe0 <setregid@plt>:
  402fe0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402fe4:	ldr	x17, [x16, #800]
  402fe8:	add	x16, x16, #0x320
  402fec:	br	x17

0000000000402ff0 <strndup@plt>:
  402ff0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  402ff4:	ldr	x17, [x16, #808]
  402ff8:	add	x16, x16, #0x328
  402ffc:	br	x17

0000000000403000 <strspn@plt>:
  403000:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403004:	ldr	x17, [x16, #816]
  403008:	add	x16, x16, #0x330
  40300c:	br	x17

0000000000403010 <strchr@plt>:
  403010:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403014:	ldr	x17, [x16, #824]
  403018:	add	x16, x16, #0x338
  40301c:	br	x17

0000000000403020 <fflush@plt>:
  403020:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403024:	ldr	x17, [x16, #832]
  403028:	add	x16, x16, #0x340
  40302c:	br	x17

0000000000403030 <scols_table_get_line@plt>:
  403030:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403034:	ldr	x17, [x16, #840]
  403038:	add	x16, x16, #0x348
  40303c:	br	x17

0000000000403040 <dirfd@plt>:
  403040:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403044:	ldr	x17, [x16, #848]
  403048:	add	x16, x16, #0x350
  40304c:	br	x17

0000000000403050 <scols_print_table@plt>:
  403050:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403054:	ldr	x17, [x16, #856]
  403058:	add	x16, x16, #0x358
  40305c:	br	x17

0000000000403060 <warnx@plt>:
  403060:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403064:	ldr	x17, [x16, #864]
  403068:	add	x16, x16, #0x360
  40306c:	br	x17

0000000000403070 <read@plt>:
  403070:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403074:	ldr	x17, [x16, #872]
  403078:	add	x16, x16, #0x368
  40307c:	br	x17

0000000000403080 <getpwent@plt>:
  403080:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403084:	ldr	x17, [x16, #880]
  403088:	add	x16, x16, #0x370
  40308c:	br	x17

0000000000403090 <scols_new_iter@plt>:
  403090:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403094:	ldr	x17, [x16, #888]
  403098:	add	x16, x16, #0x378
  40309c:	br	x17

00000000004030a0 <strstr@plt>:
  4030a0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4030a4:	ldr	x17, [x16, #896]
  4030a8:	add	x16, x16, #0x380
  4030ac:	br	x17

00000000004030b0 <dcgettext@plt>:
  4030b0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4030b4:	ldr	x17, [x16, #904]
  4030b8:	add	x16, x16, #0x388
  4030bc:	br	x17

00000000004030c0 <__isoc99_sscanf@plt>:
  4030c0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4030c4:	ldr	x17, [x16, #912]
  4030c8:	add	x16, x16, #0x390
  4030cc:	br	x17

00000000004030d0 <errx@plt>:
  4030d0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4030d4:	ldr	x17, [x16, #920]
  4030d8:	add	x16, x16, #0x398
  4030dc:	br	x17

00000000004030e0 <strcspn@plt>:
  4030e0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4030e4:	ldr	x17, [x16, #928]
  4030e8:	add	x16, x16, #0x3a0
  4030ec:	br	x17

00000000004030f0 <openat@plt>:
  4030f0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4030f4:	ldr	x17, [x16, #936]
  4030f8:	add	x16, x16, #0x3a8
  4030fc:	br	x17

0000000000403100 <printf@plt>:
  403100:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403104:	ldr	x17, [x16, #944]
  403108:	add	x16, x16, #0x3b0
  40310c:	br	x17

0000000000403110 <__assert_fail@plt>:
  403110:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403114:	ldr	x17, [x16, #952]
  403118:	add	x16, x16, #0x3b8
  40311c:	br	x17

0000000000403120 <__errno_location@plt>:
  403120:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403124:	ldr	x17, [x16, #960]
  403128:	add	x16, x16, #0x3c0
  40312c:	br	x17

0000000000403130 <__xstat@plt>:
  403130:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403134:	ldr	x17, [x16, #968]
  403138:	add	x16, x16, #0x3c8
  40313c:	br	x17

0000000000403140 <getgrgid@plt>:
  403140:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403144:	ldr	x17, [x16, #976]
  403148:	add	x16, x16, #0x3d0
  40314c:	br	x17

0000000000403150 <getutxent@plt>:
  403150:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403154:	ldr	x17, [x16, #984]
  403158:	add	x16, x16, #0x3d8
  40315c:	br	x17

0000000000403160 <asctime_r@plt>:
  403160:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403164:	ldr	x17, [x16, #992]
  403168:	add	x16, x16, #0x3e0
  40316c:	br	x17

0000000000403170 <sd_journal_open_directory@plt>:
  403170:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403174:	ldr	x17, [x16, #1000]
  403178:	add	x16, x16, #0x3e8
  40317c:	br	x17

0000000000403180 <fprintf@plt>:
  403180:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403184:	ldr	x17, [x16, #1008]
  403188:	add	x16, x16, #0x3f0
  40318c:	br	x17

0000000000403190 <fgets@plt>:
  403190:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  403194:	ldr	x17, [x16, #1016]
  403198:	add	x16, x16, #0x3f8
  40319c:	br	x17

00000000004031a0 <scols_init_debug@plt>:
  4031a0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4031a4:	ldr	x17, [x16, #1024]
  4031a8:	add	x16, x16, #0x400
  4031ac:	br	x17

00000000004031b0 <err@plt>:
  4031b0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4031b4:	ldr	x17, [x16, #1032]
  4031b8:	add	x16, x16, #0x408
  4031bc:	br	x17

00000000004031c0 <setlocale@plt>:
  4031c0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4031c4:	ldr	x17, [x16, #1040]
  4031c8:	add	x16, x16, #0x410
  4031cc:	br	x17

00000000004031d0 <__fxstatat@plt>:
  4031d0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4031d4:	ldr	x17, [x16, #1048]
  4031d8:	add	x16, x16, #0x418
  4031dc:	br	x17

00000000004031e0 <ferror@plt>:
  4031e0:	adrp	x16, 41e000 <ferror@plt+0x1ae20>
  4031e4:	ldr	x17, [x16, #1056]
  4031e8:	add	x16, x16, #0x420
  4031ec:	br	x17

Disassembly of section .text:

00000000004031f0 <.text>:
  4031f0:	mov	x29, #0x0                   	// #0
  4031f4:	mov	x30, #0x0                   	// #0
  4031f8:	mov	x5, x0
  4031fc:	ldr	x1, [sp]
  403200:	add	x2, sp, #0x8
  403204:	mov	x6, sp
  403208:	movz	x0, #0x0, lsl #48
  40320c:	movk	x0, #0x0, lsl #32
  403210:	movk	x0, #0x40, lsl #16
  403214:	movk	x0, #0x4a18
  403218:	movz	x3, #0x0, lsl #48
  40321c:	movk	x3, #0x0, lsl #32
  403220:	movk	x3, #0x40, lsl #16
  403224:	movk	x3, #0x97c8
  403228:	movz	x4, #0x0, lsl #48
  40322c:	movk	x4, #0x0, lsl #32
  403230:	movk	x4, #0x40, lsl #16
  403234:	movk	x4, #0x9848
  403238:	bl	402cc0 <__libc_start_main@plt>
  40323c:	bl	402e60 <abort@plt>
  403240:	adrp	x0, 41d000 <ferror@plt+0x19e20>
  403244:	ldr	x0, [x0, #4064]
  403248:	cbz	x0, 403250 <ferror@plt+0x70>
  40324c:	b	402e40 <__gmon_start__@plt>
  403250:	ret
  403254:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403258:	add	x0, x0, #0x440
  40325c:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  403260:	add	x1, x1, #0x440
  403264:	cmp	x0, x1
  403268:	b.eq	40329c <ferror@plt+0xbc>  // b.none
  40326c:	stp	x29, x30, [sp, #-32]!
  403270:	mov	x29, sp
  403274:	adrp	x0, 409000 <ferror@plt+0x5e20>
  403278:	ldr	x0, [x0, #2168]
  40327c:	str	x0, [sp, #24]
  403280:	mov	x1, x0
  403284:	cbz	x1, 403294 <ferror@plt+0xb4>
  403288:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40328c:	add	x0, x0, #0x440
  403290:	blr	x1
  403294:	ldp	x29, x30, [sp], #32
  403298:	ret
  40329c:	ret
  4032a0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4032a4:	add	x0, x0, #0x440
  4032a8:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  4032ac:	add	x1, x1, #0x440
  4032b0:	sub	x0, x0, x1
  4032b4:	lsr	x1, x0, #63
  4032b8:	add	x0, x1, x0, asr #3
  4032bc:	cmp	xzr, x0, asr #1
  4032c0:	b.eq	4032f8 <ferror@plt+0x118>  // b.none
  4032c4:	stp	x29, x30, [sp, #-32]!
  4032c8:	mov	x29, sp
  4032cc:	asr	x1, x0, #1
  4032d0:	adrp	x0, 409000 <ferror@plt+0x5e20>
  4032d4:	ldr	x0, [x0, #2176]
  4032d8:	str	x0, [sp, #24]
  4032dc:	mov	x2, x0
  4032e0:	cbz	x2, 4032f0 <ferror@plt+0x110>
  4032e4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4032e8:	add	x0, x0, #0x440
  4032ec:	blr	x2
  4032f0:	ldp	x29, x30, [sp], #32
  4032f4:	ret
  4032f8:	ret
  4032fc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403300:	ldrb	w0, [x0, #1128]
  403304:	cbnz	w0, 403328 <ferror@plt+0x148>
  403308:	stp	x29, x30, [sp, #-16]!
  40330c:	mov	x29, sp
  403310:	bl	403254 <ferror@plt+0x74>
  403314:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403318:	mov	w1, #0x1                   	// #1
  40331c:	strb	w1, [x0, #1128]
  403320:	ldp	x29, x30, [sp], #16
  403324:	ret
  403328:	ret
  40332c:	stp	x29, x30, [sp, #-16]!
  403330:	mov	x29, sp
  403334:	bl	4032a0 <ferror@plt+0xc0>
  403338:	ldp	x29, x30, [sp], #16
  40333c:	ret
  403340:	ldr	w2, [x0, #8]
  403344:	ldr	w0, [x1, #8]
  403348:	cmp	w2, w0
  40334c:	b.hi	40335c <ferror@plt+0x17c>  // b.pmore
  403350:	cmp	w2, w0
  403354:	csetm	w0, cc  // cc = lo, ul, last
  403358:	ret
  40335c:	mov	w0, #0x1                   	// #1
  403360:	b	403358 <ferror@plt+0x178>
  403364:	stp	x29, x30, [sp, #-32]!
  403368:	mov	x29, sp
  40336c:	str	x19, [sp, #16]
  403370:	mov	x19, x0
  403374:	cmp	x1, x0
  403378:	b.cs	40338c <ferror@plt+0x1ac>  // b.hs, b.nlast
  40337c:	mov	x0, x1
  403380:	ldr	x19, [sp, #16]
  403384:	ldp	x29, x30, [sp], #32
  403388:	ret
  40338c:	mov	w2, #0x5                   	// #5
  403390:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403394:	add	x1, x1, #0x888
  403398:	mov	x0, #0x0                   	// #0
  40339c:	bl	4030b0 <dcgettext@plt>
  4033a0:	sub	x2, x19, #0x1
  4033a4:	mov	x1, x0
  4033a8:	mov	w0, #0x1                   	// #1
  4033ac:	bl	4030d0 <errx@plt>
  4033b0:	stp	x29, x30, [sp, #-32]!
  4033b4:	mov	x29, sp
  4033b8:	str	x19, [sp, #16]
  4033bc:	mov	x19, x0
  4033c0:	ldr	x0, [x0]
  4033c4:	bl	402f60 <free@plt>
  4033c8:	ldr	x0, [x19, #16]
  4033cc:	bl	402f60 <free@plt>
  4033d0:	ldr	x0, [x19, #32]
  4033d4:	bl	402f60 <free@plt>
  4033d8:	ldr	x0, [x19, #56]
  4033dc:	bl	402f60 <free@plt>
  4033e0:	ldr	x0, [x19, #72]
  4033e4:	bl	402f60 <free@plt>
  4033e8:	ldr	x0, [x19, #80]
  4033ec:	bl	402f60 <free@plt>
  4033f0:	ldr	x0, [x19, #96]
  4033f4:	bl	402f60 <free@plt>
  4033f8:	ldr	x0, [x19, #104]
  4033fc:	bl	402f60 <free@plt>
  403400:	ldr	x0, [x19, #120]
  403404:	bl	402f60 <free@plt>
  403408:	ldr	x0, [x19, #128]
  40340c:	bl	402f60 <free@plt>
  403410:	ldr	x0, [x19, #136]
  403414:	bl	402f60 <free@plt>
  403418:	ldr	x0, [x19, #144]
  40341c:	bl	402f60 <free@plt>
  403420:	ldr	x0, [x19, #152]
  403424:	bl	402f60 <free@plt>
  403428:	ldr	x0, [x19, #160]
  40342c:	bl	402f60 <free@plt>
  403430:	ldr	x0, [x19, #168]
  403434:	bl	402f60 <free@plt>
  403438:	ldr	x0, [x19, #176]
  40343c:	bl	402f60 <free@plt>
  403440:	mov	x0, x19
  403444:	bl	402f60 <free@plt>
  403448:	ldr	x19, [sp, #16]
  40344c:	ldp	x29, x30, [sp], #32
  403450:	ret
  403454:	stp	x29, x30, [sp, #-64]!
  403458:	mov	x29, sp
  40345c:	stp	x19, x20, [sp, #16]
  403460:	stp	x21, x22, [sp, #32]
  403464:	str	x23, [sp, #48]
  403468:	mov	x23, x0
  40346c:	mov	x22, x1
  403470:	adrp	x19, 40a000 <ferror@plt+0x6e20>
  403474:	add	x19, x19, #0xc38
  403478:	mov	x20, #0x0                   	// #0
  40347c:	b	403490 <ferror@plt+0x2b0>
  403480:	add	x20, x20, #0x1
  403484:	add	x19, x19, #0x28
  403488:	cmp	x20, #0x1b
  40348c:	b.eq	4034b8 <ferror@plt+0x2d8>  // b.none
  403490:	ldr	x21, [x19]
  403494:	mov	x2, x22
  403498:	mov	x1, x21
  40349c:	mov	x0, x23
  4034a0:	bl	402fb0 <strncasecmp@plt>
  4034a4:	cbnz	w0, 403480 <ferror@plt+0x2a0>
  4034a8:	ldrsb	w0, [x21, x22]
  4034ac:	cbnz	w0, 403480 <ferror@plt+0x2a0>
  4034b0:	mov	w0, w20
  4034b4:	b	4034d8 <ferror@plt+0x2f8>
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4034c0:	add	x1, x1, #0x8c0
  4034c4:	mov	x0, #0x0                   	// #0
  4034c8:	bl	4030b0 <dcgettext@plt>
  4034cc:	mov	x1, x23
  4034d0:	bl	403060 <warnx@plt>
  4034d4:	mov	w0, #0xffffffff            	// #-1
  4034d8:	ldp	x19, x20, [sp, #16]
  4034dc:	ldp	x21, x22, [sp, #32]
  4034e0:	ldr	x23, [sp, #48]
  4034e4:	ldp	x29, x30, [sp], #64
  4034e8:	ret
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	x29, sp
  4034f4:	str	x19, [sp, #16]
  4034f8:	mov	x19, x1
  4034fc:	bl	402dd0 <realloc@plt>
  403500:	cmp	x0, #0x0
  403504:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403508:	b.ne	403518 <ferror@plt+0x338>  // b.any
  40350c:	ldr	x19, [sp, #16]
  403510:	ldp	x29, x30, [sp], #32
  403514:	ret
  403518:	mov	x2, x19
  40351c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403520:	add	x1, x1, #0x8d8
  403524:	mov	w0, #0x1                   	// #1
  403528:	bl	4031b0 <err@plt>
  40352c:	stp	x29, x30, [sp, #-96]!
  403530:	mov	x29, sp
  403534:	stp	x19, x20, [sp, #16]
  403538:	stp	x25, x26, [sp, #64]
  40353c:	mov	x26, x1
  403540:	mov	x25, x2
  403544:	bl	402f30 <utmpxname@plt>
  403548:	tbnz	w0, #31, 403580 <ferror@plt+0x3a0>
  40354c:	stp	x21, x22, [sp, #32]
  403550:	stp	x23, x24, [sp, #48]
  403554:	str	x27, [sp, #80]
  403558:	bl	402af0 <setutxent@plt>
  40355c:	bl	403120 <__errno_location@plt>
  403560:	mov	x27, x0
  403564:	str	wzr, [x0]
  403568:	mov	x21, #0x0                   	// #0
  40356c:	mov	x23, #0x0                   	// #0
  403570:	mov	x22, #0x0                   	// #0
  403574:	mov	x20, #0x0                   	// #0
  403578:	mov	x24, #0x190                 	// #400
  40357c:	b	4035d4 <ferror@plt+0x3f4>
  403580:	bl	403120 <__errno_location@plt>
  403584:	ldr	w19, [x0]
  403588:	neg	w19, w19
  40358c:	mov	w0, w19
  403590:	ldp	x19, x20, [sp, #16]
  403594:	ldp	x25, x26, [sp, #64]
  403598:	ldp	x29, x30, [sp], #96
  40359c:	ret
  4035a0:	add	x22, x22, #0x20
  4035a4:	add	x1, x22, x22, lsl #1
  4035a8:	add	x1, x22, x1, lsl #3
  4035ac:	lsl	x1, x1, #4
  4035b0:	mov	x0, x23
  4035b4:	bl	4034ec <ferror@plt+0x30c>
  4035b8:	mov	x23, x0
  4035bc:	add	x20, x20, #0x1
  4035c0:	mov	x2, x24
  4035c4:	mov	x1, x19
  4035c8:	add	x0, x23, x21
  4035cc:	bl	4029a0 <memcpy@plt>
  4035d0:	add	x21, x21, #0x190
  4035d4:	bl	403150 <getutxent@plt>
  4035d8:	mov	x19, x0
  4035dc:	cbz	x0, 4035ec <ferror@plt+0x40c>
  4035e0:	cmp	x20, x22
  4035e4:	b.ne	4035bc <ferror@plt+0x3dc>  // b.any
  4035e8:	b	4035a0 <ferror@plt+0x3c0>
  4035ec:	ldr	w19, [x27]
  4035f0:	cbnz	w19, 403610 <ferror@plt+0x430>
  4035f4:	bl	402f80 <endutxent@plt>
  4035f8:	str	x20, [x26]
  4035fc:	str	x23, [x25]
  403600:	ldp	x21, x22, [sp, #32]
  403604:	ldp	x23, x24, [sp, #48]
  403608:	ldr	x27, [sp, #80]
  40360c:	b	40358c <ferror@plt+0x3ac>
  403610:	mov	x0, x23
  403614:	bl	402f60 <free@plt>
  403618:	ldr	w19, [x27]
  40361c:	neg	w19, w19
  403620:	ldp	x21, x22, [sp, #32]
  403624:	ldp	x23, x24, [sp, #48]
  403628:	ldr	x27, [sp, #80]
  40362c:	b	40358c <ferror@plt+0x3ac>
  403630:	cbz	x0, 403688 <ferror@plt+0x4a8>
  403634:	stp	x29, x30, [sp, #-48]!
  403638:	mov	x29, sp
  40363c:	str	x19, [sp, #16]
  403640:	mov	x3, x0
  403644:	mov	x19, x1
  403648:	ldrsb	w1, [x0]
  40364c:	mov	w0, #0xffffffff            	// #-1
  403650:	cbnz	w1, 403660 <ferror@plt+0x480>
  403654:	ldr	x19, [sp, #16]
  403658:	ldp	x29, x30, [sp], #48
  40365c:	ret
  403660:	mov	w2, #0x0                   	// #0
  403664:	add	x1, sp, #0x28
  403668:	mov	x0, x3
  40366c:	bl	402a00 <strtoul@plt>
  403670:	str	w0, [x19]
  403674:	ldr	x0, [sp, #40]
  403678:	ldrsb	w0, [x0]
  40367c:	cmp	w0, #0x0
  403680:	cset	w0, ne  // ne = any
  403684:	b	403654 <ferror@plt+0x474>
  403688:	mov	w0, #0xffffffff            	// #-1
  40368c:	ret
  403690:	cbz	x0, 403824 <ferror@plt+0x644>
  403694:	mov	x1, x0
  403698:	ldrsb	w2, [x0]
  40369c:	mov	w0, #0x0                   	// #0
  4036a0:	cbnz	w2, 4036a8 <ferror@plt+0x4c8>
  4036a4:	ret
  4036a8:	add	x3, x1, #0x1
  4036ac:	cmp	w2, #0x24
  4036b0:	b.ne	4036a4 <ferror@plt+0x4c4>  // b.any
  4036b4:	stp	x29, x30, [sp, #-48]!
  4036b8:	mov	x29, sp
  4036bc:	stp	x19, x20, [sp, #16]
  4036c0:	ldrsb	w0, [x1, #1]
  4036c4:	cmp	w0, #0x35
  4036c8:	b.eq	403798 <ferror@plt+0x5b8>  // b.none
  4036cc:	b.gt	403714 <ferror@plt+0x534>
  4036d0:	cmp	w0, #0x31
  4036d4:	b.eq	4037ac <ferror@plt+0x5cc>  // b.none
  4036d8:	cmp	w0, #0x32
  4036dc:	b.ne	40370c <ferror@plt+0x52c>  // b.any
  4036e0:	stp	x21, x22, [sp, #32]
  4036e4:	add	x3, x1, #0x2
  4036e8:	ldrsb	w0, [x1, #2]
  4036ec:	cmp	w0, #0x61
  4036f0:	mov	w1, #0x79                  	// #121
  4036f4:	ccmp	w0, w1, #0x4, ne  // ne = any
  4036f8:	b.ne	4037c0 <ferror@plt+0x5e0>  // b.any
  4036fc:	mov	w20, #0x0                   	// #0
  403700:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403704:	add	x1, x1, #0x910
  403708:	b	40372c <ferror@plt+0x54c>
  40370c:	mov	w0, #0x0                   	// #0
  403710:	b	403868 <ferror@plt+0x688>
  403714:	cmp	w0, #0x36
  403718:	b.ne	403790 <ferror@plt+0x5b0>  // b.any
  40371c:	stp	x21, x22, [sp, #32]
  403720:	mov	w20, #0x56                  	// #86
  403724:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403728:	add	x1, x1, #0x908
  40372c:	ldrsb	w2, [x3, #1]
  403730:	mov	w0, #0x0                   	// #0
  403734:	cmp	w2, #0x24
  403738:	b.ne	40385c <ferror@plt+0x67c>  // b.any
  40373c:	add	x21, x3, #0x2
  403740:	cbz	x1, 40382c <ferror@plt+0x64c>
  403744:	ldrsb	w19, [x3, #2]
  403748:	cbz	w19, 403864 <ferror@plt+0x684>
  40374c:	cmp	w19, #0x24
  403750:	b.eq	4037cc <ferror@plt+0x5ec>  // b.none
  403754:	bl	402ef0 <__ctype_b_loc@plt>
  403758:	and	w1, w19, #0xff
  40375c:	and	x19, x19, #0xff
  403760:	ldr	x0, [x0]
  403764:	ldrh	w0, [x0, x19, lsl #1]
  403768:	sub	w1, w1, #0x2e
  40376c:	and	w1, w1, #0xff
  403770:	tst	x0, #0x8
  403774:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  403778:	b.hi	403844 <ferror@plt+0x664>  // b.pmore
  40377c:	ldrsb	w19, [x21, #1]!
  403780:	cbnz	w19, 40374c <ferror@plt+0x56c>
  403784:	mov	w0, #0x0                   	// #0
  403788:	ldp	x21, x22, [sp, #32]
  40378c:	b	403868 <ferror@plt+0x688>
  403790:	mov	w0, #0x0                   	// #0
  403794:	b	403868 <ferror@plt+0x688>
  403798:	stp	x21, x22, [sp, #32]
  40379c:	mov	w20, #0x2b                  	// #43
  4037a0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4037a4:	add	x1, x1, #0x900
  4037a8:	b	40372c <ferror@plt+0x54c>
  4037ac:	stp	x21, x22, [sp, #32]
  4037b0:	mov	w20, #0x16                  	// #22
  4037b4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4037b8:	add	x1, x1, #0x8f8
  4037bc:	b	40372c <ferror@plt+0x54c>
  4037c0:	mov	w20, #0x0                   	// #0
  4037c4:	mov	x1, #0x0                   	// #0
  4037c8:	b	40372c <ferror@plt+0x54c>
  4037cc:	add	x22, x21, #0x1
  4037d0:	ldrsb	w19, [x21, #1]
  4037d4:	cbz	w19, 403838 <ferror@plt+0x658>
  4037d8:	bl	402ef0 <__ctype_b_loc@plt>
  4037dc:	ldr	x3, [x0]
  4037e0:	mov	w1, #0x0                   	// #0
  4037e4:	and	w0, w19, #0xff
  4037e8:	and	x19, x19, #0xff
  4037ec:	ldrh	w2, [x3, x19, lsl #1]
  4037f0:	sub	w0, w0, #0x2e
  4037f4:	and	w0, w0, #0xff
  4037f8:	tst	x2, #0x8
  4037fc:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  403800:	b.hi	403850 <ferror@plt+0x670>  // b.pmore
  403804:	add	w1, w1, #0x1
  403808:	ldrsb	w19, [x22, #1]!
  40380c:	cbnz	w19, 4037e4 <ferror@plt+0x604>
  403810:	cmp	w20, #0x0
  403814:	ccmp	w1, w20, #0x4, ne  // ne = any
  403818:	cset	w0, eq  // eq = none
  40381c:	ldp	x21, x22, [sp, #32]
  403820:	b	403868 <ferror@plt+0x688>
  403824:	mov	w0, #0x0                   	// #0
  403828:	ret
  40382c:	mov	w0, #0x0                   	// #0
  403830:	ldp	x21, x22, [sp, #32]
  403834:	b	403868 <ferror@plt+0x688>
  403838:	mov	w0, #0x0                   	// #0
  40383c:	ldp	x21, x22, [sp, #32]
  403840:	b	403868 <ferror@plt+0x688>
  403844:	mov	w0, #0x0                   	// #0
  403848:	ldp	x21, x22, [sp, #32]
  40384c:	b	403868 <ferror@plt+0x688>
  403850:	mov	w0, #0x0                   	// #0
  403854:	ldp	x21, x22, [sp, #32]
  403858:	b	403868 <ferror@plt+0x688>
  40385c:	ldp	x21, x22, [sp, #32]
  403860:	b	403868 <ferror@plt+0x688>
  403864:	ldp	x21, x22, [sp, #32]
  403868:	ldp	x19, x20, [sp, #16]
  40386c:	ldp	x29, x30, [sp], #48
  403870:	ret
  403874:	stp	x29, x30, [sp, #-256]!
  403878:	mov	x29, sp
  40387c:	str	x2, [sp, #208]
  403880:	str	x3, [sp, #216]
  403884:	str	x4, [sp, #224]
  403888:	str	x5, [sp, #232]
  40388c:	str	x6, [sp, #240]
  403890:	str	x7, [sp, #248]
  403894:	str	q0, [sp, #80]
  403898:	str	q1, [sp, #96]
  40389c:	str	q2, [sp, #112]
  4038a0:	str	q3, [sp, #128]
  4038a4:	str	q4, [sp, #144]
  4038a8:	str	q5, [sp, #160]
  4038ac:	str	q6, [sp, #176]
  4038b0:	str	q7, [sp, #192]
  4038b4:	add	x2, sp, #0x100
  4038b8:	str	x2, [sp, #48]
  4038bc:	str	x2, [sp, #56]
  4038c0:	add	x2, sp, #0xd0
  4038c4:	str	x2, [sp, #64]
  4038c8:	mov	w2, #0xffffffd0            	// #-48
  4038cc:	str	w2, [sp, #72]
  4038d0:	mov	w2, #0xffffff80            	// #-128
  4038d4:	str	w2, [sp, #76]
  4038d8:	ldp	x2, x3, [sp, #48]
  4038dc:	stp	x2, x3, [sp, #16]
  4038e0:	ldp	x2, x3, [sp, #64]
  4038e4:	stp	x2, x3, [sp, #32]
  4038e8:	add	x2, sp, #0x10
  4038ec:	bl	402fd0 <vasprintf@plt>
  4038f0:	tbnz	w0, #31, 4038fc <ferror@plt+0x71c>
  4038f4:	ldp	x29, x30, [sp], #256
  4038f8:	ret
  4038fc:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403900:	add	x1, x1, #0x920
  403904:	mov	w0, #0x1                   	// #1
  403908:	bl	4031b0 <err@plt>
  40390c:	stp	x29, x30, [sp, #-112]!
  403910:	mov	x29, sp
  403914:	stp	x23, x24, [sp, #48]
  403918:	str	x1, [sp, #104]
  40391c:	cbz	x1, 403a80 <ferror@plt+0x8a0>
  403920:	stp	x19, x20, [sp, #16]
  403924:	stp	x21, x22, [sp, #32]
  403928:	stp	x25, x26, [sp, #64]
  40392c:	stp	x27, x28, [sp, #80]
  403930:	mov	x26, x0
  403934:	mov	w25, w2
  403938:	add	x20, x1, x1, lsl #2
  40393c:	lsl	x20, x20, #1
  403940:	mov	x21, x20
  403944:	mov	x0, x20
  403948:	bl	402c70 <malloc@plt>
  40394c:	mov	x19, x0
  403950:	cmp	x0, #0x0
  403954:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  403958:	b.ne	403978 <ferror@plt+0x798>  // b.any
  40395c:	mov	x22, x0
  403960:	mov	x24, #0x0                   	// #0
  403964:	adrp	x27, 409000 <ferror@plt+0x5e20>
  403968:	add	x27, x27, #0x938
  40396c:	adrp	x28, 409000 <ferror@plt+0x5e20>
  403970:	add	x28, x28, #0x940
  403974:	b	4039ec <ferror@plt+0x80c>
  403978:	mov	x2, x20
  40397c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403980:	add	x1, x1, #0x8d8
  403984:	mov	w0, #0x1                   	// #1
  403988:	bl	4031b0 <err@plt>
  40398c:	ldr	w0, [x26, x24, lsl #2]
  403990:	bl	403140 <getgrgid@plt>
  403994:	mov	x23, x0
  403998:	cbz	x0, 403a08 <ferror@plt+0x828>
  40399c:	ldr	x3, [x0]
  4039a0:	mov	x2, x28
  4039a4:	mov	x1, x20
  4039a8:	mov	x0, x22
  4039ac:	bl	402bf0 <snprintf@plt>
  4039b0:	tbnz	w0, #31, 4039c0 <ferror@plt+0x7e0>
  4039b4:	sxtw	x1, w0
  4039b8:	cmp	x20, w0, sxtw
  4039bc:	b.hi	403a44 <ferror@plt+0x864>  // b.pmore
  4039c0:	sub	x20, x22, x19
  4039c4:	lsl	x21, x21, #1
  4039c8:	mov	x1, x21
  4039cc:	mov	x0, x19
  4039d0:	bl	402dd0 <realloc@plt>
  4039d4:	mov	x19, x0
  4039d8:	cmp	x0, #0x0
  4039dc:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  4039e0:	b.ne	403a30 <ferror@plt+0x850>  // b.any
  4039e4:	add	x22, x0, x20
  4039e8:	sub	x20, x21, x20
  4039ec:	cbnz	w25, 40398c <ferror@plt+0x7ac>
  4039f0:	ldr	w3, [x26, x24, lsl #2]
  4039f4:	mov	x2, x27
  4039f8:	mov	x1, x20
  4039fc:	mov	x0, x22
  403a00:	bl	402bf0 <snprintf@plt>
  403a04:	b	4039b0 <ferror@plt+0x7d0>
  403a08:	mov	x0, x19
  403a0c:	bl	402f60 <free@plt>
  403a10:	ldp	x19, x20, [sp, #16]
  403a14:	ldp	x21, x22, [sp, #32]
  403a18:	ldp	x25, x26, [sp, #64]
  403a1c:	ldp	x27, x28, [sp, #80]
  403a20:	mov	x0, x23
  403a24:	ldp	x23, x24, [sp, #48]
  403a28:	ldp	x29, x30, [sp], #112
  403a2c:	ret
  403a30:	mov	x2, x21
  403a34:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403a38:	add	x1, x1, #0x8d8
  403a3c:	mov	w0, #0x1                   	// #1
  403a40:	bl	4031b0 <err@plt>
  403a44:	sub	x20, x20, x1
  403a48:	add	x22, x22, x1
  403a4c:	add	x24, x24, #0x1
  403a50:	ldr	x0, [sp, #104]
  403a54:	cmp	x0, x24
  403a58:	b.ne	4039ec <ferror@plt+0x80c>  // b.any
  403a5c:	mov	x23, x19
  403a60:	cmp	x19, x22
  403a64:	b.cs	403a88 <ferror@plt+0x8a8>  // b.hs, b.nlast
  403a68:	sturb	wzr, [x22, #-1]
  403a6c:	ldp	x19, x20, [sp, #16]
  403a70:	ldp	x21, x22, [sp, #32]
  403a74:	ldp	x25, x26, [sp, #64]
  403a78:	ldp	x27, x28, [sp, #80]
  403a7c:	b	403a20 <ferror@plt+0x840>
  403a80:	mov	x23, #0x0                   	// #0
  403a84:	b	403a20 <ferror@plt+0x840>
  403a88:	ldp	x19, x20, [sp, #16]
  403a8c:	ldp	x21, x22, [sp, #32]
  403a90:	ldp	x25, x26, [sp, #64]
  403a94:	ldp	x27, x28, [sp, #80]
  403a98:	b	403a20 <ferror@plt+0x840>
  403a9c:	tst	w1, #0xfffffffd
  403aa0:	b.ne	403aa8 <ferror@plt+0x8c8>  // b.any
  403aa4:	ret
  403aa8:	stp	x29, x30, [sp, #-96]!
  403aac:	mov	x29, sp
  403ab0:	stp	x21, x22, [sp, #32]
  403ab4:	ldr	x22, [x0]
  403ab8:	mov	x1, #0x0                   	// #0
  403abc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403ac0:	ldr	x0, [x0, #1136]
  403ac4:	bl	402e00 <scols_table_new_line@plt>
  403ac8:	mov	x21, x0
  403acc:	cbz	x0, 403b08 <ferror@plt+0x928>
  403ad0:	stp	x19, x20, [sp, #16]
  403ad4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403ad8:	ldr	x0, [x0, #1144]
  403adc:	mov	x19, #0x0                   	// #0
  403ae0:	cbz	x0, 403ea8 <ferror@plt+0xcc8>
  403ae4:	stp	x23, x24, [sp, #48]
  403ae8:	str	x25, [sp, #64]
  403aec:	adrp	x20, 41e000 <ferror@plt+0x1ae20>
  403af0:	add	x20, x20, #0x470
  403af4:	add	x23, x20, #0x10
  403af8:	adrp	x24, 40a000 <ferror@plt+0x6e20>
  403afc:	add	x24, x24, #0xc38
  403b00:	add	x25, x24, #0x450
  403b04:	b	403b58 <ferror@plt+0x978>
  403b08:	stp	x19, x20, [sp, #16]
  403b0c:	stp	x23, x24, [sp, #48]
  403b10:	str	x25, [sp, #64]
  403b14:	mov	w2, #0x5                   	// #5
  403b18:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403b1c:	add	x1, x1, #0x948
  403b20:	mov	x0, #0x0                   	// #0
  403b24:	bl	4030b0 <dcgettext@plt>
  403b28:	mov	x1, x0
  403b2c:	mov	w0, #0x1                   	// #1
  403b30:	bl	4031b0 <err@plt>
  403b34:	ldr	x2, [x22]
  403b38:	mov	x1, x19
  403b3c:	mov	x0, x21
  403b40:	bl	402a40 <scols_line_set_data@plt>
  403b44:	cbnz	w0, 403e80 <ferror@plt+0xca0>
  403b48:	add	x19, x19, #0x1
  403b4c:	ldr	x0, [x20, #8]
  403b50:	cmp	x0, x19
  403b54:	b.ls	403ea0 <ferror@plt+0xcc0>  // b.plast
  403b58:	ldr	w0, [x23, x19, lsl #2]
  403b5c:	cmp	w0, #0x1a
  403b60:	b.hi	403e60 <ferror@plt+0xc80>  // b.pmore
  403b64:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  403b68:	add	x1, x1, #0xb48
  403b6c:	ldrh	w0, [x1, w0, uxtw #1]
  403b70:	adr	x1, 403b7c <ferror@plt+0x99c>
  403b74:	add	x0, x1, w0, sxth #2
  403b78:	br	x0
  403b7c:	ldr	w2, [x22, #8]
  403b80:	str	xzr, [sp, #88]
  403b84:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403b88:	add	x1, x1, #0x968
  403b8c:	add	x0, sp, #0x58
  403b90:	bl	403874 <ferror@plt+0x694>
  403b94:	ldr	x2, [sp, #88]
  403b98:	mov	x1, x19
  403b9c:	mov	x0, x21
  403ba0:	bl	402a70 <scols_line_refer_data@plt>
  403ba4:	b	403b44 <ferror@plt+0x964>
  403ba8:	ldr	w0, [x20, #232]
  403bac:	cmp	w0, #0x6
  403bb0:	b.eq	403bcc <ferror@plt+0x9ec>  // b.none
  403bb4:	ldrsw	x0, [x22, #40]
  403bb8:	ldr	x2, [x25, x0, lsl #3]
  403bbc:	mov	x1, x19
  403bc0:	mov	x0, x21
  403bc4:	bl	402a40 <scols_line_set_data@plt>
  403bc8:	b	403b44 <ferror@plt+0x964>
  403bcc:	add	x0, x24, #0x438
  403bd0:	ldrsw	x1, [x22, #40]
  403bd4:	ldr	x2, [x0, x1, lsl #3]
  403bd8:	b	403bbc <ferror@plt+0x9dc>
  403bdc:	ldr	w0, [x20, #232]
  403be0:	cmp	w0, #0x6
  403be4:	b.eq	403c00 <ferror@plt+0xa20>  // b.none
  403be8:	ldrsw	x0, [x22, #44]
  403bec:	ldr	x2, [x25, x0, lsl #3]
  403bf0:	mov	x1, x19
  403bf4:	mov	x0, x21
  403bf8:	bl	402a40 <scols_line_set_data@plt>
  403bfc:	b	403b44 <ferror@plt+0x964>
  403c00:	add	x0, x24, #0x438
  403c04:	ldrsw	x1, [x22, #44]
  403c08:	ldr	x2, [x0, x1, lsl #3]
  403c0c:	b	403bf0 <ferror@plt+0xa10>
  403c10:	ldr	w0, [x20, #232]
  403c14:	cmp	w0, #0x6
  403c18:	b.eq	403c34 <ferror@plt+0xa54>  // b.none
  403c1c:	ldrsw	x0, [x22, #48]
  403c20:	ldr	x2, [x25, x0, lsl #3]
  403c24:	mov	x1, x19
  403c28:	mov	x0, x21
  403c2c:	bl	402a40 <scols_line_set_data@plt>
  403c30:	b	403b44 <ferror@plt+0x964>
  403c34:	add	x0, x24, #0x438
  403c38:	ldrsw	x1, [x22, #48]
  403c3c:	ldr	x2, [x0, x1, lsl #3]
  403c40:	b	403c24 <ferror@plt+0xa44>
  403c44:	ldr	w0, [x20, #232]
  403c48:	cmp	w0, #0x6
  403c4c:	b.eq	403c68 <ferror@plt+0xa88>  // b.none
  403c50:	ldrsw	x0, [x22, #52]
  403c54:	ldr	x2, [x25, x0, lsl #3]
  403c58:	mov	x1, x19
  403c5c:	mov	x0, x21
  403c60:	bl	402a40 <scols_line_set_data@plt>
  403c64:	b	403b44 <ferror@plt+0x964>
  403c68:	add	x0, x24, #0x438
  403c6c:	ldrsw	x1, [x22, #52]
  403c70:	ldr	x2, [x0, x1, lsl #3]
  403c74:	b	403c58 <ferror@plt+0xa78>
  403c78:	ldr	x2, [x22, #112]
  403c7c:	mov	x1, x19
  403c80:	mov	x0, x21
  403c84:	bl	402a40 <scols_line_set_data@plt>
  403c88:	b	403b44 <ferror@plt+0x964>
  403c8c:	ldr	x2, [x22, #16]
  403c90:	mov	x1, x19
  403c94:	mov	x0, x21
  403c98:	bl	402a40 <scols_line_set_data@plt>
  403c9c:	b	403b44 <ferror@plt+0x964>
  403ca0:	ldr	w2, [x22, #24]
  403ca4:	str	xzr, [sp, #88]
  403ca8:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403cac:	add	x1, x1, #0x968
  403cb0:	add	x0, sp, #0x58
  403cb4:	bl	403874 <ferror@plt+0x694>
  403cb8:	ldr	x2, [sp, #88]
  403cbc:	mov	x1, x19
  403cc0:	mov	x0, x21
  403cc4:	bl	402a70 <scols_line_refer_data@plt>
  403cc8:	b	403b44 <ferror@plt+0x964>
  403ccc:	mov	w2, #0x1                   	// #1
  403cd0:	ldr	x1, [x22, #64]
  403cd4:	ldr	x0, [x22, #56]
  403cd8:	bl	40390c <ferror@plt+0x72c>
  403cdc:	mov	x2, x0
  403ce0:	mov	x1, x19
  403ce4:	mov	x0, x21
  403ce8:	bl	402a70 <scols_line_refer_data@plt>
  403cec:	b	403b44 <ferror@plt+0x964>
  403cf0:	mov	w2, #0x0                   	// #0
  403cf4:	ldr	x1, [x22, #64]
  403cf8:	ldr	x0, [x22, #56]
  403cfc:	bl	40390c <ferror@plt+0x72c>
  403d00:	mov	x2, x0
  403d04:	mov	x1, x19
  403d08:	mov	x0, x21
  403d0c:	bl	402a70 <scols_line_refer_data@plt>
  403d10:	b	403b44 <ferror@plt+0x964>
  403d14:	ldr	x2, [x22, #160]
  403d18:	mov	x1, x19
  403d1c:	mov	x0, x21
  403d20:	bl	402a40 <scols_line_set_data@plt>
  403d24:	b	403b44 <ferror@plt+0x964>
  403d28:	ldr	x2, [x22, #168]
  403d2c:	mov	x1, x19
  403d30:	mov	x0, x21
  403d34:	bl	402a40 <scols_line_set_data@plt>
  403d38:	b	403b44 <ferror@plt+0x964>
  403d3c:	ldr	x2, [x22, #32]
  403d40:	mov	x1, x19
  403d44:	mov	x0, x21
  403d48:	bl	402a40 <scols_line_set_data@plt>
  403d4c:	b	403b44 <ferror@plt+0x964>
  403d50:	ldr	x2, [x22, #120]
  403d54:	mov	x1, x19
  403d58:	mov	x0, x21
  403d5c:	bl	402a40 <scols_line_set_data@plt>
  403d60:	b	403b44 <ferror@plt+0x964>
  403d64:	ldr	x2, [x22, #128]
  403d68:	mov	x1, x19
  403d6c:	mov	x0, x21
  403d70:	bl	402a40 <scols_line_set_data@plt>
  403d74:	b	403b44 <ferror@plt+0x964>
  403d78:	ldr	x2, [x22, #136]
  403d7c:	mov	x1, x19
  403d80:	mov	x0, x21
  403d84:	bl	402a40 <scols_line_set_data@plt>
  403d88:	b	403b44 <ferror@plt+0x964>
  403d8c:	ldr	x2, [x22, #144]
  403d90:	mov	x1, x19
  403d94:	mov	x0, x21
  403d98:	bl	402a40 <scols_line_set_data@plt>
  403d9c:	b	403b44 <ferror@plt+0x964>
  403da0:	ldr	x2, [x22, #152]
  403da4:	mov	x1, x19
  403da8:	mov	x0, x21
  403dac:	bl	402a40 <scols_line_set_data@plt>
  403db0:	b	403b44 <ferror@plt+0x964>
  403db4:	ldr	w0, [x20, #232]
  403db8:	cmp	w0, #0x6
  403dbc:	b.eq	403dd8 <ferror@plt+0xbf8>  // b.none
  403dc0:	ldrsw	x0, [x22, #184]
  403dc4:	ldr	x2, [x25, x0, lsl #3]
  403dc8:	mov	x1, x19
  403dcc:	mov	x0, x21
  403dd0:	bl	402a40 <scols_line_set_data@plt>
  403dd4:	b	403b44 <ferror@plt+0x964>
  403dd8:	add	x0, x24, #0x438
  403ddc:	ldrsw	x1, [x22, #184]
  403de0:	ldr	x2, [x0, x1, lsl #3]
  403de4:	b	403dc8 <ferror@plt+0xbe8>
  403de8:	ldr	x2, [x22, #80]
  403dec:	mov	x1, x19
  403df0:	mov	x0, x21
  403df4:	bl	402a40 <scols_line_set_data@plt>
  403df8:	b	403b44 <ferror@plt+0x964>
  403dfc:	ldr	x2, [x22, #88]
  403e00:	mov	x1, x19
  403e04:	mov	x0, x21
  403e08:	bl	402a40 <scols_line_set_data@plt>
  403e0c:	b	403b44 <ferror@plt+0x964>
  403e10:	ldr	x2, [x22, #72]
  403e14:	mov	x1, x19
  403e18:	mov	x0, x21
  403e1c:	bl	402a40 <scols_line_set_data@plt>
  403e20:	b	403b44 <ferror@plt+0x964>
  403e24:	ldr	x2, [x22, #96]
  403e28:	mov	x1, x19
  403e2c:	mov	x0, x21
  403e30:	bl	402a40 <scols_line_set_data@plt>
  403e34:	b	403b44 <ferror@plt+0x964>
  403e38:	ldr	x2, [x22, #104]
  403e3c:	mov	x1, x19
  403e40:	mov	x0, x21
  403e44:	bl	402a40 <scols_line_set_data@plt>
  403e48:	b	403b44 <ferror@plt+0x964>
  403e4c:	ldr	x2, [x22, #192]
  403e50:	mov	x1, x19
  403e54:	mov	x0, x21
  403e58:	bl	402a40 <scols_line_set_data@plt>
  403e5c:	b	403b44 <ferror@plt+0x964>
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403e68:	add	x1, x1, #0x970
  403e6c:	mov	x0, #0x0                   	// #0
  403e70:	bl	4030b0 <dcgettext@plt>
  403e74:	mov	x1, x0
  403e78:	mov	w0, #0x1                   	// #1
  403e7c:	bl	4031b0 <err@plt>
  403e80:	mov	w2, #0x5                   	// #5
  403e84:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403e88:	add	x1, x1, #0x990
  403e8c:	mov	x0, #0x0                   	// #0
  403e90:	bl	4030b0 <dcgettext@plt>
  403e94:	mov	x1, x0
  403e98:	mov	w0, #0x1                   	// #1
  403e9c:	bl	4031b0 <err@plt>
  403ea0:	ldp	x23, x24, [sp, #48]
  403ea4:	ldr	x25, [sp, #64]
  403ea8:	ldp	x19, x20, [sp, #16]
  403eac:	ldp	x21, x22, [sp, #32]
  403eb0:	ldp	x29, x30, [sp], #96
  403eb4:	ret
  403eb8:	stp	x29, x30, [sp, #-32]!
  403ebc:	mov	x29, sp
  403ec0:	stp	x19, x20, [sp, #16]
  403ec4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403ec8:	ldr	x20, [x0, #1112]
  403ecc:	bl	403120 <__errno_location@plt>
  403ed0:	mov	x19, x0
  403ed4:	str	wzr, [x0]
  403ed8:	mov	x0, x20
  403edc:	bl	4031e0 <ferror@plt>
  403ee0:	cbz	w0, 403f28 <ferror@plt+0xd48>
  403ee4:	ldr	w0, [x19]
  403ee8:	cmp	w0, #0x9
  403eec:	b.eq	403ef8 <ferror@plt+0xd18>  // b.none
  403ef0:	cmp	w0, #0x20
  403ef4:	b.ne	403f54 <ferror@plt+0xd74>  // b.any
  403ef8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  403efc:	ldr	x20, [x0, #1088]
  403f00:	str	wzr, [x19]
  403f04:	mov	x0, x20
  403f08:	bl	4031e0 <ferror@plt>
  403f0c:	cbz	w0, 403f94 <ferror@plt+0xdb4>
  403f10:	ldr	w0, [x19]
  403f14:	cmp	w0, #0x9
  403f18:	b.ne	403fc0 <ferror@plt+0xde0>  // b.any
  403f1c:	ldp	x19, x20, [sp, #16]
  403f20:	ldp	x29, x30, [sp], #32
  403f24:	ret
  403f28:	mov	x0, x20
  403f2c:	bl	403020 <fflush@plt>
  403f30:	cbnz	w0, 403ee4 <ferror@plt+0xd04>
  403f34:	mov	x0, x20
  403f38:	bl	402c20 <fileno@plt>
  403f3c:	tbnz	w0, #31, 403ee4 <ferror@plt+0xd04>
  403f40:	bl	402a60 <dup@plt>
  403f44:	tbnz	w0, #31, 403ee4 <ferror@plt+0xd04>
  403f48:	bl	402e30 <close@plt>
  403f4c:	cbz	w0, 403ef8 <ferror@plt+0xd18>
  403f50:	b	403ee4 <ferror@plt+0xd04>
  403f54:	cbz	w0, 403f78 <ferror@plt+0xd98>
  403f58:	mov	w2, #0x5                   	// #5
  403f5c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403f60:	add	x1, x1, #0x9b0
  403f64:	mov	x0, #0x0                   	// #0
  403f68:	bl	4030b0 <dcgettext@plt>
  403f6c:	bl	402ee0 <warn@plt>
  403f70:	mov	w0, #0x1                   	// #1
  403f74:	bl	4029c0 <_exit@plt>
  403f78:	mov	w2, #0x5                   	// #5
  403f7c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  403f80:	add	x1, x1, #0x9b0
  403f84:	mov	x0, #0x0                   	// #0
  403f88:	bl	4030b0 <dcgettext@plt>
  403f8c:	bl	403060 <warnx@plt>
  403f90:	b	403f70 <ferror@plt+0xd90>
  403f94:	mov	x0, x20
  403f98:	bl	403020 <fflush@plt>
  403f9c:	cbnz	w0, 403f10 <ferror@plt+0xd30>
  403fa0:	mov	x0, x20
  403fa4:	bl	402c20 <fileno@plt>
  403fa8:	tbnz	w0, #31, 403f10 <ferror@plt+0xd30>
  403fac:	bl	402a60 <dup@plt>
  403fb0:	tbnz	w0, #31, 403f10 <ferror@plt+0xd30>
  403fb4:	bl	402e30 <close@plt>
  403fb8:	cbz	w0, 403f1c <ferror@plt+0xd3c>
  403fbc:	b	403f10 <ferror@plt+0xd30>
  403fc0:	mov	w0, #0x1                   	// #1
  403fc4:	bl	4029c0 <_exit@plt>
  403fc8:	stp	x29, x30, [sp, #-160]!
  403fcc:	mov	x29, sp
  403fd0:	str	x1, [sp, #24]
  403fd4:	stp	xzr, xzr, [sp, #96]
  403fd8:	stp	xzr, xzr, [sp, #112]
  403fdc:	stp	xzr, xzr, [sp, #128]
  403fe0:	stp	xzr, xzr, [sp, #144]
  403fe4:	cmp	w0, #0x3
  403fe8:	b.eq	404098 <ferror@plt+0xeb8>  // b.none
  403fec:	b.gt	404040 <ferror@plt+0xe60>
  403ff0:	cmp	w0, #0x1
  403ff4:	b.eq	404060 <ferror@plt+0xe80>  // b.none
  403ff8:	cmp	w0, #0x2
  403ffc:	b.ne	4040b0 <ferror@plt+0xed0>  // b.any
  404000:	add	x1, sp, #0x28
  404004:	add	x0, sp, #0x18
  404008:	bl	402b10 <localtime_r@plt>
  40400c:	add	x1, sp, #0x60
  404010:	add	x0, sp, #0x28
  404014:	bl	403160 <asctime_r@plt>
  404018:	add	x0, sp, #0x60
  40401c:	bl	402a10 <strlen@plt>
  404020:	sub	x0, x0, #0x1
  404024:	add	x1, sp, #0x60
  404028:	ldrsb	w1, [x1, x0]
  40402c:	cmp	w1, #0xa
  404030:	b.ne	404084 <ferror@plt+0xea4>  // b.any
  404034:	add	x1, sp, #0x60
  404038:	strb	wzr, [x1, x0]
  40403c:	b	404084 <ferror@plt+0xea4>
  404040:	cmp	w0, #0x4
  404044:	b.ne	4040b0 <ferror@plt+0xed0>  // b.any
  404048:	mov	x3, #0x40                  	// #64
  40404c:	add	x2, sp, #0x60
  404050:	mov	w1, #0x1                   	// #1
  404054:	add	x0, sp, #0x18
  404058:	bl	409034 <ferror@plt+0x5e54>
  40405c:	b	404080 <ferror@plt+0xea0>
  404060:	mov	x4, #0x40                  	// #64
  404064:	add	x3, sp, #0x60
  404068:	mov	w2, #0x2                   	// #2
  40406c:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  404070:	add	x1, x1, #0x470
  404074:	add	x1, x1, #0xf0
  404078:	add	x0, sp, #0x18
  40407c:	bl	4090bc <ferror@plt+0x5edc>
  404080:	cbnz	w0, 4040d0 <ferror@plt+0xef0>
  404084:	add	x0, sp, #0x60
  404088:	bl	402df0 <strdup@plt>
  40408c:	cbz	x0, 4040f0 <ferror@plt+0xf10>
  404090:	ldp	x29, x30, [sp], #160
  404094:	ret
  404098:	mov	x3, #0x40                  	// #64
  40409c:	add	x2, sp, #0x60
  4040a0:	mov	w1, #0x27                  	// #39
  4040a4:	add	x0, sp, #0x18
  4040a8:	bl	409034 <ferror@plt+0x5e54>
  4040ac:	b	404080 <ferror@plt+0xea0>
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4040b8:	add	x1, x1, #0x9c0
  4040bc:	mov	x0, #0x0                   	// #0
  4040c0:	bl	4030b0 <dcgettext@plt>
  4040c4:	mov	x1, x0
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	bl	4030d0 <errx@plt>
  4040d0:	mov	w2, #0x5                   	// #5
  4040d4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4040d8:	add	x1, x1, #0x9d8
  4040dc:	mov	x0, #0x0                   	// #0
  4040e0:	bl	4030b0 <dcgettext@plt>
  4040e4:	mov	x1, x0
  4040e8:	mov	w0, #0x1                   	// #1
  4040ec:	bl	4030d0 <errx@plt>
  4040f0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4040f4:	add	x1, x1, #0x9f8
  4040f8:	mov	w0, #0x1                   	// #1
  4040fc:	bl	4031b0 <err@plt>
  404100:	stp	x29, x30, [sp, #-144]!
  404104:	mov	x29, sp
  404108:	stp	x19, x20, [sp, #16]
  40410c:	stp	x21, x22, [sp, #32]
  404110:	stp	x23, x24, [sp, #48]
  404114:	mov	x23, x0
  404118:	mov	x20, x1
  40411c:	bl	403120 <__errno_location@plt>
  404120:	mov	x19, x0
  404124:	str	wzr, [x0]
  404128:	cbz	x20, 4041cc <ferror@plt+0xfec>
  40412c:	mov	x0, x20
  404130:	bl	402d20 <getpwnam@plt>
  404134:	mov	x20, x0
  404138:	cbz	x20, 4049e0 <ferror@plt+0x1800>
  40413c:	ldr	w21, [x20, #16]
  404140:	str	w21, [x23, #40]
  404144:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404148:	ldr	w22, [x0, #1392]
  40414c:	tbz	w22, #4, 40416c <ferror@plt+0xf8c>
  404150:	ldr	x1, [x20]
  404154:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404158:	add	x0, x0, #0xa10
  40415c:	bl	402ec0 <strcmp@plt>
  404160:	cmp	w21, #0x0
  404164:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404168:	b.ne	4041d8 <ferror@plt+0xff8>  // b.any
  40416c:	tbz	w22, #3, 404188 <ferror@plt+0xfa8>
  404170:	ldr	w0, [x23, #52]
  404174:	cmp	w0, w21
  404178:	b.hi	404200 <ferror@plt+0x1020>  // b.pmore
  40417c:	ldr	w0, [x23, #56]
  404180:	cmp	w0, w21
  404184:	b.cc	404200 <ferror@plt+0x1020>  // b.lo, b.ul, b.last
  404188:	str	wzr, [x19]
  40418c:	ldr	w0, [x20, #20]
  404190:	bl	403140 <getgrgid@plt>
  404194:	str	x0, [sp, #112]
  404198:	cbz	x0, 4049e8 <ferror@plt+0x1808>
  40419c:	mov	x1, #0xc8                  	// #200
  4041a0:	mov	x0, #0x1                   	// #1
  4041a4:	bl	402d90 <calloc@plt>
  4041a8:	mov	x21, x0
  4041ac:	cbnz	x0, 404210 <ferror@plt+0x1030>
  4041b0:	stp	x25, x26, [sp, #64]
  4041b4:	stp	x27, x28, [sp, #80]
  4041b8:	mov	x2, #0xc8                  	// #200
  4041bc:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4041c0:	add	x1, x1, #0x8d8
  4041c4:	mov	w0, #0x1                   	// #1
  4041c8:	bl	4031b0 <err@plt>
  4041cc:	bl	403080 <getpwent@plt>
  4041d0:	mov	x20, x0
  4041d4:	b	404138 <ferror@plt+0xf58>
  4041d8:	ldr	w0, [x23, #44]
  4041dc:	cmp	w0, w21
  4041e0:	b.hi	4041f0 <ferror@plt+0x1010>  // b.pmore
  4041e4:	ldr	w0, [x23, #48]
  4041e8:	cmp	w0, w21
  4041ec:	b.cs	404188 <ferror@plt+0xfa8>  // b.hs, b.nlast
  4041f0:	mov	w0, #0xb                   	// #11
  4041f4:	str	w0, [x19]
  4041f8:	mov	x21, #0x0                   	// #0
  4041fc:	b	4049c8 <ferror@plt+0x17e8>
  404200:	mov	w0, #0xb                   	// #11
  404204:	str	w0, [x19]
  404208:	mov	x21, #0x0                   	// #0
  40420c:	b	4049c8 <ferror@plt+0x17e8>
  404210:	stp	x25, x26, [sp, #64]
  404214:	ldr	x26, [x23]
  404218:	cbz	x26, 4042fc <ferror@plt+0x111c>
  40421c:	ldr	x22, [x20]
  404220:	cbz	x22, 40431c <ferror@plt+0x113c>
  404224:	ldr	x24, [x23, #8]
  404228:	add	x19, x24, x24, lsl #1
  40422c:	add	x19, x24, x19, lsl #3
  404230:	add	x19, x26, x19, lsl #4
  404234:	sub	x19, x19, #0x190
  404238:	mov	x25, #0x20                  	// #32
  40423c:	mov	x26, x19
  404240:	mov	x2, x25
  404244:	add	x1, x19, #0x2c
  404248:	mov	x0, x22
  40424c:	bl	402ca0 <strncmp@plt>
  404250:	cbz	w0, 404264 <ferror@plt+0x1084>
  404254:	sub	x19, x19, #0x190
  404258:	subs	x24, x24, #0x1
  40425c:	b.ne	40423c <ferror@plt+0x105c>  // b.any
  404260:	mov	x26, #0x0                   	// #0
  404264:	ldr	x0, [x23, #16]
  404268:	str	x0, [sp, #96]
  40426c:	cbz	x0, 4042b4 <ferror@plt+0x10d4>
  404270:	ldr	x24, [x23, #24]
  404274:	add	x19, x24, x24, lsl #1
  404278:	add	x19, x24, x19, lsl #3
  40427c:	ldr	x0, [sp, #96]
  404280:	add	x19, x0, x19, lsl #4
  404284:	sub	x19, x19, #0x190
  404288:	mov	x25, #0x20                  	// #32
  40428c:	str	x19, [sp, #96]
  404290:	mov	x2, x25
  404294:	add	x1, x19, #0x2c
  404298:	mov	x0, x22
  40429c:	bl	402ca0 <strncmp@plt>
  4042a0:	cbz	w0, 4042b4 <ferror@plt+0x10d4>
  4042a4:	sub	x19, x19, #0x190
  4042a8:	subs	x24, x24, #0x1
  4042ac:	b.ne	40428c <ferror@plt+0x10ac>  // b.any
  4042b0:	str	xzr, [sp, #96]
  4042b4:	bl	402de0 <lckpwdf@plt>
  4042b8:	ldr	x0, [x20]
  4042bc:	bl	402d80 <getspnam@plt>
  4042c0:	mov	x25, x0
  4042c4:	bl	402a90 <ulckpwdf@plt>
  4042c8:	ldr	w0, [x20, #16]
  4042cc:	str	w0, [x21, #8]
  4042d0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4042d4:	ldr	x0, [x0, #1144]
  4042d8:	cbz	x0, 404a10 <ferror@plt+0x1830>
  4042dc:	stp	x27, x28, [sp, #80]
  4042e0:	mov	x19, #0x0                   	// #0
  4042e4:	adrp	x22, 41e000 <ferror@plt+0x1ae20>
  4042e8:	add	x22, x22, #0x470
  4042ec:	add	x24, x22, #0x10
  4042f0:	adrp	x28, 40a000 <ferror@plt+0x6e20>
  4042f4:	add	x28, x28, #0xb80
  4042f8:	b	404394 <ferror@plt+0x11b4>
  4042fc:	ldr	x0, [x23, #16]
  404300:	str	x0, [sp, #96]
  404304:	cbz	x0, 404328 <ferror@plt+0x1148>
  404308:	ldr	x22, [x20]
  40430c:	cbnz	x22, 404270 <ferror@plt+0x1090>
  404310:	mov	x26, x22
  404314:	str	x22, [sp, #96]
  404318:	b	4042b4 <ferror@plt+0x10d4>
  40431c:	mov	x26, x22
  404320:	str	x22, [sp, #96]
  404324:	b	4042b4 <ferror@plt+0x10d4>
  404328:	ldr	x26, [sp, #96]
  40432c:	b	4042b4 <ferror@plt+0x10d4>
  404330:	ldr	x0, [x20]
  404334:	cbz	x0, 404348 <ferror@plt+0x1168>
  404338:	bl	402df0 <strdup@plt>
  40433c:	cbz	x0, 40436c <ferror@plt+0x118c>
  404340:	str	x0, [x21]
  404344:	b	404384 <ferror@plt+0x11a4>
  404348:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  40434c:	add	x3, x3, #0xc38
  404350:	add	x3, x3, #0x468
  404354:	mov	w2, #0x4a                  	// #74
  404358:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40435c:	add	x1, x1, #0xa20
  404360:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404364:	add	x0, x0, #0xa38
  404368:	bl	403110 <__assert_fail@plt>
  40436c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404370:	add	x1, x1, #0x9f8
  404374:	mov	w0, #0x1                   	// #1
  404378:	bl	4031b0 <err@plt>
  40437c:	ldr	w0, [x20, #16]
  404380:	str	w0, [x21, #8]
  404384:	add	x19, x19, #0x1
  404388:	ldr	x0, [x22, #8]
  40438c:	cmp	x19, x0
  404390:	b.cs	4049c0 <ferror@plt+0x17e0>  // b.hs, b.nlast
  404394:	ldr	w0, [x24, x19, lsl #2]
  404398:	cmp	w0, #0x1a
  40439c:	b.hi	4049b0 <ferror@plt+0x17d0>  // b.pmore
  4043a0:	ldrh	w0, [x28, w0, uxtw #1]
  4043a4:	adr	x1, 4043b0 <ferror@plt+0x11d0>
  4043a8:	add	x0, x1, w0, sxth #2
  4043ac:	br	x0
  4043b0:	ldr	x0, [sp, #112]
  4043b4:	ldr	x0, [x0]
  4043b8:	cbz	x0, 4043cc <ferror@plt+0x11ec>
  4043bc:	bl	402df0 <strdup@plt>
  4043c0:	cbz	x0, 4043f0 <ferror@plt+0x1210>
  4043c4:	str	x0, [x21, #16]
  4043c8:	b	404384 <ferror@plt+0x11a4>
  4043cc:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  4043d0:	add	x3, x3, #0xc38
  4043d4:	add	x3, x3, #0x468
  4043d8:	mov	w2, #0x4a                  	// #74
  4043dc:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4043e0:	add	x1, x1, #0xa20
  4043e4:	adrp	x0, 409000 <ferror@plt+0x5e20>
  4043e8:	add	x0, x0, #0xa38
  4043ec:	bl	403110 <__assert_fail@plt>
  4043f0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4043f4:	add	x1, x1, #0x9f8
  4043f8:	mov	w0, #0x1                   	// #1
  4043fc:	bl	4031b0 <err@plt>
  404400:	ldr	w0, [x20, #20]
  404404:	str	w0, [x21, #24]
  404408:	b	404384 <ferror@plt+0x11a4>
  40440c:	str	wzr, [sp, #140]
  404410:	str	xzr, [x21, #64]
  404414:	str	xzr, [x21, #56]
  404418:	add	x3, sp, #0x8c
  40441c:	mov	x2, #0x0                   	// #0
  404420:	ldr	w1, [x20, #20]
  404424:	ldr	x0, [x20]
  404428:	bl	402fa0 <getgrouplist@plt>
  40442c:	ldr	w27, [sp, #140]
  404430:	cbz	w27, 4049f0 <ferror@plt+0x1810>
  404434:	sbfiz	x27, x27, #2, #32
  404438:	mov	x1, x27
  40443c:	mov	x0, #0x1                   	// #1
  404440:	bl	402d90 <calloc@plt>
  404444:	mov	x2, x0
  404448:	cmp	x0, #0x0
  40444c:	ccmp	x27, #0x0, #0x4, eq  // eq = none
  404450:	b.eq	404468 <ferror@plt+0x1288>  // b.none
  404454:	mov	x2, x27
  404458:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40445c:	add	x1, x1, #0x8d8
  404460:	mov	w0, #0x1                   	// #1
  404464:	bl	4031b0 <err@plt>
  404468:	str	x0, [x21, #56]
  40446c:	add	x3, sp, #0x8c
  404470:	ldr	w1, [x20, #20]
  404474:	ldr	x0, [x20]
  404478:	bl	402fa0 <getgrouplist@plt>
  40447c:	cmn	w0, #0x1
  404480:	b.eq	4049f0 <ferror@plt+0x1810>  // b.none
  404484:	ldrsw	x2, [sp, #140]
  404488:	str	x2, [x21, #64]
  40448c:	cbz	x2, 404384 <ferror@plt+0x11a4>
  404490:	ldr	x3, [x21, #56]
  404494:	ldr	w4, [x20, #20]
  404498:	mov	x0, #0x0                   	// #0
  40449c:	ldr	w1, [x3, x0, lsl #2]
  4044a0:	cmp	w1, w4
  4044a4:	b.eq	4044b4 <ferror@plt+0x12d4>  // b.none
  4044a8:	add	x0, x0, #0x1
  4044ac:	cmp	x2, x0
  4044b0:	b.ne	40449c <ferror@plt+0x12bc>  // b.any
  4044b4:	sub	x2, x2, #0x1
  4044b8:	str	x2, [x21, #64]
  4044bc:	ldr	w1, [x3, x2, lsl #2]
  4044c0:	str	w1, [x3, x0, lsl #2]
  4044c4:	b	404384 <ferror@plt+0x11a4>
  4044c8:	ldr	x0, [x20, #32]
  4044cc:	cbz	x0, 4044e0 <ferror@plt+0x1300>
  4044d0:	bl	402df0 <strdup@plt>
  4044d4:	cbz	x0, 404504 <ferror@plt+0x1324>
  4044d8:	str	x0, [x21, #160]
  4044dc:	b	404384 <ferror@plt+0x11a4>
  4044e0:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  4044e4:	add	x3, x3, #0xc38
  4044e8:	add	x3, x3, #0x468
  4044ec:	mov	w2, #0x4a                  	// #74
  4044f0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4044f4:	add	x1, x1, #0xa20
  4044f8:	adrp	x0, 409000 <ferror@plt+0x5e20>
  4044fc:	add	x0, x0, #0xa38
  404500:	bl	403110 <__assert_fail@plt>
  404504:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404508:	add	x1, x1, #0x9f8
  40450c:	mov	w0, #0x1                   	// #1
  404510:	bl	4031b0 <err@plt>
  404514:	ldr	x0, [x20, #40]
  404518:	cbz	x0, 40452c <ferror@plt+0x134c>
  40451c:	bl	402df0 <strdup@plt>
  404520:	cbz	x0, 404550 <ferror@plt+0x1370>
  404524:	str	x0, [x21, #168]
  404528:	b	404384 <ferror@plt+0x11a4>
  40452c:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  404530:	add	x3, x3, #0xc38
  404534:	add	x3, x3, #0x468
  404538:	mov	w2, #0x4a                  	// #74
  40453c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404540:	add	x1, x1, #0xa20
  404544:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404548:	add	x0, x0, #0xa38
  40454c:	bl	403110 <__assert_fail@plt>
  404550:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404554:	add	x1, x1, #0x9f8
  404558:	mov	w0, #0x1                   	// #1
  40455c:	bl	4031b0 <err@plt>
  404560:	ldr	x0, [x20, #24]
  404564:	cbz	x0, 404578 <ferror@plt+0x1398>
  404568:	bl	402df0 <strdup@plt>
  40456c:	cbz	x0, 40459c <ferror@plt+0x13bc>
  404570:	str	x0, [x21, #32]
  404574:	b	404384 <ferror@plt+0x11a4>
  404578:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  40457c:	add	x3, x3, #0xc38
  404580:	add	x3, x3, #0x468
  404584:	mov	w2, #0x4a                  	// #74
  404588:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40458c:	add	x1, x1, #0xa20
  404590:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404594:	add	x0, x0, #0xa38
  404598:	bl	403110 <__assert_fail@plt>
  40459c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4045a0:	add	x1, x1, #0x9f8
  4045a4:	mov	w0, #0x1                   	// #1
  4045a8:	bl	4031b0 <err@plt>
  4045ac:	cbz	x26, 404384 <ferror@plt+0x11a4>
  4045b0:	ldr	x1, [x26, #344]
  4045b4:	ldr	w0, [x23, #80]
  4045b8:	bl	403fc8 <ferror@plt+0xde8>
  4045bc:	str	x0, [x21, #120]
  4045c0:	b	404384 <ferror@plt+0x11a4>
  4045c4:	cbz	x26, 404384 <ferror@plt+0x11a4>
  4045c8:	mov	x0, #0x21                  	// #33
  4045cc:	bl	402c70 <malloc@plt>
  4045d0:	cbz	x0, 4045f0 <ferror@plt+0x1410>
  4045d4:	str	x0, [x21, #128]
  4045d8:	ldp	x2, x3, [x26, #8]
  4045dc:	stp	x2, x3, [x0]
  4045e0:	ldp	x2, x3, [x26, #24]
  4045e4:	stp	x2, x3, [x0, #16]
  4045e8:	strb	wzr, [x0, #32]
  4045ec:	b	404384 <ferror@plt+0x11a4>
  4045f0:	mov	x2, #0x21                  	// #33
  4045f4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4045f8:	add	x1, x1, #0x8d8
  4045fc:	mov	w0, #0x1                   	// #1
  404600:	bl	4031b0 <err@plt>
  404604:	cbz	x26, 404384 <ferror@plt+0x11a4>
  404608:	mov	x0, #0x101                 	// #257
  40460c:	bl	402c70 <malloc@plt>
  404610:	mov	x27, x0
  404614:	cbz	x0, 404630 <ferror@plt+0x1450>
  404618:	str	x0, [x21, #136]
  40461c:	mov	x2, #0x100                 	// #256
  404620:	add	x1, x26, #0x4c
  404624:	bl	4029a0 <memcpy@plt>
  404628:	strb	wzr, [x27, #256]
  40462c:	b	404384 <ferror@plt+0x11a4>
  404630:	mov	x2, #0x101                 	// #257
  404634:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404638:	add	x1, x1, #0x8d8
  40463c:	mov	w0, #0x1                   	// #1
  404640:	bl	4031b0 <err@plt>
  404644:	ldr	x0, [sp, #96]
  404648:	cbz	x0, 404384 <ferror@plt+0x11a4>
  40464c:	ldr	x1, [x0, #344]
  404650:	ldr	w0, [x23, #80]
  404654:	bl	403fc8 <ferror@plt+0xde8>
  404658:	str	x0, [x21, #144]
  40465c:	b	404384 <ferror@plt+0x11a4>
  404660:	ldr	x0, [sp, #96]
  404664:	cbz	x0, 404384 <ferror@plt+0x11a4>
  404668:	mov	x0, #0x21                  	// #33
  40466c:	bl	402c70 <malloc@plt>
  404670:	cbz	x0, 404694 <ferror@plt+0x14b4>
  404674:	str	x0, [x21, #152]
  404678:	ldr	x1, [sp, #96]
  40467c:	ldp	x2, x3, [x1, #8]
  404680:	stp	x2, x3, [x0]
  404684:	ldp	x2, x3, [x1, #24]
  404688:	stp	x2, x3, [x0, #16]
  40468c:	strb	wzr, [x0, #32]
  404690:	b	404384 <ferror@plt+0x11a4>
  404694:	mov	x2, #0x21                  	// #33
  404698:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40469c:	add	x1, x1, #0x8d8
  4046a0:	mov	w0, #0x1                   	// #1
  4046a4:	bl	4031b0 <err@plt>
  4046a8:	mov	w1, #0x0                   	// #0
  4046ac:	mov	x0, x20
  4046b0:	bl	40658c <ferror@plt+0x33ac>
  4046b4:	cmn	w0, #0x1
  4046b8:	mov	w1, #0x2                   	// #2
  4046bc:	csel	w0, w0, w1, ne  // ne = any
  4046c0:	str	w0, [x21, #184]
  4046c4:	b	404384 <ferror@plt+0x11a4>
  4046c8:	cbz	x25, 4046e4 <ferror@plt+0x1504>
  4046cc:	ldr	x0, [x25, #8]
  4046d0:	ldrsb	w0, [x0]
  4046d4:	cbnz	w0, 404384 <ferror@plt+0x11a4>
  4046d8:	mov	w0, #0x1                   	// #1
  4046dc:	str	w0, [x21, #40]
  4046e0:	b	404384 <ferror@plt+0x11a4>
  4046e4:	mov	w0, #0x2                   	// #2
  4046e8:	str	w0, [x21, #40]
  4046ec:	b	404384 <ferror@plt+0x11a4>
  4046f0:	cbz	x25, 404724 <ferror@plt+0x1544>
  4046f4:	ldr	x0, [x25, #8]
  4046f8:	ldrsb	w1, [x0]
  4046fc:	cmp	w1, #0x21
  404700:	mov	w2, #0x2a                  	// #42
  404704:	ccmp	w1, w2, #0x4, ne  // ne = any
  404708:	b.ne	404384 <ferror@plt+0x11a4>  // b.any
  40470c:	add	x0, x0, #0x1
  404710:	bl	403690 <ferror@plt+0x4b0>
  404714:	cbnz	w0, 404384 <ferror@plt+0x11a4>
  404718:	mov	w0, #0x1                   	// #1
  40471c:	str	w0, [x21, #52]
  404720:	b	404384 <ferror@plt+0x11a4>
  404724:	mov	w0, #0x2                   	// #2
  404728:	str	w0, [x21, #52]
  40472c:	b	404384 <ferror@plt+0x11a4>
  404730:	cbz	x25, 40475c <ferror@plt+0x157c>
  404734:	ldr	x0, [x25, #8]
  404738:	ldrsb	w1, [x0]
  40473c:	cmp	w1, #0x21
  404740:	b.ne	404384 <ferror@plt+0x11a4>  // b.any
  404744:	add	x0, x0, #0x1
  404748:	bl	403690 <ferror@plt+0x4b0>
  40474c:	cbz	w0, 404384 <ferror@plt+0x11a4>
  404750:	mov	w0, #0x1                   	// #1
  404754:	str	w0, [x21, #48]
  404758:	b	404384 <ferror@plt+0x11a4>
  40475c:	mov	w0, #0x2                   	// #2
  404760:	str	w0, [x21, #48]
  404764:	b	404384 <ferror@plt+0x11a4>
  404768:	cbz	x25, 404820 <ferror@plt+0x1640>
  40476c:	ldr	x1, [x25, #8]
  404770:	ldrsb	w0, [x1]
  404774:	cmp	w0, #0x21
  404778:	mov	w2, #0x2a                  	// #42
  40477c:	ccmp	w0, w2, #0x4, ne  // ne = any
  404780:	cinc	x1, x1, eq  // eq = none
  404784:	mov	x3, x1
  404788:	ldrsb	w2, [x3], #1
  40478c:	mov	x0, #0x0                   	// #0
  404790:	cmp	w2, #0x24
  404794:	b.ne	4047f8 <ferror@plt+0x1618>  // b.any
  404798:	ldrsb	w2, [x1, #1]
  40479c:	cmp	w2, #0x35
  4047a0:	b.eq	404808 <ferror@plt+0x1628>  // b.none
  4047a4:	b.gt	4047dc <ferror@plt+0x15fc>
  4047a8:	cmp	w2, #0x31
  4047ac:	b.eq	404814 <ferror@plt+0x1634>  // b.none
  4047b0:	cmp	w2, #0x32
  4047b4:	b.ne	4047f8 <ferror@plt+0x1618>  // b.any
  4047b8:	add	x3, x1, #0x2
  4047bc:	ldrsb	w1, [x1, #2]
  4047c0:	cmp	w1, #0x61
  4047c4:	adrp	x0, 409000 <ferror@plt+0x5e20>
  4047c8:	add	x0, x0, #0x910
  4047cc:	mov	w2, #0x79                  	// #121
  4047d0:	ccmp	w1, w2, #0x4, ne  // ne = any
  4047d4:	csel	x0, x0, xzr, eq  // eq = none
  4047d8:	b	4047ec <ferror@plt+0x160c>
  4047dc:	adrp	x0, 409000 <ferror@plt+0x5e20>
  4047e0:	add	x0, x0, #0x908
  4047e4:	cmp	w2, #0x36
  4047e8:	b.ne	404800 <ferror@plt+0x1620>  // b.any
  4047ec:	ldrsb	w1, [x3, #1]
  4047f0:	cmp	w1, #0x24
  4047f4:	csel	x0, x0, xzr, eq  // eq = none
  4047f8:	str	x0, [x21, #112]
  4047fc:	b	404384 <ferror@plt+0x11a4>
  404800:	mov	x0, #0x0                   	// #0
  404804:	b	4047f8 <ferror@plt+0x1618>
  404808:	adrp	x0, 409000 <ferror@plt+0x5e20>
  40480c:	add	x0, x0, #0x900
  404810:	b	4047ec <ferror@plt+0x160c>
  404814:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404818:	add	x0, x0, #0x8f8
  40481c:	b	4047ec <ferror@plt+0x160c>
  404820:	str	xzr, [x21, #112]
  404824:	b	404384 <ferror@plt+0x11a4>
  404828:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40482c:	add	x1, x1, #0xa40
  404830:	ldr	x0, [x20, #40]
  404834:	bl	4030a0 <strstr@plt>
  404838:	cbz	x0, 404848 <ferror@plt+0x1668>
  40483c:	mov	w0, #0x1                   	// #1
  404840:	str	w0, [x21, #44]
  404844:	b	404384 <ferror@plt+0x11a4>
  404848:	ldr	w0, [x20, #16]
  40484c:	cbz	w0, 404384 <ferror@plt+0x11a4>
  404850:	mov	w1, #0x0                   	// #0
  404854:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404858:	add	x0, x0, #0xa48
  40485c:	bl	402e70 <access@plt>
  404860:	mov	w1, #0x1                   	// #1
  404864:	cbnz	w0, 404870 <ferror@plt+0x1690>
  404868:	str	w1, [x21, #44]
  40486c:	b	404384 <ferror@plt+0x11a4>
  404870:	mov	w1, #0x0                   	// #0
  404874:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404878:	add	x0, x0, #0xa58
  40487c:	bl	402e70 <access@plt>
  404880:	cmp	w0, #0x0
  404884:	cset	w1, eq  // eq = none
  404888:	b	404868 <ferror@plt+0x1688>
  40488c:	cbz	x25, 404384 <ferror@plt+0x11a4>
  404890:	ldr	x2, [x25, #40]
  404894:	tbnz	x2, #63, 404384 <ferror@plt+0x11a4>
  404898:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40489c:	add	x1, x1, #0xa70
  4048a0:	add	x0, x21, #0x50
  4048a4:	bl	403874 <ferror@plt+0x694>
  4048a8:	b	404384 <ferror@plt+0x11a4>
  4048ac:	cbz	x25, 404384 <ferror@plt+0x11a4>
  4048b0:	ldr	x1, [x25, #56]
  4048b4:	tbnz	x1, #63, 404384 <ferror@plt+0x11a4>
  4048b8:	ldr	w0, [x23, #80]
  4048bc:	cmp	w0, #0x3
  4048c0:	mov	x2, #0x5180                	// #20864
  4048c4:	movk	x2, #0x1, lsl #16
  4048c8:	mul	x1, x1, x2
  4048cc:	mov	w2, #0x4                   	// #4
  4048d0:	csel	w0, w0, w2, ne  // ne = any
  4048d4:	bl	403fc8 <ferror@plt+0xde8>
  4048d8:	str	x0, [x21, #88]
  4048dc:	b	404384 <ferror@plt+0x11a4>
  4048e0:	cbz	x25, 404384 <ferror@plt+0x11a4>
  4048e4:	ldr	w0, [x23, #80]
  4048e8:	cmp	w0, #0x3
  4048ec:	ldr	x1, [x25, #16]
  4048f0:	mov	x2, #0x5180                	// #20864
  4048f4:	movk	x2, #0x1, lsl #16
  4048f8:	mul	x1, x1, x2
  4048fc:	mov	w2, #0x4                   	// #4
  404900:	csel	w0, w0, w2, ne  // ne = any
  404904:	bl	403fc8 <ferror@plt+0xde8>
  404908:	str	x0, [x21, #72]
  40490c:	b	404384 <ferror@plt+0x11a4>
  404910:	cbz	x25, 404384 <ferror@plt+0x11a4>
  404914:	ldr	x2, [x25, #24]
  404918:	cmp	x2, #0x0
  40491c:	b.le	404384 <ferror@plt+0x11a4>
  404920:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404924:	add	x1, x1, #0xa70
  404928:	add	x0, x21, #0x60
  40492c:	bl	403874 <ferror@plt+0x694>
  404930:	b	404384 <ferror@plt+0x11a4>
  404934:	cbz	x25, 404384 <ferror@plt+0x11a4>
  404938:	ldr	x2, [x25, #32]
  40493c:	cmp	x2, #0x0
  404940:	b.le	404384 <ferror@plt+0x11a4>
  404944:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404948:	add	x1, x1, #0xa70
  40494c:	add	x0, x21, #0x68
  404950:	bl	403874 <ferror@plt+0x694>
  404954:	b	404384 <ferror@plt+0x11a4>
  404958:	add	x0, x21, #0xc0
  40495c:	str	x0, [sp, #120]
  404960:	ldr	w27, [x20, #16]
  404964:	bl	409530 <ferror@plt+0x6350>
  404968:	str	x0, [sp, #104]
  40496c:	mov	w1, w27
  404970:	bl	4095d4 <ferror@plt+0x63f4>
  404974:	mov	w27, #0x0                   	// #0
  404978:	b	404980 <ferror@plt+0x17a0>
  40497c:	add	w27, w27, #0x1
  404980:	add	x1, sp, #0x8c
  404984:	ldr	x0, [sp, #104]
  404988:	bl	4095e8 <ferror@plt+0x6408>
  40498c:	cbz	w0, 40497c <ferror@plt+0x179c>
  404990:	ldr	x0, [sp, #104]
  404994:	bl	409584 <ferror@plt+0x63a4>
  404998:	mov	w2, w27
  40499c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4049a0:	add	x1, x1, #0xa78
  4049a4:	ldr	x0, [sp, #120]
  4049a8:	bl	403874 <ferror@plt+0x694>
  4049ac:	b	404384 <ferror@plt+0x11a4>
  4049b0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4049b4:	add	x1, x1, #0xa80
  4049b8:	mov	w0, #0x1                   	// #1
  4049bc:	bl	4031b0 <err@plt>
  4049c0:	ldp	x25, x26, [sp, #64]
  4049c4:	ldp	x27, x28, [sp, #80]
  4049c8:	mov	x0, x21
  4049cc:	ldp	x19, x20, [sp, #16]
  4049d0:	ldp	x21, x22, [sp, #32]
  4049d4:	ldp	x23, x24, [sp, #48]
  4049d8:	ldp	x29, x30, [sp], #144
  4049dc:	ret
  4049e0:	mov	x21, x20
  4049e4:	b	4049c8 <ferror@plt+0x17e8>
  4049e8:	ldr	x21, [sp, #112]
  4049ec:	b	4049c8 <ferror@plt+0x17e8>
  4049f0:	mov	w2, #0x5                   	// #5
  4049f4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4049f8:	add	x1, x1, #0xa98
  4049fc:	mov	x0, #0x0                   	// #0
  404a00:	bl	4030b0 <dcgettext@plt>
  404a04:	mov	x1, x0
  404a08:	mov	w0, #0x1                   	// #1
  404a0c:	bl	4031b0 <err@plt>
  404a10:	ldp	x25, x26, [sp, #64]
  404a14:	b	4049c8 <ferror@plt+0x17e8>
  404a18:	stp	x29, x30, [sp, #-240]!
  404a1c:	mov	x29, sp
  404a20:	stp	x19, x20, [sp, #16]
  404a24:	stp	x21, x22, [sp, #32]
  404a28:	stp	x23, x24, [sp, #48]
  404a2c:	stp	x25, x26, [sp, #64]
  404a30:	stp	x27, x28, [sp, #80]
  404a34:	mov	w22, w0
  404a38:	mov	x23, x1
  404a3c:	mov	x1, #0x68                  	// #104
  404a40:	mov	x0, #0x1                   	// #1
  404a44:	bl	402d90 <calloc@plt>
  404a48:	cbnz	x0, 404a60 <ferror@plt+0x1880>
  404a4c:	mov	x2, #0x68                  	// #104
  404a50:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404a54:	add	x1, x1, #0x8d8
  404a58:	mov	w0, #0x1                   	// #1
  404a5c:	bl	4031b0 <err@plt>
  404a60:	mov	x20, x0
  404a64:	stp	xzr, xzr, [sp, #208]
  404a68:	str	xzr, [sp, #224]
  404a6c:	str	wzr, [sp, #232]
  404a70:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404a74:	add	x1, x1, #0xb58
  404a78:	mov	w0, #0x6                   	// #6
  404a7c:	bl	4031c0 <setlocale@plt>
  404a80:	adrp	x19, 409000 <ferror@plt+0x5e20>
  404a84:	add	x19, x19, #0xb08
  404a88:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404a8c:	add	x1, x1, #0xaf0
  404a90:	mov	x0, x19
  404a94:	bl	402cb0 <bindtextdomain@plt>
  404a98:	mov	x0, x19
  404a9c:	bl	402ea0 <textdomain@plt>
  404aa0:	adrp	x0, 403000 <strspn@plt>
  404aa4:	add	x0, x0, #0xeb8
  404aa8:	bl	409850 <ferror@plt+0x6670>
  404aac:	mov	w24, #0x1                   	// #1
  404ab0:	str	w24, [x20, #80]
  404ab4:	adrp	x19, 41e000 <ferror@plt+0x1ae20>
  404ab8:	add	x19, x19, #0x470
  404abc:	ldr	x1, [x19, #8]
  404ac0:	add	x0, x1, #0x1
  404ac4:	str	x0, [x19, #8]
  404ac8:	mov	x0, #0x36                  	// #54
  404acc:	bl	403364 <ferror@plt+0x184>
  404ad0:	add	x21, x19, #0x10
  404ad4:	str	w24, [x21, x0, lsl #2]
  404ad8:	ldr	x1, [x19, #8]
  404adc:	add	x0, x1, #0x1
  404ae0:	str	x0, [x19, #8]
  404ae4:	mov	x0, #0x36                  	// #54
  404ae8:	bl	403364 <ferror@plt+0x184>
  404aec:	str	wzr, [x21, x0, lsl #2]
  404af0:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404af4:	add	x0, x0, #0xad0
  404af8:	str	x0, [sp, #120]
  404afc:	adrp	x0, 409000 <ferror@plt+0x5e20>
  404b00:	add	x0, x0, #0xae0
  404b04:	str	x0, [sp, #112]
  404b08:	str	xzr, [sp, #104]
  404b0c:	mov	x28, #0x0                   	// #0
  404b10:	str	xzr, [sp, #96]
  404b14:	adrp	x24, 40a000 <ferror@plt+0x6e20>
  404b18:	add	x24, x24, #0xc38
  404b1c:	add	x27, x24, #0x470
  404b20:	adrp	x25, 40a000 <ferror@plt+0x6e20>
  404b24:	add	x25, x25, #0x2e0
  404b28:	mov	x21, x19
  404b2c:	add	x26, x19, #0x10
  404b30:	mov	x4, #0x0                   	// #0
  404b34:	mov	x3, x27
  404b38:	mov	x2, x25
  404b3c:	mov	x1, x23
  404b40:	mov	w0, w22
  404b44:	bl	402eb0 <getopt_long@plt>
  404b48:	cmn	w0, #0x1
  404b4c:	b.eq	405550 <ferror@plt+0x2370>  // b.none
  404b50:	cmp	w0, #0x46
  404b54:	b.le	404c90 <ferror@plt+0x1ab0>
  404b58:	add	x2, sp, #0xd0
  404b5c:	add	x19, x24, #0x770
  404b60:	b	404b94 <ferror@plt+0x19b4>
  404b64:	ldr	w1, [x3, #4]!
  404b68:	cmp	w1, #0x0
  404b6c:	ccmp	w0, w1, #0x1, ne  // ne = any
  404b70:	b.ge	404ba8 <ferror@plt+0x19c8>  // b.tcont
  404b74:	b	404b80 <ferror@plt+0x19a0>
  404b78:	cmp	w0, w1
  404b7c:	b.ne	404bc0 <ferror@plt+0x19e0>  // b.any
  404b80:	ldr	w1, [x19, #64]!
  404b84:	add	x2, x2, #0x4
  404b88:	cmp	w1, #0x0
  404b8c:	ccmp	w0, w1, #0x1, ne  // ne = any
  404b90:	b.lt	404c90 <ferror@plt+0x1ab0>  // b.tstop
  404b94:	ldr	w1, [x19]
  404b98:	cmp	w1, #0x0
  404b9c:	mov	x3, x19
  404ba0:	ccmp	w0, w1, #0x1, ne  // ne = any
  404ba4:	b.lt	404b80 <ferror@plt+0x19a0>  // b.tstop
  404ba8:	cmp	w0, w1
  404bac:	b.ne	404b64 <ferror@plt+0x1984>  // b.any
  404bb0:	ldr	w1, [x2]
  404bb4:	cbnz	w1, 404b78 <ferror@plt+0x1998>
  404bb8:	str	w0, [x2]
  404bbc:	b	404b80 <ferror@plt+0x19a0>
  404bc0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404bc4:	ldr	x20, [x0, #1088]
  404bc8:	mov	w2, #0x5                   	// #5
  404bcc:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404bd0:	add	x1, x1, #0xb18
  404bd4:	mov	x0, #0x0                   	// #0
  404bd8:	bl	4030b0 <dcgettext@plt>
  404bdc:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  404be0:	ldr	x2, [x1, #1120]
  404be4:	mov	x1, x0
  404be8:	mov	x0, x20
  404bec:	bl	403180 <fprintf@plt>
  404bf0:	mov	x20, #0x0                   	// #0
  404bf4:	adrp	x22, 409000 <ferror@plt+0x5e20>
  404bf8:	add	x22, x22, #0xac0
  404bfc:	adrp	x21, 40a000 <ferror@plt+0x6e20>
  404c00:	add	x21, x21, #0xc38
  404c04:	adrp	x23, 409000 <ferror@plt+0x5e20>
  404c08:	b	404c30 <ferror@plt+0x1a50>
  404c0c:	cbz	x2, 404c54 <ferror@plt+0x1a74>
  404c10:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404c14:	add	x1, x1, #0xb40
  404c18:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404c1c:	ldr	x0, [x0, #1088]
  404c20:	bl	403180 <fprintf@plt>
  404c24:	add	x20, x20, #0x4
  404c28:	cmp	x20, #0x3c
  404c2c:	b.eq	404c78 <ferror@plt+0x1a98>  // b.none
  404c30:	ldr	w3, [x19, x20]
  404c34:	cbz	w3, 404c78 <ferror@plt+0x1a98>
  404c38:	mov	x2, x22
  404c3c:	add	x0, x21, #0x470
  404c40:	ldr	w1, [x0, #24]
  404c44:	cmp	w3, w1
  404c48:	b.eq	404c0c <ferror@plt+0x1a2c>  // b.none
  404c4c:	ldr	x2, [x0, #32]!
  404c50:	cbnz	x2, 404c40 <ferror@plt+0x1a60>
  404c54:	sub	w0, w3, #0x21
  404c58:	cmp	w0, #0x5d
  404c5c:	b.hi	404c24 <ferror@plt+0x1a44>  // b.pmore
  404c60:	mov	w2, w3
  404c64:	add	x1, x23, #0xb48
  404c68:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404c6c:	ldr	x0, [x0, #1088]
  404c70:	bl	403180 <fprintf@plt>
  404c74:	b	404c24 <ferror@plt+0x1a44>
  404c78:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404c7c:	ldr	x1, [x0, #1088]
  404c80:	mov	w0, #0xa                   	// #10
  404c84:	bl	402b90 <fputc@plt>
  404c88:	mov	w0, #0x1                   	// #1
  404c8c:	bl	402a50 <exit@plt>
  404c90:	sub	w0, w0, #0x47
  404c94:	cmp	w0, #0x3e
  404c98:	b.hi	405518 <ferror@plt+0x2338>  // b.pmore
  404c9c:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  404ca0:	add	x1, x1, #0xbb8
  404ca4:	ldrh	w0, [x1, w0, uxtw #1]
  404ca8:	adr	x1, 404cb4 <ferror@plt+0x1ad4>
  404cac:	add	x0, x1, w0, sxth #2
  404cb0:	br	x0
  404cb4:	ldr	x1, [x21, #8]
  404cb8:	add	x0, x1, #0x1
  404cbc:	str	x0, [x21, #8]
  404cc0:	mov	x0, #0x36                  	// #54
  404cc4:	bl	403364 <ferror@plt+0x184>
  404cc8:	mov	w1, #0x14                  	// #20
  404ccc:	str	w1, [x26, x0, lsl #2]
  404cd0:	ldr	x1, [x21, #8]
  404cd4:	add	x0, x1, #0x1
  404cd8:	str	x0, [x21, #8]
  404cdc:	mov	x0, #0x36                  	// #54
  404ce0:	bl	403364 <ferror@plt+0x184>
  404ce4:	mov	w1, #0x16                  	// #22
  404ce8:	str	w1, [x26, x0, lsl #2]
  404cec:	ldr	x1, [x21, #8]
  404cf0:	add	x0, x1, #0x1
  404cf4:	str	x0, [x21, #8]
  404cf8:	mov	x0, #0x36                  	// #54
  404cfc:	bl	403364 <ferror@plt+0x184>
  404d00:	mov	w1, #0x17                  	// #23
  404d04:	str	w1, [x26, x0, lsl #2]
  404d08:	ldr	x1, [x21, #8]
  404d0c:	add	x0, x1, #0x1
  404d10:	str	x0, [x21, #8]
  404d14:	mov	x0, #0x36                  	// #54
  404d18:	bl	403364 <ferror@plt+0x184>
  404d1c:	mov	w1, #0x15                  	// #21
  404d20:	str	w1, [x26, x0, lsl #2]
  404d24:	ldr	x1, [x21, #8]
  404d28:	add	x0, x1, #0x1
  404d2c:	str	x0, [x21, #8]
  404d30:	mov	x0, #0x36                  	// #54
  404d34:	bl	403364 <ferror@plt+0x184>
  404d38:	mov	w1, #0x18                  	// #24
  404d3c:	str	w1, [x26, x0, lsl #2]
  404d40:	b	404b30 <ferror@plt+0x1950>
  404d44:	mov	w0, #0x1                   	// #1
  404d48:	str	w0, [x21, #232]
  404d4c:	b	404b30 <ferror@plt+0x1950>
  404d50:	mov	w0, #0x2                   	// #2
  404d54:	str	w0, [x21, #232]
  404d58:	b	404b30 <ferror@plt+0x1950>
  404d5c:	ldr	x1, [x21, #8]
  404d60:	add	x0, x1, #0x1
  404d64:	str	x0, [x21, #8]
  404d68:	mov	x0, #0x36                  	// #54
  404d6c:	bl	403364 <ferror@plt+0x184>
  404d70:	mov	w1, #0x11                  	// #17
  404d74:	str	w1, [x26, x0, lsl #2]
  404d78:	ldr	x1, [x21, #8]
  404d7c:	add	x0, x1, #0x1
  404d80:	str	x0, [x21, #8]
  404d84:	mov	x0, #0x36                  	// #54
  404d88:	bl	403364 <ferror@plt+0x184>
  404d8c:	mov	w1, #0x12                  	// #18
  404d90:	str	w1, [x26, x0, lsl #2]
  404d94:	b	404b30 <ferror@plt+0x1950>
  404d98:	ldr	x1, [x21, #8]
  404d9c:	add	x0, x1, #0x1
  404da0:	str	x0, [x21, #8]
  404da4:	mov	x0, #0x36                  	// #54
  404da8:	bl	403364 <ferror@plt+0x184>
  404dac:	mov	w1, #0xb                   	// #11
  404db0:	str	w1, [x26, x0, lsl #2]
  404db4:	ldr	x1, [x21, #8]
  404db8:	add	x0, x1, #0x1
  404dbc:	str	x0, [x21, #8]
  404dc0:	mov	x0, #0x36                  	// #54
  404dc4:	bl	403364 <ferror@plt+0x184>
  404dc8:	mov	w1, #0xa                   	// #10
  404dcc:	str	w1, [x26, x0, lsl #2]
  404dd0:	ldr	x1, [x21, #8]
  404dd4:	add	x0, x1, #0x1
  404dd8:	str	x0, [x21, #8]
  404ddc:	mov	x0, #0x36                  	// #54
  404de0:	bl	403364 <ferror@plt+0x184>
  404de4:	mov	w1, #0xd                   	// #13
  404de8:	str	w1, [x26, x0, lsl #2]
  404dec:	ldr	x1, [x21, #8]
  404df0:	add	x0, x1, #0x1
  404df4:	str	x0, [x21, #8]
  404df8:	mov	x0, #0x36                  	// #54
  404dfc:	bl	403364 <ferror@plt+0x184>
  404e00:	mov	w1, #0xc                   	// #12
  404e04:	str	w1, [x26, x0, lsl #2]
  404e08:	b	404b30 <ferror@plt+0x1950>
  404e0c:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404e10:	ldr	x28, [x0, #1096]
  404e14:	b	404b30 <ferror@plt+0x1950>
  404e18:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  404e1c:	ldr	x19, [x0, #1112]
  404e20:	mov	w2, #0x5                   	// #5
  404e24:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404e28:	add	x1, x1, #0xb50
  404e2c:	mov	x0, #0x0                   	// #0
  404e30:	bl	4030b0 <dcgettext@plt>
  404e34:	mov	x1, x19
  404e38:	bl	402a20 <fputs@plt>
  404e3c:	mov	w2, #0x5                   	// #5
  404e40:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404e44:	add	x1, x1, #0xb60
  404e48:	mov	x0, #0x0                   	// #0
  404e4c:	bl	4030b0 <dcgettext@plt>
  404e50:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  404e54:	ldr	x2, [x1, #1120]
  404e58:	mov	x1, x0
  404e5c:	mov	x0, x19
  404e60:	bl	403180 <fprintf@plt>
  404e64:	mov	x1, x19
  404e68:	mov	w0, #0xa                   	// #10
  404e6c:	bl	402b90 <fputc@plt>
  404e70:	mov	w2, #0x5                   	// #5
  404e74:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404e78:	add	x1, x1, #0xb80
  404e7c:	mov	x0, #0x0                   	// #0
  404e80:	bl	4030b0 <dcgettext@plt>
  404e84:	mov	x1, x19
  404e88:	bl	402a20 <fputs@plt>
  404e8c:	mov	w2, #0x5                   	// #5
  404e90:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404e94:	add	x1, x1, #0xbb8
  404e98:	mov	x0, #0x0                   	// #0
  404e9c:	bl	4030b0 <dcgettext@plt>
  404ea0:	mov	x1, x19
  404ea4:	bl	402a20 <fputs@plt>
  404ea8:	mov	w2, #0x5                   	// #5
  404eac:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404eb0:	add	x1, x1, #0xbc8
  404eb4:	mov	x0, #0x0                   	// #0
  404eb8:	bl	4030b0 <dcgettext@plt>
  404ebc:	mov	x1, x19
  404ec0:	bl	402a20 <fputs@plt>
  404ec4:	mov	w2, #0x5                   	// #5
  404ec8:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404ecc:	add	x1, x1, #0xc10
  404ed0:	mov	x0, #0x0                   	// #0
  404ed4:	bl	4030b0 <dcgettext@plt>
  404ed8:	mov	x1, x19
  404edc:	bl	402a20 <fputs@plt>
  404ee0:	mov	w2, #0x5                   	// #5
  404ee4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404ee8:	add	x1, x1, #0xc60
  404eec:	mov	x0, #0x0                   	// #0
  404ef0:	bl	4030b0 <dcgettext@plt>
  404ef4:	mov	x1, x19
  404ef8:	bl	402a20 <fputs@plt>
  404efc:	mov	w2, #0x5                   	// #5
  404f00:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404f04:	add	x1, x1, #0xca8
  404f08:	mov	x0, #0x0                   	// #0
  404f0c:	bl	4030b0 <dcgettext@plt>
  404f10:	mov	x1, x19
  404f14:	bl	402a20 <fputs@plt>
  404f18:	mov	w2, #0x5                   	// #5
  404f1c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404f20:	add	x1, x1, #0xcf8
  404f24:	mov	x0, #0x0                   	// #0
  404f28:	bl	4030b0 <dcgettext@plt>
  404f2c:	mov	x1, x19
  404f30:	bl	402a20 <fputs@plt>
  404f34:	mov	w2, #0x5                   	// #5
  404f38:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404f3c:	add	x1, x1, #0xd38
  404f40:	mov	x0, #0x0                   	// #0
  404f44:	bl	4030b0 <dcgettext@plt>
  404f48:	mov	x1, x19
  404f4c:	bl	402a20 <fputs@plt>
  404f50:	mov	w2, #0x5                   	// #5
  404f54:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404f58:	add	x1, x1, #0xd88
  404f5c:	mov	x0, #0x0                   	// #0
  404f60:	bl	4030b0 <dcgettext@plt>
  404f64:	mov	x1, x19
  404f68:	bl	402a20 <fputs@plt>
  404f6c:	mov	w2, #0x5                   	// #5
  404f70:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404f74:	add	x1, x1, #0xdd8
  404f78:	mov	x0, #0x0                   	// #0
  404f7c:	bl	4030b0 <dcgettext@plt>
  404f80:	mov	x1, x19
  404f84:	bl	402a20 <fputs@plt>
  404f88:	mov	w2, #0x5                   	// #5
  404f8c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404f90:	add	x1, x1, #0xe18
  404f94:	mov	x0, #0x0                   	// #0
  404f98:	bl	4030b0 <dcgettext@plt>
  404f9c:	mov	x1, x19
  404fa0:	bl	402a20 <fputs@plt>
  404fa4:	mov	w2, #0x5                   	// #5
  404fa8:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404fac:	add	x1, x1, #0xe68
  404fb0:	mov	x0, #0x0                   	// #0
  404fb4:	bl	4030b0 <dcgettext@plt>
  404fb8:	mov	x1, x19
  404fbc:	bl	402a20 <fputs@plt>
  404fc0:	mov	w2, #0x5                   	// #5
  404fc4:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404fc8:	add	x1, x1, #0xe98
  404fcc:	mov	x0, #0x0                   	// #0
  404fd0:	bl	4030b0 <dcgettext@plt>
  404fd4:	mov	x1, x19
  404fd8:	bl	402a20 <fputs@plt>
  404fdc:	mov	w2, #0x5                   	// #5
  404fe0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  404fe4:	add	x1, x1, #0xed0
  404fe8:	mov	x0, #0x0                   	// #0
  404fec:	bl	4030b0 <dcgettext@plt>
  404ff0:	mov	x1, x19
  404ff4:	bl	402a20 <fputs@plt>
  404ff8:	mov	w2, #0x5                   	// #5
  404ffc:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405000:	add	x1, x1, #0xf08
  405004:	mov	x0, #0x0                   	// #0
  405008:	bl	4030b0 <dcgettext@plt>
  40500c:	mov	x1, x19
  405010:	bl	402a20 <fputs@plt>
  405014:	mov	w2, #0x5                   	// #5
  405018:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40501c:	add	x1, x1, #0xf38
  405020:	mov	x0, #0x0                   	// #0
  405024:	bl	4030b0 <dcgettext@plt>
  405028:	mov	x1, x19
  40502c:	bl	402a20 <fputs@plt>
  405030:	mov	w2, #0x5                   	// #5
  405034:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405038:	add	x1, x1, #0xf88
  40503c:	mov	x0, #0x0                   	// #0
  405040:	bl	4030b0 <dcgettext@plt>
  405044:	mov	x1, x19
  405048:	bl	402a20 <fputs@plt>
  40504c:	mov	w2, #0x5                   	// #5
  405050:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405054:	add	x1, x1, #0xfb8
  405058:	mov	x0, #0x0                   	// #0
  40505c:	bl	4030b0 <dcgettext@plt>
  405060:	mov	x1, x19
  405064:	bl	402a20 <fputs@plt>
  405068:	mov	w2, #0x5                   	// #5
  40506c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405070:	add	x1, x1, #0xff0
  405074:	mov	x0, #0x0                   	// #0
  405078:	bl	4030b0 <dcgettext@plt>
  40507c:	mov	x1, x19
  405080:	bl	402a20 <fputs@plt>
  405084:	mov	w2, #0x5                   	// #5
  405088:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  40508c:	add	x1, x1, #0x38
  405090:	mov	x0, #0x0                   	// #0
  405094:	bl	4030b0 <dcgettext@plt>
  405098:	mov	x1, x19
  40509c:	bl	402a20 <fputs@plt>
  4050a0:	mov	w2, #0x5                   	// #5
  4050a4:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4050a8:	add	x1, x1, #0x70
  4050ac:	mov	x0, #0x0                   	// #0
  4050b0:	bl	4030b0 <dcgettext@plt>
  4050b4:	mov	x1, x19
  4050b8:	bl	402a20 <fputs@plt>
  4050bc:	mov	w2, #0x5                   	// #5
  4050c0:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4050c4:	add	x1, x1, #0xa8
  4050c8:	mov	x0, #0x0                   	// #0
  4050cc:	bl	4030b0 <dcgettext@plt>
  4050d0:	mov	x1, x19
  4050d4:	bl	402a20 <fputs@plt>
  4050d8:	mov	w2, #0x5                   	// #5
  4050dc:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4050e0:	add	x1, x1, #0xf0
  4050e4:	mov	x0, #0x0                   	// #0
  4050e8:	bl	4030b0 <dcgettext@plt>
  4050ec:	mov	x1, x19
  4050f0:	bl	402a20 <fputs@plt>
  4050f4:	mov	w2, #0x5                   	// #5
  4050f8:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4050fc:	add	x1, x1, #0x130
  405100:	mov	x0, #0x0                   	// #0
  405104:	bl	4030b0 <dcgettext@plt>
  405108:	mov	x1, x19
  40510c:	bl	402a20 <fputs@plt>
  405110:	mov	x1, x19
  405114:	mov	w0, #0xa                   	// #10
  405118:	bl	402b90 <fputc@plt>
  40511c:	mov	w2, #0x5                   	// #5
  405120:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405124:	add	x1, x1, #0x170
  405128:	mov	x0, #0x0                   	// #0
  40512c:	bl	4030b0 <dcgettext@plt>
  405130:	mov	x20, x0
  405134:	mov	w2, #0x5                   	// #5
  405138:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  40513c:	add	x1, x1, #0x188
  405140:	mov	x0, #0x0                   	// #0
  405144:	bl	4030b0 <dcgettext@plt>
  405148:	mov	x4, x0
  40514c:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  405150:	add	x3, x3, #0x198
  405154:	mov	x2, x20
  405158:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  40515c:	add	x1, x1, #0x1a8
  405160:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  405164:	add	x0, x0, #0x1b8
  405168:	bl	403100 <printf@plt>
  40516c:	mov	w2, #0x5                   	// #5
  405170:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405174:	add	x1, x1, #0x1d0
  405178:	mov	x0, #0x0                   	// #0
  40517c:	bl	4030b0 <dcgettext@plt>
  405180:	mov	x1, x19
  405184:	bl	402a20 <fputs@plt>
  405188:	adrp	x20, 40a000 <ferror@plt+0x6e20>
  40518c:	add	x20, x20, #0xc38
  405190:	mov	x21, #0x0                   	// #0
  405194:	mov	w24, #0x5                   	// #5
  405198:	adrp	x23, 40a000 <ferror@plt+0x6e20>
  40519c:	add	x23, x23, #0x1f0
  4051a0:	ldr	x22, [x20]
  4051a4:	mov	w2, w24
  4051a8:	ldr	x1, [x20, #8]
  4051ac:	mov	x0, #0x0                   	// #0
  4051b0:	bl	4030b0 <dcgettext@plt>
  4051b4:	mov	x3, x0
  4051b8:	mov	x2, x22
  4051bc:	mov	x1, x23
  4051c0:	mov	x0, x19
  4051c4:	bl	403180 <fprintf@plt>
  4051c8:	add	x21, x21, #0x1
  4051cc:	add	x20, x20, #0x28
  4051d0:	cmp	x21, #0x1b
  4051d4:	b.ne	4051a0 <ferror@plt+0x1fc0>  // b.any
  4051d8:	mov	w2, #0x5                   	// #5
  4051dc:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4051e0:	add	x1, x1, #0x200
  4051e4:	mov	x0, #0x0                   	// #0
  4051e8:	bl	4030b0 <dcgettext@plt>
  4051ec:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4051f0:	add	x1, x1, #0x220
  4051f4:	bl	403100 <printf@plt>
  4051f8:	mov	w0, #0x0                   	// #0
  4051fc:	bl	402a50 <exit@plt>
  405200:	ldr	x1, [x21, #8]
  405204:	add	x0, x1, #0x1
  405208:	str	x0, [x21, #8]
  40520c:	mov	x0, #0x36                  	// #54
  405210:	bl	403364 <ferror@plt+0x184>
  405214:	mov	w1, #0xf                   	// #15
  405218:	str	w1, [x26, x0, lsl #2]
  40521c:	ldr	x1, [x21, #8]
  405220:	add	x0, x1, #0x1
  405224:	str	x0, [x21, #8]
  405228:	mov	x0, #0x36                  	// #54
  40522c:	bl	403364 <ferror@plt+0x184>
  405230:	mov	w1, #0x10                  	// #16
  405234:	str	w1, [x26, x0, lsl #2]
  405238:	ldr	x1, [x21, #8]
  40523c:	add	x0, x1, #0x1
  405240:	str	x0, [x21, #8]
  405244:	mov	x0, #0x36                  	// #54
  405248:	bl	403364 <ferror@plt+0x184>
  40524c:	mov	w1, #0xe                   	// #14
  405250:	str	w1, [x26, x0, lsl #2]
  405254:	b	404b30 <ferror@plt+0x1950>
  405258:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40525c:	ldr	x0, [x0, #1096]
  405260:	str	x0, [sp, #96]
  405264:	b	404b30 <ferror@plt+0x1950>
  405268:	mov	w0, #0x3                   	// #3
  40526c:	str	w0, [x21, #232]
  405270:	b	404b30 <ferror@plt+0x1950>
  405274:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405278:	ldr	x0, [x0, #1096]
  40527c:	ldrsb	w1, [x0]
  405280:	cmp	w1, #0x3d
  405284:	b.eq	405298 <ferror@plt+0x20b8>  // b.none
  405288:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40528c:	ldr	x0, [x0, #1096]
  405290:	str	x0, [sp, #104]
  405294:	b	404b30 <ferror@plt+0x1950>
  405298:	add	x0, x0, #0x1
  40529c:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  4052a0:	str	x0, [x1, #1096]
  4052a4:	b	405288 <ferror@plt+0x20a8>
  4052a8:	mov	x0, #0x0                   	// #0
  4052ac:	str	w0, [x26, x0, lsl #2]
  4052b0:	add	x0, x0, #0x1
  4052b4:	cmp	x0, #0x1b
  4052b8:	b.ne	4052ac <ferror@plt+0x20cc>  // b.any
  4052bc:	mov	x0, #0x1b                  	// #27
  4052c0:	str	x0, [x21, #8]
  4052c4:	b	404b30 <ferror@plt+0x1950>
  4052c8:	mov	w0, #0x4                   	// #4
  4052cc:	str	w0, [x21, #232]
  4052d0:	b	404b30 <ferror@plt+0x1950>
  4052d4:	mov	x1, #0x65                  	// #101
  4052d8:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  4052dc:	add	x0, x0, #0x230
  4052e0:	bl	40637c <ferror@plt+0x319c>
  4052e4:	str	w0, [x20, #52]
  4052e8:	mov	x1, #0x3e7                 	// #999
  4052ec:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  4052f0:	add	x0, x0, #0x240
  4052f4:	bl	40637c <ferror@plt+0x319c>
  4052f8:	str	w0, [x20, #56]
  4052fc:	ldr	w0, [x21, #256]
  405300:	orr	w0, w0, #0x8
  405304:	str	w0, [x21, #256]
  405308:	b	404b30 <ferror@plt+0x1950>
  40530c:	mov	x1, #0x3e8                 	// #1000
  405310:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  405314:	add	x0, x0, #0x250
  405318:	bl	40637c <ferror@plt+0x319c>
  40531c:	str	w0, [x20, #44]
  405320:	mov	x1, #0xea60                	// #60000
  405324:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  405328:	add	x0, x0, #0x258
  40532c:	bl	40637c <ferror@plt+0x319c>
  405330:	str	w0, [x20, #48]
  405334:	ldr	w0, [x21, #256]
  405338:	orr	w0, w0, #0x10
  40533c:	str	w0, [x21, #256]
  405340:	b	404b30 <ferror@plt+0x1950>
  405344:	ldr	x1, [x21, #8]
  405348:	add	x0, x1, #0x1
  40534c:	str	x0, [x21, #8]
  405350:	mov	x0, #0x36                  	// #54
  405354:	bl	403364 <ferror@plt+0x184>
  405358:	mov	w1, #0x7                   	// #7
  40535c:	str	w1, [x26, x0, lsl #2]
  405360:	ldr	x1, [x21, #8]
  405364:	add	x0, x1, #0x1
  405368:	str	x0, [x21, #8]
  40536c:	mov	x0, #0x36                  	// #54
  405370:	bl	403364 <ferror@plt+0x184>
  405374:	mov	w1, #0x6                   	// #6
  405378:	str	w1, [x26, x0, lsl #2]
  40537c:	ldr	x1, [x21, #8]
  405380:	add	x0, x1, #0x1
  405384:	str	x0, [x21, #8]
  405388:	mov	x0, #0x36                  	// #54
  40538c:	bl	403364 <ferror@plt+0x184>
  405390:	mov	w1, #0x8                   	// #8
  405394:	str	w1, [x26, x0, lsl #2]
  405398:	ldr	x1, [x21, #8]
  40539c:	add	x0, x1, #0x1
  4053a0:	str	x0, [x21, #8]
  4053a4:	mov	x0, #0x36                  	// #54
  4053a8:	bl	403364 <ferror@plt+0x184>
  4053ac:	mov	w1, #0x5                   	// #5
  4053b0:	str	w1, [x26, x0, lsl #2]
  4053b4:	ldr	x1, [x21, #8]
  4053b8:	add	x0, x1, #0x1
  4053bc:	str	x0, [x21, #8]
  4053c0:	mov	x0, #0x36                  	// #54
  4053c4:	bl	403364 <ferror@plt+0x184>
  4053c8:	mov	w1, #0x13                  	// #19
  4053cc:	str	w1, [x26, x0, lsl #2]
  4053d0:	ldr	x1, [x21, #8]
  4053d4:	add	x0, x1, #0x1
  4053d8:	str	x0, [x21, #8]
  4053dc:	mov	x0, #0x36                  	// #54
  4053e0:	bl	403364 <ferror@plt+0x184>
  4053e4:	mov	w1, #0x9                   	// #9
  4053e8:	str	w1, [x26, x0, lsl #2]
  4053ec:	b	404b30 <ferror@plt+0x1950>
  4053f0:	mov	w0, #0x5                   	// #5
  4053f4:	str	w0, [x21, #232]
  4053f8:	b	404b30 <ferror@plt+0x1950>
  4053fc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405400:	ldr	x0, [x0, #1096]
  405404:	str	x0, [sp, #112]
  405408:	b	404b30 <ferror@plt+0x1950>
  40540c:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405410:	ldr	x0, [x0, #1096]
  405414:	str	x0, [sp, #120]
  405418:	b	404b30 <ferror@plt+0x1950>
  40541c:	ldrb	w0, [x20, #96]
  405420:	orr	w0, w0, #0x10
  405424:	strb	w0, [x20, #96]
  405428:	b	404b30 <ferror@plt+0x1950>
  40542c:	ldrb	w0, [x20, #96]
  405430:	orr	w0, w0, #0x8
  405434:	strb	w0, [x20, #96]
  405438:	b	404b30 <ferror@plt+0x1950>
  40543c:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405440:	ldr	x19, [x0, #1096]
  405444:	mov	x1, x19
  405448:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  40544c:	add	x0, x0, #0x260
  405450:	bl	402ec0 <strcmp@plt>
  405454:	cbz	w0, 4054ac <ferror@plt+0x22cc>
  405458:	mov	x1, x19
  40545c:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  405460:	add	x0, x0, #0x268
  405464:	bl	402ec0 <strcmp@plt>
  405468:	cbz	w0, 4054c0 <ferror@plt+0x22e0>
  40546c:	mov	x1, x19
  405470:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  405474:	add	x0, x0, #0x270
  405478:	bl	402ec0 <strcmp@plt>
  40547c:	cbz	w0, 4054a4 <ferror@plt+0x22c4>
  405480:	mov	w2, #0x5                   	// #5
  405484:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405488:	add	x1, x1, #0x278
  40548c:	mov	x0, #0x0                   	// #0
  405490:	bl	4030b0 <dcgettext@plt>
  405494:	mov	x2, x19
  405498:	mov	x1, x0
  40549c:	mov	w0, #0x1                   	// #1
  4054a0:	bl	4030d0 <errx@plt>
  4054a4:	mov	x0, #0x2                   	// #2
  4054a8:	b	4054b0 <ferror@plt+0x22d0>
  4054ac:	mov	x0, #0x0                   	// #0
  4054b0:	add	x0, x24, x0, lsl #4
  4054b4:	ldr	w0, [x0, #2360]
  4054b8:	str	w0, [x20, #80]
  4054bc:	b	404b30 <ferror@plt+0x1950>
  4054c0:	mov	x0, #0x1                   	// #1
  4054c4:	b	4054b0 <ferror@plt+0x22d0>
  4054c8:	mov	w2, #0x5                   	// #5
  4054cc:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4054d0:	add	x1, x1, #0x290
  4054d4:	mov	x0, #0x0                   	// #0
  4054d8:	bl	4030b0 <dcgettext@plt>
  4054dc:	adrp	x2, 40a000 <ferror@plt+0x6e20>
  4054e0:	add	x2, x2, #0x2a0
  4054e4:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  4054e8:	ldr	x1, [x1, #1120]
  4054ec:	bl	403100 <printf@plt>
  4054f0:	mov	w0, #0x0                   	// #0
  4054f4:	bl	402a50 <exit@plt>
  4054f8:	ldr	x1, [x21, #8]
  4054fc:	add	x0, x1, #0x1
  405500:	str	x0, [x21, #8]
  405504:	mov	x0, #0x36                  	// #54
  405508:	bl	403364 <ferror@plt+0x184>
  40550c:	mov	w1, #0x19                  	// #25
  405510:	str	w1, [x26, x0, lsl #2]
  405514:	b	404b30 <ferror@plt+0x1950>
  405518:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40551c:	ldr	x19, [x0, #1088]
  405520:	mov	w2, #0x5                   	// #5
  405524:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405528:	add	x1, x1, #0x2b8
  40552c:	mov	x0, #0x0                   	// #0
  405530:	bl	4030b0 <dcgettext@plt>
  405534:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  405538:	ldr	x2, [x1, #1120]
  40553c:	mov	x1, x0
  405540:	mov	x0, x19
  405544:	bl	403180 <fprintf@plt>
  405548:	mov	w0, #0x1                   	// #1
  40554c:	bl	402a50 <exit@plt>
  405550:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405554:	ldr	w0, [x0, #1104]
  405558:	sub	w1, w22, w0
  40555c:	cmp	w1, #0x1
  405560:	b.eq	40561c <ferror@plt+0x243c>  // b.none
  405564:	cmp	w0, w22
  405568:	b.ne	40566c <ferror@plt+0x248c>  // b.any
  40556c:	mov	w0, #0x0                   	// #0
  405570:	bl	4031a0 <scols_init_debug@plt>
  405574:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405578:	ldr	w0, [x0, #1392]
  40557c:	and	w1, w0, #0x18
  405580:	cmp	w1, #0x18
  405584:	b.eq	40568c <ferror@plt+0x24ac>  // b.none
  405588:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40558c:	ldr	w0, [x0, #1368]
  405590:	cmp	w0, #0x6
  405594:	b.eq	40569c <ferror@plt+0x24bc>  // b.none
  405598:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40559c:	ldr	x0, [x0, #1144]
  4055a0:	cmp	x0, #0x2
  4055a4:	b.eq	4056dc <ferror@plt+0x24fc>  // b.none
  4055a8:	ldr	x0, [sp, #104]
  4055ac:	cbz	x0, 4055d8 <ferror@plt+0x23f8>
  4055b0:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  4055b4:	add	x1, x1, #0x470
  4055b8:	adrp	x4, 403000 <strspn@plt>
  4055bc:	add	x4, x4, #0x454
  4055c0:	add	x3, x1, #0x8
  4055c4:	mov	x2, #0x36                  	// #54
  4055c8:	add	x1, x1, #0x10
  4055cc:	ldr	x0, [sp, #104]
  4055d0:	bl	407c7c <ferror@plt+0x4a9c>
  4055d4:	tbnz	w0, #31, 405d14 <ferror@plt+0x2b34>
  4055d8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4055dc:	ldr	x3, [x0, #1144]
  4055e0:	cbz	x3, 405f8c <ferror@plt+0x2dac>
  4055e4:	mov	x1, #0x0                   	// #0
  4055e8:	adrp	x2, 41e000 <ferror@plt+0x1ae20>
  4055ec:	add	x2, x2, #0x470
  4055f0:	add	x2, x2, #0x10
  4055f4:	ldr	w0, [x2, x1, lsl #2]
  4055f8:	sub	w0, w0, #0xe
  4055fc:	cmp	w0, #0x2
  405600:	b.ls	405f40 <ferror@plt+0x2d60>  // b.plast
  405604:	add	x1, x1, #0x1
  405608:	cmp	x3, x1
  40560c:	b.ne	4055f4 <ferror@plt+0x2414>  // b.any
  405610:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405614:	ldr	x3, [x0, #1144]
  405618:	b	405f60 <ferror@plt+0x2d80>
  40561c:	ldr	x0, [x23, w0, sxtw #3]
  405620:	str	x0, [sp, #96]
  405624:	mov	w1, #0x2c                  	// #44
  405628:	bl	403010 <strchr@plt>
  40562c:	cbnz	x0, 40564c <ferror@plt+0x246c>
  405630:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405634:	mov	w1, #0x6                   	// #6
  405638:	str	w1, [x0, #1368]
  40563c:	ldrb	w0, [x20, #96]
  405640:	orr	w0, w0, #0x2
  405644:	strb	w0, [x20, #96]
  405648:	b	40556c <ferror@plt+0x238c>
  40564c:	mov	w2, #0x5                   	// #5
  405650:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405654:	add	x1, x1, #0x2f8
  405658:	mov	x0, #0x0                   	// #0
  40565c:	bl	4030b0 <dcgettext@plt>
  405660:	mov	x1, x0
  405664:	mov	w0, #0x1                   	// #1
  405668:	bl	4030d0 <errx@plt>
  40566c:	mov	w2, #0x5                   	// #5
  405670:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405674:	add	x1, x1, #0x2f8
  405678:	mov	x0, #0x0                   	// #0
  40567c:	bl	4030b0 <dcgettext@plt>
  405680:	mov	x1, x0
  405684:	mov	w0, #0x1                   	// #1
  405688:	bl	4030d0 <errx@plt>
  40568c:	and	w0, w0, #0xffffffe7
  405690:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  405694:	str	w0, [x1, #1392]
  405698:	b	405588 <ferror@plt+0x23a8>
  40569c:	mov	x0, #0x0                   	// #0
  4056a0:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  4056a4:	add	x1, x1, #0x470
  4056a8:	add	x1, x1, #0x10
  4056ac:	str	w0, [x1, x0, lsl #2]
  4056b0:	add	x0, x0, #0x1
  4056b4:	cmp	x0, #0x1b
  4056b8:	b.ne	4056ac <ferror@plt+0x24cc>  // b.any
  4056bc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4056c0:	mov	x1, #0x1b                  	// #27
  4056c4:	str	x1, [x0, #1144]
  4056c8:	ldr	x0, [sp, #104]
  4056cc:	cbnz	x0, 4055b0 <ferror@plt+0x23d0>
  4056d0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4056d4:	ldr	x3, [x0, #1144]
  4056d8:	b	4055e4 <ferror@plt+0x2404>
  4056dc:	adrp	x19, 41e000 <ferror@plt+0x1ae20>
  4056e0:	add	x19, x19, #0x470
  4056e4:	mov	x0, #0x3                   	// #3
  4056e8:	str	x0, [x19, #8]
  4056ec:	mov	x1, #0x2                   	// #2
  4056f0:	mov	x0, #0x36                  	// #54
  4056f4:	bl	403364 <ferror@plt+0x184>
  4056f8:	add	x21, x19, #0x10
  4056fc:	mov	w1, #0x1a                  	// #26
  405700:	str	w1, [x21, x0, lsl #2]
  405704:	ldr	x1, [x19, #8]
  405708:	add	x0, x1, #0x1
  40570c:	str	x0, [x19, #8]
  405710:	mov	x0, #0x36                  	// #54
  405714:	bl	403364 <ferror@plt+0x184>
  405718:	mov	w1, #0x6                   	// #6
  40571c:	str	w1, [x21, x0, lsl #2]
  405720:	ldr	x1, [x19, #8]
  405724:	add	x0, x1, #0x1
  405728:	str	x0, [x19, #8]
  40572c:	mov	x0, #0x36                  	// #54
  405730:	bl	403364 <ferror@plt+0x184>
  405734:	mov	w1, #0x8                   	// #8
  405738:	str	w1, [x21, x0, lsl #2]
  40573c:	ldr	x1, [x19, #8]
  405740:	add	x0, x1, #0x1
  405744:	str	x0, [x19, #8]
  405748:	mov	x0, #0x36                  	// #54
  40574c:	bl	403364 <ferror@plt+0x184>
  405750:	mov	w1, #0xe                   	// #14
  405754:	str	w1, [x21, x0, lsl #2]
  405758:	ldr	x1, [x19, #8]
  40575c:	add	x0, x1, #0x1
  405760:	str	x0, [x19, #8]
  405764:	mov	x0, #0x36                  	// #54
  405768:	bl	403364 <ferror@plt+0x184>
  40576c:	mov	w1, #0x2                   	// #2
  405770:	str	w1, [x21, x0, lsl #2]
  405774:	b	4055a8 <ferror@plt+0x23c8>
  405778:	bl	403120 <__errno_location@plt>
  40577c:	ldr	w0, [x0]
  405780:	cmp	w0, #0xd
  405784:	b.eq	405f54 <ferror@plt+0x2d74>  // b.none
  405788:	ldr	x2, [sp, #112]
  40578c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405790:	add	x1, x1, #0x8d0
  405794:	mov	w0, #0x1                   	// #1
  405798:	bl	4031b0 <err@plt>
  40579c:	mov	x0, #0x20                  	// #32
  4057a0:	str	x0, [x20, #72]
  4057a4:	mov	x1, #0x100                 	// #256
  4057a8:	mov	x0, #0x1                   	// #1
  4057ac:	bl	402d90 <calloc@plt>
  4057b0:	cbnz	x0, 4057c8 <ferror@plt+0x25e8>
  4057b4:	mov	x2, #0x100                 	// #256
  4057b8:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4057bc:	add	x1, x1, #0x8d8
  4057c0:	mov	w0, #0x1                   	// #1
  4057c4:	bl	4031b0 <err@plt>
  4057c8:	str	x0, [x20, #64]
  4057cc:	ldr	x0, [sp, #96]
  4057d0:	cbz	x0, 4057e8 <ferror@plt+0x2608>
  4057d4:	mov	x19, #0x0                   	// #0
  4057d8:	adrp	x22, 40a000 <ferror@plt+0x6e20>
  4057dc:	add	x22, x22, #0x338
  4057e0:	mov	x23, #0x0                   	// #0
  4057e4:	b	405d4c <ferror@plt+0x2b6c>
  4057e8:	mov	x19, #0x0                   	// #0
  4057ec:	b	405834 <ferror@plt+0x2654>
  4057f0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4057f4:	add	x1, x1, #0x9f8
  4057f8:	mov	w0, #0x1                   	// #1
  4057fc:	bl	4031b0 <err@plt>
  405800:	add	x1, x24, #0x20
  405804:	str	x1, [x20, #72]
  405808:	lsl	x1, x1, #3
  40580c:	ldr	x0, [x20, #64]
  405810:	bl	4034ec <ferror@plt+0x30c>
  405814:	str	x0, [x20, #64]
  405818:	b	405d44 <ferror@plt+0x2b64>
  40581c:	mov	x24, x19
  405820:	b	405d44 <ferror@plt+0x2b64>
  405824:	ldrb	w0, [x20, #96]
  405828:	orr	w0, w0, #0x4
  40582c:	strb	w0, [x20, #96]
  405830:	cbz	x28, 405920 <ferror@plt+0x2740>
  405834:	adrp	x24, 40a000 <ferror@plt+0x6e20>
  405838:	add	x24, x24, #0x338
  40583c:	mov	x23, x28
  405840:	mov	x1, x24
  405844:	mov	x0, x23
  405848:	bl	4029f0 <strtok@plt>
  40584c:	mov	x21, x0
  405850:	cbz	x0, 405914 <ferror@plt+0x2734>
  405854:	add	x1, sp, #0xc8
  405858:	mov	x0, x21
  40585c:	bl	403630 <ferror@plt+0x450>
  405860:	cbnz	w0, 40587c <ferror@plt+0x269c>
  405864:	ldr	w0, [sp, #200]
  405868:	bl	403140 <getgrgid@plt>
  40586c:	mov	x23, x0
  405870:	cbz	x23, 405840 <ferror@plt+0x2660>
  405874:	mov	x22, #0x0                   	// #0
  405878:	b	4058a4 <ferror@plt+0x26c4>
  40587c:	mov	x0, x21
  405880:	bl	402b30 <getgrnam@plt>
  405884:	mov	x23, x0
  405888:	b	405870 <ferror@plt+0x2690>
  40588c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405890:	add	x1, x1, #0x9f8
  405894:	mov	w0, #0x1                   	// #1
  405898:	bl	4031b0 <err@plt>
  40589c:	str	x0, [x20, #64]
  4058a0:	add	x22, x22, #0x8
  4058a4:	ldr	x0, [x23, #24]
  4058a8:	ldr	x28, [x0, x22]
  4058ac:	cbz	x28, 40583c <ferror@plt+0x265c>
  4058b0:	add	x19, x19, #0x1
  4058b4:	lsl	x21, x19, #3
  4058b8:	sub	x21, x21, #0x8
  4058bc:	ldr	x25, [x20, #64]
  4058c0:	mov	x0, x28
  4058c4:	bl	402df0 <strdup@plt>
  4058c8:	cbz	x0, 40588c <ferror@plt+0x26ac>
  4058cc:	str	x0, [x25, x21]
  4058d0:	ldr	x0, [x20, #72]
  4058d4:	cmp	x19, x0
  4058d8:	b.ne	4058a0 <ferror@plt+0x26c0>  // b.any
  4058dc:	add	x0, x0, #0x20
  4058e0:	str	x0, [x20, #72]
  4058e4:	lsl	x21, x0, #3
  4058e8:	mov	x1, x21
  4058ec:	ldr	x0, [x20, #64]
  4058f0:	bl	402dd0 <realloc@plt>
  4058f4:	cmp	x0, #0x0
  4058f8:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  4058fc:	b.eq	40589c <ferror@plt+0x26bc>  // b.none
  405900:	mov	x2, x21
  405904:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405908:	add	x1, x1, #0x8d8
  40590c:	mov	w0, #0x1                   	// #1
  405910:	bl	4031b0 <err@plt>
  405914:	ldrb	w0, [x20, #96]
  405918:	orr	w0, w0, #0x4
  40591c:	strb	w0, [x20, #96]
  405920:	str	x19, [x20, #72]
  405924:	b	405f98 <ferror@plt+0x2db8>
  405928:	ldrb	w0, [x20, #96]
  40592c:	tbnz	w0, #1, 405968 <ferror@plt+0x2788>
  405930:	add	x19, x19, #0x1
  405934:	ldr	x0, [x20, #72]
  405938:	cmp	x19, x0
  40593c:	b.cs	405e48 <ferror@plt+0x2c68>  // b.hs, b.nlast
  405940:	lsl	x21, x19, #3
  405944:	ldr	x0, [x20, #64]
  405948:	ldr	x1, [x0, x21]
  40594c:	mov	x0, x20
  405950:	bl	404100 <ferror@plt+0xf20>
  405954:	cbz	x0, 405928 <ferror@plt+0x2748>
  405958:	mov	x2, x22
  40595c:	mov	x1, x23
  405960:	bl	402d60 <tsearch@plt>
  405964:	b	405930 <ferror@plt+0x2750>
  405968:	mov	w2, #0x5                   	// #5
  40596c:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405970:	add	x1, x1, #0x340
  405974:	mov	x0, #0x0                   	// #0
  405978:	bl	4030b0 <dcgettext@plt>
  40597c:	ldr	x1, [x20, #64]
  405980:	ldr	x1, [x1, x21]
  405984:	bl	403060 <warnx@plt>
  405988:	mov	w0, #0x1                   	// #1
  40598c:	b	405cf8 <ferror@plt+0x2b18>
  405990:	mov	x19, #0x0                   	// #0
  405994:	adrp	x22, 403000 <strspn@plt>
  405998:	add	x22, x22, #0x340
  40599c:	add	x23, x20, #0x20
  4059a0:	b	405934 <ferror@plt+0x2754>
  4059a4:	mov	w2, #0x5                   	// #5
  4059a8:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  4059ac:	add	x1, x1, #0x358
  4059b0:	mov	x0, #0x0                   	// #0
  4059b4:	bl	4030b0 <dcgettext@plt>
  4059b8:	mov	x1, x0
  4059bc:	mov	w0, #0x1                   	// #1
  4059c0:	bl	4031b0 <err@plt>
  4059c4:	mov	w1, #0x1                   	// #1
  4059c8:	mov	x0, x23
  4059cc:	bl	402ad0 <scols_table_enable_noheadings@plt>
  4059d0:	b	405e5c <ferror@plt+0x2c7c>
  4059d4:	cmp	w0, #0x1
  4059d8:	b.ne	405e9c <ferror@plt+0x2cbc>  // b.any
  4059dc:	mov	w1, #0x1                   	// #1
  4059e0:	mov	x0, x23
  4059e4:	bl	402ba0 <scols_table_enable_raw@plt>
  4059e8:	adrp	x1, 409000 <ferror@plt+0x5e20>
  4059ec:	add	x1, x1, #0xb38
  4059f0:	mov	x0, x23
  4059f4:	bl	402bd0 <scols_table_set_column_separator@plt>
  4059f8:	b	405e9c <ferror@plt+0x2cbc>
  4059fc:	cmp	w0, #0x5
  405a00:	b.eq	405a1c <ferror@plt+0x283c>  // b.none
  405a04:	cmp	w0, #0x6
  405a08:	b.ne	405e9c <ferror@plt+0x2cbc>  // b.any
  405a0c:	mov	w1, #0x1                   	// #1
  405a10:	mov	x0, x23
  405a14:	bl	402ad0 <scols_table_enable_noheadings@plt>
  405a18:	b	405e9c <ferror@plt+0x2cbc>
  405a1c:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405a20:	add	x1, x1, #0xc38
  405a24:	add	x1, x1, #0x960
  405a28:	mov	x0, x23
  405a2c:	bl	402bb0 <scols_table_set_line_separator@plt>
  405a30:	mov	w1, #0x1                   	// #1
  405a34:	mov	x0, x23
  405a38:	bl	402ba0 <scols_table_enable_raw@plt>
  405a3c:	b	405e9c <ferror@plt+0x2cbc>
  405a40:	mov	x0, x23
  405a44:	bl	402e20 <scols_unref_table@plt>
  405a48:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405a4c:	str	xzr, [x0, #1136]
  405a50:	b	405de8 <ferror@plt+0x2c08>
  405a54:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405a58:	ldr	x26, [x0, #1136]
  405a5c:	mov	w0, #0x0                   	// #0
  405a60:	bl	403090 <scols_new_iter@plt>
  405a64:	mov	x23, x0
  405a68:	mov	x1, #0x0                   	// #0
  405a6c:	mov	x0, x26
  405a70:	bl	403030 <scols_table_get_line@plt>
  405a74:	mov	x25, x0
  405a78:	mov	x21, #0x0                   	// #0
  405a7c:	adrp	x27, 40a000 <ferror@plt+0x6e20>
  405a80:	adrp	x24, 41e000 <ferror@plt+0x1ae20>
  405a84:	add	x24, x24, #0x470
  405a88:	add	x24, x24, #0x10
  405a8c:	b	405abc <ferror@plt+0x28dc>
  405a90:	mov	x0, x22
  405a94:	bl	402a10 <strlen@plt>
  405a98:	mov	x4, x19
  405a9c:	mov	w3, #0x20                  	// #32
  405aa0:	mov	w2, #0x23                  	// #35
  405aa4:	sub	w2, w2, w0
  405aa8:	mov	x1, x22
  405aac:	adrp	x0, 40a000 <ferror@plt+0x6e20>
  405ab0:	add	x0, x0, #0x378
  405ab4:	bl	403100 <printf@plt>
  405ab8:	add	x21, x21, #0x1
  405abc:	add	x2, sp, #0xc8
  405ac0:	mov	x1, x23
  405ac4:	mov	x0, x26
  405ac8:	bl	402f20 <scols_table_next_column@plt>
  405acc:	cbnz	w0, 405b18 <ferror@plt+0x2938>
  405ad0:	mov	x1, x21
  405ad4:	mov	x0, x25
  405ad8:	bl	402f00 <scols_line_get_cell@plt>
  405adc:	mov	x19, x0
  405ae0:	add	x1, x27, #0xc38
  405ae4:	ldrsw	x0, [x24, x21, lsl #2]
  405ae8:	mov	x2, #0x28                  	// #40
  405aec:	madd	x0, x0, x2, x1
  405af0:	mov	w2, #0x5                   	// #5
  405af4:	ldr	x1, [x0, #16]
  405af8:	mov	x0, #0x0                   	// #0
  405afc:	bl	4030b0 <dcgettext@plt>
  405b00:	mov	x22, x0
  405b04:	mov	x0, x19
  405b08:	bl	402f50 <scols_cell_get_data@plt>
  405b0c:	mov	x19, x0
  405b10:	cbnz	x0, 405a90 <ferror@plt+0x28b0>
  405b14:	b	405ab8 <ferror@plt+0x28d8>
  405b18:	mov	x0, x23
  405b1c:	bl	402b00 <scols_free_iter@plt>
  405b20:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405b24:	ldr	x19, [x0, #1112]
  405b28:	mov	w2, #0x5                   	// #5
  405b2c:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405b30:	add	x1, x1, #0x388
  405b34:	mov	x0, #0x0                   	// #0
  405b38:	bl	4030b0 <dcgettext@plt>
  405b3c:	mov	x1, x0
  405b40:	mov	x0, x19
  405b44:	bl	403180 <fprintf@plt>
  405b48:	ldr	x1, [x20, #88]
  405b4c:	ldr	w19, [x20, #40]
  405b50:	ldr	w24, [x20, #80]
  405b54:	cbz	x1, 405cb8 <ferror@plt+0x2ad8>
  405b58:	mov	w2, #0x0                   	// #0
  405b5c:	add	x0, sp, #0x88
  405b60:	bl	403170 <sd_journal_open_directory@plt>
  405b64:	mov	w2, w19
  405b68:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405b6c:	add	x1, x1, #0x398
  405b70:	add	x0, sp, #0x90
  405b74:	bl	403874 <ferror@plt+0x694>
  405b78:	mov	x2, #0x0                   	// #0
  405b7c:	ldr	x1, [sp, #144]
  405b80:	ldr	x0, [sp, #136]
  405b84:	bl	402c40 <sd_journal_add_match@plt>
  405b88:	ldr	x0, [sp, #136]
  405b8c:	bl	4029d0 <sd_journal_seek_tail@plt>
  405b90:	mov	x1, #0x3                   	// #3
  405b94:	ldr	x0, [sp, #136]
  405b98:	bl	402ce0 <sd_journal_previous_skip@plt>
  405b9c:	adrp	x23, 40a000 <ferror@plt+0x6e20>
  405ba0:	add	x23, x23, #0x3a0
  405ba4:	add	x3, sp, #0xb8
  405ba8:	add	x2, sp, #0xa0
  405bac:	mov	x1, x23
  405bb0:	ldr	x0, [sp, #136]
  405bb4:	bl	402bc0 <sd_journal_get_data@plt>
  405bb8:	tbnz	w0, #31, 405c8c <ferror@plt+0x2aac>
  405bbc:	add	x3, sp, #0xc0
  405bc0:	add	x2, sp, #0xa8
  405bc4:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405bc8:	add	x1, x1, #0x3b8
  405bcc:	ldr	x0, [sp, #136]
  405bd0:	bl	402bc0 <sd_journal_get_data@plt>
  405bd4:	tbnz	w0, #31, 405c8c <ferror@plt+0x2aac>
  405bd8:	add	x3, sp, #0xc8
  405bdc:	add	x2, sp, #0xb0
  405be0:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405be4:	add	x1, x1, #0x3c0
  405be8:	ldr	x0, [sp, #136]
  405bec:	bl	402bc0 <sd_journal_get_data@plt>
  405bf0:	tbnz	w0, #31, 405c8c <ferror@plt+0x2aac>
  405bf4:	add	x1, sp, #0x98
  405bf8:	ldr	x0, [sp, #136]
  405bfc:	bl	402f90 <sd_journal_get_realtime_usec@plt>
  405c00:	ldr	x1, [sp, #152]
  405c04:	mov	x0, #0x4240                	// #16960
  405c08:	movk	x0, #0xf, lsl #16
  405c0c:	udiv	x1, x1, x0
  405c10:	mov	w0, w24
  405c14:	bl	403fc8 <ferror@plt+0xde8>
  405c18:	mov	x19, x0
  405c1c:	mov	w1, #0x3d                  	// #61
  405c20:	ldr	x0, [sp, #160]
  405c24:	bl	403010 <strchr@plt>
  405c28:	add	x21, x0, #0x1
  405c2c:	str	x21, [sp, #160]
  405c30:	mov	w1, #0x3d                  	// #61
  405c34:	ldr	x0, [sp, #168]
  405c38:	bl	403010 <strchr@plt>
  405c3c:	add	x22, x0, #0x1
  405c40:	str	x22, [sp, #168]
  405c44:	mov	w1, #0x3d                  	// #61
  405c48:	ldr	x0, [sp, #176]
  405c4c:	bl	403010 <strchr@plt>
  405c50:	add	x5, x0, #0x1
  405c54:	str	x5, [sp, #176]
  405c58:	mov	x4, x22
  405c5c:	mov	x3, x21
  405c60:	mov	x2, x19
  405c64:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  405c68:	add	x1, x1, #0x3c8
  405c6c:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405c70:	ldr	x0, [x0, #1112]
  405c74:	bl	403180 <fprintf@plt>
  405c78:	mov	x0, x19
  405c7c:	bl	402f60 <free@plt>
  405c80:	ldr	x0, [sp, #136]
  405c84:	bl	402f70 <sd_journal_next@plt>
  405c88:	cbnz	w0, 405ba4 <ferror@plt+0x29c4>
  405c8c:	ldr	x0, [sp, #144]
  405c90:	bl	402f60 <free@plt>
  405c94:	ldr	x0, [sp, #136]
  405c98:	bl	4029b0 <sd_journal_flush_matches@plt>
  405c9c:	ldr	x0, [sp, #136]
  405ca0:	bl	402da0 <sd_journal_close@plt>
  405ca4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405ca8:	ldr	x1, [x0, #1112]
  405cac:	mov	w0, #0xa                   	// #10
  405cb0:	bl	402b90 <fputc@plt>
  405cb4:	b	405de8 <ferror@plt+0x2c08>
  405cb8:	mov	w1, #0x1                   	// #1
  405cbc:	add	x0, sp, #0x88
  405cc0:	bl	402c10 <sd_journal_open@plt>
  405cc4:	b	405b64 <ferror@plt+0x2984>
  405cc8:	ldr	x0, [x20, #64]
  405ccc:	ldr	x0, [x0, x19, lsl #3]
  405cd0:	bl	402f60 <free@plt>
  405cd4:	add	x19, x19, #0x1
  405cd8:	ldr	x0, [x20, #72]
  405cdc:	cmp	x0, x19
  405ce0:	b.hi	405cc8 <ferror@plt+0x2ae8>  // b.pmore
  405ce4:	ldr	x0, [x20, #64]
  405ce8:	bl	402f60 <free@plt>
  405cec:	mov	x0, x20
  405cf0:	bl	402f60 <free@plt>
  405cf4:	mov	w0, #0x0                   	// #0
  405cf8:	ldp	x19, x20, [sp, #16]
  405cfc:	ldp	x21, x22, [sp, #32]
  405d00:	ldp	x23, x24, [sp, #48]
  405d04:	ldp	x25, x26, [sp, #64]
  405d08:	ldp	x27, x28, [sp, #80]
  405d0c:	ldp	x29, x30, [sp], #240
  405d10:	ret
  405d14:	mov	w0, #0x1                   	// #1
  405d18:	b	405cf8 <ferror@plt+0x2b18>
  405d1c:	add	x24, x19, #0x1
  405d20:	ldr	x0, [x20, #64]
  405d24:	add	x19, x0, x19, lsl #3
  405d28:	mov	x0, x21
  405d2c:	bl	402df0 <strdup@plt>
  405d30:	cbz	x0, 4057f0 <ferror@plt+0x2610>
  405d34:	str	x0, [x19]
  405d38:	ldr	x0, [x20, #72]
  405d3c:	cmp	x0, x24
  405d40:	b.eq	405800 <ferror@plt+0x2620>  // b.none
  405d44:	mov	x19, x24
  405d48:	str	x23, [sp, #96]
  405d4c:	mov	x1, x22
  405d50:	ldr	x0, [sp, #96]
  405d54:	bl	4029f0 <strtok@plt>
  405d58:	mov	x21, x0
  405d5c:	cbz	x0, 405824 <ferror@plt+0x2644>
  405d60:	add	x1, sp, #0xc0
  405d64:	mov	x0, x21
  405d68:	bl	403630 <ferror@plt+0x450>
  405d6c:	cbnz	w0, 405d1c <ferror@plt+0x2b3c>
  405d70:	ldr	w0, [sp, #192]
  405d74:	bl	402ed0 <getpwuid@plt>
  405d78:	cbz	x0, 40581c <ferror@plt+0x263c>
  405d7c:	ldr	x21, [x0]
  405d80:	add	x24, x19, #0x1
  405d84:	ldr	x0, [x20, #64]
  405d88:	add	x19, x0, x19, lsl #3
  405d8c:	cbnz	x21, 405d28 <ferror@plt+0x2b48>
  405d90:	adrp	x3, 40a000 <ferror@plt+0x6e20>
  405d94:	add	x3, x3, #0xc38
  405d98:	add	x3, x3, #0x468
  405d9c:	mov	w2, #0x4a                  	// #74
  405da0:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405da4:	add	x1, x1, #0xa20
  405da8:	adrp	x0, 409000 <ferror@plt+0x5e20>
  405dac:	add	x0, x0, #0xa38
  405db0:	bl	403110 <__assert_fail@plt>
  405db4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405db8:	add	x19, x0, #0x470
  405dbc:	str	x23, [x0, #1136]
  405dc0:	adrp	x1, 403000 <strspn@plt>
  405dc4:	add	x1, x1, #0xa9c
  405dc8:	ldr	x0, [x20, #32]
  405dcc:	bl	402a80 <twalk@plt>
  405dd0:	ldr	w0, [x19, #232]
  405dd4:	cmp	w0, #0x6
  405dd8:	b.eq	405a54 <ferror@plt+0x2874>  // b.none
  405ddc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405de0:	ldr	x0, [x0, #1136]
  405de4:	bl	403050 <scols_print_table@plt>
  405de8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405dec:	ldr	x0, [x0, #1136]
  405df0:	bl	402e20 <scols_unref_table@plt>
  405df4:	adrp	x1, 403000 <strspn@plt>
  405df8:	add	x1, x1, #0x3b0
  405dfc:	ldr	x0, [x20, #32]
  405e00:	bl	402e80 <tdestroy@plt>
  405e04:	ldr	x0, [x20]
  405e08:	bl	402f60 <free@plt>
  405e0c:	ldr	x0, [x20, #16]
  405e10:	bl	402f60 <free@plt>
  405e14:	mov	x19, #0x0                   	// #0
  405e18:	b	405cd8 <ferror@plt+0x2af8>
  405e1c:	mov	x2, x21
  405e20:	mov	x1, x22
  405e24:	bl	402d60 <tsearch@plt>
  405e28:	str	wzr, [x19]
  405e2c:	mov	x1, #0x0                   	// #0
  405e30:	mov	x0, x20
  405e34:	bl	404100 <ferror@plt+0xf20>
  405e38:	cbnz	x0, 405e1c <ferror@plt+0x2c3c>
  405e3c:	ldr	w0, [x19]
  405e40:	cmp	w0, #0xb
  405e44:	b.eq	405e2c <ferror@plt+0x2c4c>  // b.none
  405e48:	bl	402d40 <scols_new_table@plt>
  405e4c:	mov	x23, x0
  405e50:	cbz	x0, 4059a4 <ferror@plt+0x27c4>
  405e54:	ldrb	w0, [x20, #96]
  405e58:	tbnz	w0, #3, 4059c4 <ferror@plt+0x27e4>
  405e5c:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405e60:	ldr	w0, [x0, #1368]
  405e64:	cmp	w0, #0x4
  405e68:	b.eq	405a30 <ferror@plt+0x2850>  // b.none
  405e6c:	b.gt	4059fc <ferror@plt+0x281c>
  405e70:	cmp	w0, #0x2
  405e74:	b.eq	405e90 <ferror@plt+0x2cb0>  // b.none
  405e78:	cmp	w0, #0x3
  405e7c:	b.ne	4059d4 <ferror@plt+0x27f4>  // b.any
  405e80:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405e84:	add	x1, x1, #0xd80
  405e88:	mov	x0, x23
  405e8c:	bl	402bd0 <scols_table_set_column_separator@plt>
  405e90:	mov	w1, #0x1                   	// #1
  405e94:	mov	x0, x23
  405e98:	bl	402d50 <scols_table_enable_export@plt>
  405e9c:	mov	x19, #0x0                   	// #0
  405ea0:	adrp	x24, 41e000 <ferror@plt+0x1ae20>
  405ea4:	add	x24, x24, #0x470
  405ea8:	add	x25, x24, #0x10
  405eac:	adrp	x21, 40a000 <ferror@plt+0x6e20>
  405eb0:	add	x21, x21, #0xc38
  405eb4:	mov	x22, #0x28                  	// #40
  405eb8:	ldr	x0, [x24, #8]
  405ebc:	cmp	x19, x0
  405ec0:	b.cs	405db4 <ferror@plt+0x2bd4>  // b.hs, b.nlast
  405ec4:	ldrsw	x0, [x25, x19, lsl #2]
  405ec8:	madd	x0, x0, x22, x21
  405ecc:	ldr	x1, [x0, #32]
  405ed0:	ldrb	w0, [x20, #96]
  405ed4:	and	w2, w1, #0xfffffffe
  405ed8:	tst	x0, #0x10
  405edc:	ldrsw	x0, [x25, x19, lsl #2]
  405ee0:	mul	x0, x0, x22
  405ee4:	add	x3, x21, x0
  405ee8:	csel	w2, w1, w2, eq  // eq = none
  405eec:	ldr	d0, [x3, #24]
  405ef0:	ldr	x1, [x21, x0]
  405ef4:	mov	x0, x23
  405ef8:	bl	402ae0 <scols_table_new_column@plt>
  405efc:	cbz	x0, 405a40 <ferror@plt+0x2860>
  405f00:	add	x19, x19, #0x1
  405f04:	b	405eb8 <ferror@plt+0x2cd8>
  405f08:	add	x2, x20, #0x10
  405f0c:	add	x1, x20, #0x18
  405f10:	ldr	x0, [sp, #120]
  405f14:	bl	40352c <ferror@plt+0x34c>
  405f18:	tbz	w0, #31, 405f8c <ferror@plt+0x2dac>
  405f1c:	bl	403120 <__errno_location@plt>
  405f20:	ldr	w0, [x0]
  405f24:	cmp	w0, #0xd
  405f28:	b.eq	405f8c <ferror@plt+0x2dac>  // b.none
  405f2c:	ldr	x2, [sp, #120]
  405f30:	adrp	x1, 409000 <ferror@plt+0x5e20>
  405f34:	add	x1, x1, #0x8d0
  405f38:	mov	w0, #0x1                   	// #1
  405f3c:	bl	4031b0 <err@plt>
  405f40:	mov	x2, x20
  405f44:	add	x1, x20, #0x8
  405f48:	ldr	x0, [sp, #112]
  405f4c:	bl	40352c <ferror@plt+0x34c>
  405f50:	tbnz	w0, #31, 405778 <ferror@plt+0x2598>
  405f54:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405f58:	ldr	x3, [x0, #1144]
  405f5c:	cbz	x3, 405f8c <ferror@plt+0x2dac>
  405f60:	mov	x1, #0x0                   	// #0
  405f64:	adrp	x2, 41e000 <ferror@plt+0x1ae20>
  405f68:	add	x2, x2, #0x470
  405f6c:	add	x2, x2, #0x10
  405f70:	ldr	w0, [x2, x1, lsl #2]
  405f74:	sub	w0, w0, #0x11
  405f78:	cmp	w0, #0x1
  405f7c:	b.ls	405f08 <ferror@plt+0x2d28>  // b.plast
  405f80:	add	x1, x1, #0x1
  405f84:	cmp	x3, x1
  405f88:	b.ne	405f70 <ferror@plt+0x2d90>  // b.any
  405f8c:	ldr	x0, [sp, #96]
  405f90:	orr	x0, x0, x28
  405f94:	cbnz	x0, 40579c <ferror@plt+0x25bc>
  405f98:	ldrb	w0, [x20, #96]
  405f9c:	tbnz	w0, #2, 405990 <ferror@plt+0x27b0>
  405fa0:	bl	403120 <__errno_location@plt>
  405fa4:	mov	x19, x0
  405fa8:	adrp	x21, 403000 <strspn@plt>
  405fac:	add	x21, x21, #0x340
  405fb0:	add	x22, x20, #0x20
  405fb4:	b	405e28 <ferror@plt+0x2c48>
  405fb8:	stp	x29, x30, [sp, #-32]!
  405fbc:	mov	x29, sp
  405fc0:	stp	x19, x20, [sp, #16]
  405fc4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  405fc8:	ldr	x20, [x0, #1400]
  405fcc:	cbz	x20, 405ffc <ferror@plt+0x2e1c>
  405fd0:	mov	x19, x20
  405fd4:	ldr	x20, [x20, #24]
  405fd8:	ldr	x0, [x19, #16]
  405fdc:	bl	402f60 <free@plt>
  405fe0:	ldr	x0, [x19]
  405fe4:	bl	402f60 <free@plt>
  405fe8:	ldr	x0, [x19, #8]
  405fec:	bl	402f60 <free@plt>
  405ff0:	mov	x0, x19
  405ff4:	bl	402f60 <free@plt>
  405ff8:	cbnz	x20, 405fd0 <ferror@plt+0x2df0>
  405ffc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  406000:	str	xzr, [x0, #1400]
  406004:	ldp	x19, x20, [sp, #16]
  406008:	ldp	x29, x30, [sp], #32
  40600c:	ret
  406010:	mov	x12, #0x2060                	// #8288
  406014:	sub	sp, sp, x12
  406018:	stp	x29, x30, [sp]
  40601c:	mov	x29, sp
  406020:	stp	x25, x26, [sp, #64]
  406024:	mov	x26, x0
  406028:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  40602c:	add	x1, x1, #0x5c0
  406030:	bl	402c50 <fopen@plt>
  406034:	cbz	x0, 406294 <ferror@plt+0x30b4>
  406038:	stp	x19, x20, [sp, #16]
  40603c:	stp	x21, x22, [sp, #32]
  406040:	stp	x23, x24, [sp, #48]
  406044:	str	x27, [sp, #80]
  406048:	mov	x22, x0
  40604c:	mov	w24, #0x2000                	// #8192
  406050:	mov	w25, #0x23                  	// #35
  406054:	mov	w23, #0x3d                  	// #61
  406058:	mov	x27, #0x20                  	// #32
  40605c:	mov	x2, x22
  406060:	mov	w1, w24
  406064:	add	x0, sp, #0x60
  406068:	bl	403190 <fgets@plt>
  40606c:	cbz	x0, 40627c <ferror@plt+0x309c>
  406070:	ldrsb	w0, [sp, #96]
  406074:	cmp	w0, #0x23
  406078:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40607c:	b.eq	40605c <ferror@plt+0x2e7c>  // b.none
  406080:	mov	w1, w25
  406084:	add	x0, sp, #0x60
  406088:	bl	403010 <strchr@plt>
  40608c:	cbz	x0, 4060c0 <ferror@plt+0x2ee0>
  406090:	strb	wzr, [x0]
  406094:	ldrsb	w19, [sp, #96]
  406098:	cbz	w19, 40605c <ferror@plt+0x2e7c>
  40609c:	bl	402ef0 <__ctype_b_loc@plt>
  4060a0:	ldr	x20, [x0]
  4060a4:	add	x21, sp, #0x60
  4060a8:	sxtb	x19, w19
  4060ac:	ldrh	w0, [x20, x19, lsl #1]
  4060b0:	tbz	w0, #13, 4060ec <ferror@plt+0x2f0c>
  4060b4:	ldrsb	w19, [x21, #1]!
  4060b8:	cbnz	w19, 4060a8 <ferror@plt+0x2ec8>
  4060bc:	b	40605c <ferror@plt+0x2e7c>
  4060c0:	add	x0, sp, #0x60
  4060c4:	bl	402a10 <strlen@plt>
  4060c8:	cbz	x0, 406094 <ferror@plt+0x2eb4>
  4060cc:	sub	x0, x0, #0x1
  4060d0:	add	x1, sp, #0x60
  4060d4:	ldrsb	w1, [x1, x0]
  4060d8:	cmp	w1, #0xa
  4060dc:	b.ne	406094 <ferror@plt+0x2eb4>  // b.any
  4060e0:	add	x1, sp, #0x60
  4060e4:	strb	wzr, [x1, x0]
  4060e8:	b	406094 <ferror@plt+0x2eb4>
  4060ec:	ldrsb	w0, [x21]
  4060f0:	mov	x19, x21
  4060f4:	cbz	w0, 40605c <ferror@plt+0x2e7c>
  4060f8:	sxtb	x1, w0
  4060fc:	ldrh	w1, [x20, x1, lsl #1]
  406100:	and	w1, w1, #0x2000
  406104:	cmp	w0, #0x3d
  406108:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40610c:	b.ne	40611c <ferror@plt+0x2f3c>  // b.any
  406110:	ldrsb	w0, [x19, #1]!
  406114:	cbnz	w0, 4060f8 <ferror@plt+0x2f18>
  406118:	b	406128 <ferror@plt+0x2f48>
  40611c:	cmp	w0, #0x0
  406120:	ccmp	x21, x19, #0x2, ne  // ne = any
  406124:	b.cc	406204 <ferror@plt+0x3024>  // b.lo, b.ul, b.last
  406128:	ldrsb	w0, [x21]
  40612c:	cmp	w0, #0x0
  406130:	ccmp	x19, x21, #0x4, ne  // ne = any
  406134:	b.eq	40605c <ferror@plt+0x2e7c>  // b.none
  406138:	ldrsb	w0, [x19]
  40613c:	cbz	w0, 406164 <ferror@plt+0x2f84>
  406140:	sxtb	x1, w0
  406144:	ldrh	w1, [x20, x1, lsl #1]
  406148:	and	w1, w1, #0x2000
  40614c:	cmp	w0, #0x22
  406150:	ccmp	w0, w23, #0x4, ne  // ne = any
  406154:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  406158:	b.eq	406164 <ferror@plt+0x2f84>  // b.none
  40615c:	ldrsb	w0, [x19, #1]!
  406160:	cbnz	w0, 406140 <ferror@plt+0x2f60>
  406164:	mov	x0, x19
  406168:	bl	402a10 <strlen@plt>
  40616c:	add	x0, x19, x0
  406170:	cmp	x0, x19
  406174:	b.ls	4061ac <ferror@plt+0x2fcc>  // b.plast
  406178:	sub	x0, x0, #0x1
  40617c:	cmp	x0, x19
  406180:	b.ls	4061ac <ferror@plt+0x2fcc>  // b.plast
  406184:	ldrsb	w2, [x0]
  406188:	sxtb	x1, w2
  40618c:	ldrh	w1, [x20, x1, lsl #1]
  406190:	and	w1, w1, #0x2000
  406194:	cmp	w2, #0x22
  406198:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40619c:	b.eq	4061ac <ferror@plt+0x2fcc>  // b.none
  4061a0:	strb	wzr, [x0], #-1
  4061a4:	cmp	x0, x19
  4061a8:	b.ne	406184 <ferror@plt+0x2fa4>  // b.any
  4061ac:	mov	x0, x27
  4061b0:	bl	402c70 <malloc@plt>
  4061b4:	mov	x20, x0
  4061b8:	cbz	x0, 40620c <ferror@plt+0x302c>
  4061bc:	mov	x0, x21
  4061c0:	bl	402df0 <strdup@plt>
  4061c4:	cbz	x0, 406220 <ferror@plt+0x3040>
  4061c8:	str	x0, [x20]
  4061cc:	ldrsb	w1, [x19]
  4061d0:	mov	x0, #0x0                   	// #0
  4061d4:	cbnz	w1, 406230 <ferror@plt+0x3050>
  4061d8:	str	x0, [x20, #8]
  4061dc:	cbz	x26, 40624c <ferror@plt+0x306c>
  4061e0:	mov	x0, x26
  4061e4:	bl	402df0 <strdup@plt>
  4061e8:	cbz	x0, 40626c <ferror@plt+0x308c>
  4061ec:	str	x0, [x20, #16]
  4061f0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4061f4:	ldr	x1, [x0, #1400]
  4061f8:	str	x1, [x20, #24]
  4061fc:	str	x20, [x0, #1400]
  406200:	b	40605c <ferror@plt+0x2e7c>
  406204:	strb	wzr, [x19], #1
  406208:	b	406128 <ferror@plt+0x2f48>
  40620c:	mov	x2, #0x20                  	// #32
  406210:	adrp	x1, 409000 <ferror@plt+0x5e20>
  406214:	add	x1, x1, #0x8d8
  406218:	mov	w0, #0x1                   	// #1
  40621c:	bl	4031b0 <err@plt>
  406220:	adrp	x1, 409000 <ferror@plt+0x5e20>
  406224:	add	x1, x1, #0x9f8
  406228:	mov	w0, #0x1                   	// #1
  40622c:	bl	4031b0 <err@plt>
  406230:	mov	x0, x19
  406234:	bl	402df0 <strdup@plt>
  406238:	cbnz	x0, 4061d8 <ferror@plt+0x2ff8>
  40623c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  406240:	add	x1, x1, #0x9f8
  406244:	mov	w0, #0x1                   	// #1
  406248:	bl	4031b0 <err@plt>
  40624c:	adrp	x3, 40b000 <ferror@plt+0x7e20>
  406250:	add	x3, x3, #0x650
  406254:	mov	w2, #0x4a                  	// #74
  406258:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40625c:	add	x1, x1, #0xa20
  406260:	adrp	x0, 409000 <ferror@plt+0x5e20>
  406264:	add	x0, x0, #0xa38
  406268:	bl	403110 <__assert_fail@plt>
  40626c:	adrp	x1, 409000 <ferror@plt+0x5e20>
  406270:	add	x1, x1, #0x9f8
  406274:	mov	w0, #0x1                   	// #1
  406278:	bl	4031b0 <err@plt>
  40627c:	mov	x0, x22
  406280:	bl	402c30 <fclose@plt>
  406284:	ldp	x19, x20, [sp, #16]
  406288:	ldp	x21, x22, [sp, #32]
  40628c:	ldp	x23, x24, [sp, #48]
  406290:	ldr	x27, [sp, #80]
  406294:	ldp	x25, x26, [sp, #64]
  406298:	ldp	x29, x30, [sp]
  40629c:	mov	x12, #0x2060                	// #8288
  4062a0:	add	sp, sp, x12
  4062a4:	ret
  4062a8:	stp	x29, x30, [sp, #-32]!
  4062ac:	mov	x29, sp
  4062b0:	stp	x19, x20, [sp, #16]
  4062b4:	mov	x20, x0
  4062b8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4062bc:	ldr	x19, [x0, #1400]
  4062c0:	cbz	x19, 4062ec <ferror@plt+0x310c>
  4062c4:	ldr	x1, [x19]
  4062c8:	mov	x0, x20
  4062cc:	bl	402db0 <strcasecmp@plt>
  4062d0:	cbz	w0, 4062dc <ferror@plt+0x30fc>
  4062d4:	ldr	x19, [x19, #24]
  4062d8:	cbnz	x19, 4062c4 <ferror@plt+0x30e4>
  4062dc:	mov	x0, x19
  4062e0:	ldp	x19, x20, [sp, #16]
  4062e4:	ldp	x29, x30, [sp], #32
  4062e8:	ret
  4062ec:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4062f0:	ldr	x1, [x0, #1408]
  4062f4:	cbz	x1, 406314 <ferror@plt+0x3134>
  4062f8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4062fc:	ldr	x0, [x0, #1416]
  406300:	blr	x1
  406304:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  406308:	ldr	x19, [x0, #1400]
  40630c:	cbnz	x19, 4062c4 <ferror@plt+0x30e4>
  406310:	b	4062dc <ferror@plt+0x30fc>
  406314:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  406318:	add	x0, x0, #0x5c8
  40631c:	bl	406010 <ferror@plt+0x2e30>
  406320:	b	406304 <ferror@plt+0x3124>
  406324:	adrp	x2, 41e000 <ferror@plt+0x1ae20>
  406328:	add	x2, x2, #0x578
  40632c:	str	x0, [x2, #8]
  406330:	str	x1, [x2, #16]
  406334:	ret
  406338:	stp	x29, x30, [sp, #-32]!
  40633c:	mov	x29, sp
  406340:	str	x19, [sp, #16]
  406344:	mov	w19, w1
  406348:	bl	4062a8 <ferror@plt+0x30c8>
  40634c:	cbz	x0, 40636c <ferror@plt+0x318c>
  406350:	ldr	x0, [x0, #8]
  406354:	cbz	x0, 40636c <ferror@plt+0x318c>
  406358:	adrp	x1, 40a000 <ferror@plt+0x6e20>
  40635c:	add	x1, x1, #0xb38
  406360:	bl	402db0 <strcasecmp@plt>
  406364:	cmp	w0, #0x0
  406368:	cset	w19, eq  // eq = none
  40636c:	mov	w0, w19
  406370:	ldr	x19, [sp, #16]
  406374:	ldp	x29, x30, [sp], #32
  406378:	ret
  40637c:	stp	x29, x30, [sp, #-80]!
  406380:	mov	x29, sp
  406384:	stp	x21, x22, [sp, #32]
  406388:	mov	x21, x0
  40638c:	mov	x22, x1
  406390:	bl	4062a8 <ferror@plt+0x30c8>
  406394:	str	xzr, [sp, #72]
  406398:	cbz	x0, 406448 <ferror@plt+0x3268>
  40639c:	stp	x19, x20, [sp, #16]
  4063a0:	mov	x20, x0
  4063a4:	ldr	x0, [x0, #8]
  4063a8:	cbz	x0, 406464 <ferror@plt+0x3284>
  4063ac:	bl	403120 <__errno_location@plt>
  4063b0:	mov	x19, x0
  4063b4:	str	wzr, [x0]
  4063b8:	mov	w2, #0x0                   	// #0
  4063bc:	add	x1, sp, #0x48
  4063c0:	ldr	x0, [x20, #8]
  4063c4:	bl	402a00 <strtoul@plt>
  4063c8:	ldr	x1, [sp, #72]
  4063cc:	cbz	x1, 4063e0 <ferror@plt+0x3200>
  4063d0:	ldrsb	w1, [x1]
  4063d4:	cbnz	w1, 4063e0 <ferror@plt+0x3200>
  4063d8:	ldr	w1, [x19]
  4063dc:	cbz	w1, 406458 <ferror@plt+0x3278>
  4063e0:	str	x23, [sp, #48]
  4063e4:	mov	w2, #0x5                   	// #5
  4063e8:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4063ec:	add	x1, x1, #0x5d8
  4063f0:	mov	x0, #0x0                   	// #0
  4063f4:	bl	4030b0 <dcgettext@plt>
  4063f8:	mov	x23, x0
  4063fc:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  406400:	ldr	x19, [x0, #1400]
  406404:	cbz	x19, 406428 <ferror@plt+0x3248>
  406408:	ldr	x1, [x19]
  40640c:	mov	x0, x21
  406410:	bl	402db0 <strcasecmp@plt>
  406414:	cbz	w0, 406424 <ferror@plt+0x3244>
  406418:	ldr	x19, [x19, #24]
  40641c:	cbnz	x19, 406408 <ferror@plt+0x3228>
  406420:	b	406428 <ferror@plt+0x3248>
  406424:	ldr	x19, [x19, #16]
  406428:	ldr	x4, [x20, #8]
  40642c:	mov	x3, x21
  406430:	mov	x2, x19
  406434:	mov	x1, x23
  406438:	mov	w0, #0x5                   	// #5
  40643c:	bl	402a30 <syslog@plt>
  406440:	ldp	x19, x20, [sp, #16]
  406444:	ldr	x23, [sp, #48]
  406448:	mov	x0, x22
  40644c:	ldp	x21, x22, [sp, #32]
  406450:	ldp	x29, x30, [sp], #80
  406454:	ret
  406458:	mov	x22, x0
  40645c:	ldp	x19, x20, [sp, #16]
  406460:	b	406448 <ferror@plt+0x3268>
  406464:	ldp	x19, x20, [sp, #16]
  406468:	b	406448 <ferror@plt+0x3268>
  40646c:	stp	x29, x30, [sp, #-32]!
  406470:	mov	x29, sp
  406474:	str	x19, [sp, #16]
  406478:	mov	x19, x1
  40647c:	bl	4062a8 <ferror@plt+0x30c8>
  406480:	cbz	x0, 4064a4 <ferror@plt+0x32c4>
  406484:	ldr	x0, [x0, #8]
  406488:	adrp	x1, 409000 <ferror@plt+0x5e20>
  40648c:	add	x1, x1, #0xb58
  406490:	cmp	x0, #0x0
  406494:	csel	x0, x1, x0, eq  // eq = none
  406498:	ldr	x19, [sp, #16]
  40649c:	ldp	x29, x30, [sp], #32
  4064a0:	ret
  4064a4:	mov	x0, x19
  4064a8:	b	406498 <ferror@plt+0x32b8>
  4064ac:	stp	x29, x30, [sp, #-48]!
  4064b0:	mov	x29, sp
  4064b4:	stp	x19, x20, [sp, #16]
  4064b8:	stp	x21, x22, [sp, #32]
  4064bc:	mov	x20, x0
  4064c0:	mov	x0, x1
  4064c4:	mov	x22, x2
  4064c8:	mov	x1, x2
  4064cc:	bl	40646c <ferror@plt+0x328c>
  4064d0:	cbz	x0, 406544 <ferror@plt+0x3364>
  4064d4:	mov	x19, x0
  4064d8:	mov	w1, #0x3d                  	// #61
  4064dc:	bl	403010 <strchr@plt>
  4064e0:	mov	x21, x0
  4064e4:	cbz	x0, 406524 <ferror@plt+0x3344>
  4064e8:	mov	x0, x20
  4064ec:	bl	402a10 <strlen@plt>
  4064f0:	mov	x2, x0
  4064f4:	mov	x1, x20
  4064f8:	mov	x0, x19
  4064fc:	bl	402ca0 <strncmp@plt>
  406500:	cbnz	w0, 406524 <ferror@plt+0x3344>
  406504:	ldrsb	w0, [x21, #1]
  406508:	cbz	w0, 406524 <ferror@plt+0x3344>
  40650c:	cmp	w0, #0x22
  406510:	cinc	x19, x21, eq  // eq = none
  406514:	ldrsb	w0, [x19, #1]!
  406518:	cbnz	w0, 406524 <ferror@plt+0x3344>
  40651c:	cbz	x22, 40654c <ferror@plt+0x336c>
  406520:	mov	x19, x22
  406524:	mov	w2, #0x1                   	// #1
  406528:	mov	x1, x19
  40652c:	mov	x0, x20
  406530:	bl	402b20 <setenv@plt>
  406534:	ldp	x19, x20, [sp, #16]
  406538:	ldp	x21, x22, [sp, #32]
  40653c:	ldp	x29, x30, [sp], #48
  406540:	ret
  406544:	mov	w0, #0xffffffff            	// #-1
  406548:	b	406534 <ferror@plt+0x3354>
  40654c:	mov	w0, #0xffffffff            	// #-1
  406550:	b	406534 <ferror@plt+0x3354>
  406554:	stp	x29, x30, [sp, #-32]!
  406558:	mov	x29, sp
  40655c:	str	x19, [sp, #16]
  406560:	bl	402c80 <open@plt>
  406564:	mov	w19, w0
  406568:	cmn	w0, #0x1
  40656c:	b.ne	406584 <ferror@plt+0x33a4>  // b.any
  406570:	cmn	w19, #0x1
  406574:	csetm	w0, eq  // eq = none
  406578:	ldr	x19, [sp, #16]
  40657c:	ldp	x29, x30, [sp], #32
  406580:	ret
  406584:	bl	402e30 <close@plt>
  406588:	b	406570 <ferror@plt+0x3390>
  40658c:	mov	x12, #0x20f0                	// #8432
  406590:	sub	sp, sp, x12
  406594:	stp	x29, x30, [sp]
  406598:	mov	x29, sp
  40659c:	stp	x19, x20, [sp, #16]
  4065a0:	stp	x21, x22, [sp, #32]
  4065a4:	mov	x20, x0
  4065a8:	mov	w22, w1
  4065ac:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  4065b0:	add	x0, x0, #0x650
  4065b4:	ldp	x2, x3, [x0, #8]
  4065b8:	add	x1, sp, #0x2, lsl #12
  4065bc:	stp	x2, x3, [x1, #216]
  4065c0:	ldr	x0, [x0, #24]
  4065c4:	str	x0, [sp, #8424]
  4065c8:	mov	x1, #0x0                   	// #0
  4065cc:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  4065d0:	add	x0, x0, #0x608
  4065d4:	bl	40646c <ferror@plt+0x328c>
  4065d8:	cbz	x0, 406828 <ferror@plt+0x3648>
  4065dc:	mov	x19, x0
  4065e0:	ldrsb	w0, [x0]
  4065e4:	cbz	w0, 40683c <ferror@plt+0x365c>
  4065e8:	stp	x23, x24, [sp, #48]
  4065ec:	stp	x25, x26, [sp, #64]
  4065f0:	str	x19, [sp, #8408]
  4065f4:	str	xzr, [sp, #8416]
  4065f8:	add	x21, sp, #0x2, lsl #12
  4065fc:	add	x21, x21, #0xd8
  406600:	adrp	x23, 40b000 <ferror@plt+0x7e20>
  406604:	add	x23, x23, #0x618
  406608:	mov	w24, #0xffffffff            	// #-1
  40660c:	b	406730 <ferror@plt+0x3550>
  406610:	add	x2, sp, #0x58
  406614:	mov	x1, x19
  406618:	mov	w0, #0x0                   	// #0
  40661c:	bl	403130 <__xstat@plt>
  406620:	mov	w25, w0
  406624:	cbnz	w0, 406728 <ferror@plt+0x3548>
  406628:	ldr	x0, [sp, #136]
  40662c:	cbz	x0, 4066d8 <ferror@plt+0x34f8>
  406630:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  406634:	add	x1, x1, #0x5c0
  406638:	mov	x0, x19
  40663c:	bl	402c50 <fopen@plt>
  406640:	mov	x19, x0
  406644:	cbz	x0, 406728 <ferror@plt+0x3548>
  406648:	mov	w21, #0x2000                	// #8192
  40664c:	add	x22, sp, #0xd7
  406650:	b	406664 <ferror@plt+0x3484>
  406654:	ldr	x1, [x20]
  406658:	add	x0, sp, #0xd8
  40665c:	bl	402ec0 <strcmp@plt>
  406660:	cbz	w0, 4066a0 <ferror@plt+0x34c0>
  406664:	mov	x2, x19
  406668:	mov	w1, w21
  40666c:	add	x0, sp, #0xd8
  406670:	bl	403190 <fgets@plt>
  406674:	cbz	x0, 4066a4 <ferror@plt+0x34c4>
  406678:	ldrsb	w1, [sp, #216]
  40667c:	cbz	w1, 406654 <ferror@plt+0x3474>
  406680:	add	x0, sp, #0xd8
  406684:	bl	402a10 <strlen@plt>
  406688:	strb	wzr, [x22, x0]
  40668c:	ldrsb	w0, [sp, #216]
  406690:	cmp	w0, #0x2f
  406694:	b.ne	406654 <ferror@plt+0x3474>  // b.any
  406698:	ldr	x1, [x20, #40]
  40669c:	b	406658 <ferror@plt+0x3478>
  4066a0:	mov	w25, #0x1                   	// #1
  4066a4:	mov	x0, x19
  4066a8:	bl	402c30 <fclose@plt>
  4066ac:	cmp	w25, #0x0
  4066b0:	cset	w19, ne  // ne = any
  4066b4:	ldp	x23, x24, [sp, #48]
  4066b8:	ldp	x25, x26, [sp, #64]
  4066bc:	mov	w0, w19
  4066c0:	ldp	x19, x20, [sp, #16]
  4066c4:	ldp	x21, x22, [sp, #32]
  4066c8:	ldp	x29, x30, [sp]
  4066cc:	mov	x12, #0x20f0                	// #8432
  4066d0:	add	sp, sp, x12
  4066d4:	ret
  4066d8:	mov	w19, #0x1                   	// #1
  4066dc:	ldp	x23, x24, [sp, #48]
  4066e0:	ldp	x25, x26, [sp, #64]
  4066e4:	b	4066bc <ferror@plt+0x34dc>
  4066e8:	ldr	w1, [x20, #16]
  4066ec:	mov	w0, #0x0                   	// #0
  4066f0:	bl	402f40 <setreuid@plt>
  4066f4:	cbz	w0, 406798 <ferror@plt+0x35b8>
  4066f8:	mov	w0, #0x0                   	// #0
  4066fc:	bl	4029e0 <setuid@plt>
  406700:	cbnz	w0, 4067b0 <ferror@plt+0x35d0>
  406704:	mov	w1, #0x0                   	// #0
  406708:	mov	w0, w26
  40670c:	bl	402f40 <setreuid@plt>
  406710:	cbnz	w0, 4067b0 <ferror@plt+0x35d0>
  406714:	mov	w1, w25
  406718:	mov	w0, w24
  40671c:	bl	402fe0 <setregid@plt>
  406720:	cbnz	w0, 4067b0 <ferror@plt+0x35d0>
  406724:	cbnz	w19, 4067d8 <ferror@plt+0x35f8>
  406728:	ldr	x19, [x21, #8]!
  40672c:	cbz	x19, 40681c <ferror@plt+0x363c>
  406730:	ldrsb	w0, [x19]
  406734:	cmp	w0, #0x2f
  406738:	b.eq	406610 <ferror@plt+0x3430>  // b.none
  40673c:	ldr	x25, [x20, #32]
  406740:	mov	x0, x25
  406744:	bl	402a10 <strlen@plt>
  406748:	add	x0, x0, #0xa
  40674c:	cmp	x0, #0x2, lsl #12
  406750:	b.hi	406728 <ferror@plt+0x3548>  // b.pmore
  406754:	mov	x3, x19
  406758:	mov	x2, x25
  40675c:	mov	x1, x23
  406760:	add	x0, sp, #0xd8
  406764:	bl	402b40 <sprintf@plt>
  406768:	cbz	w22, 4067e4 <ferror@plt+0x3604>
  40676c:	bl	402b50 <getuid@plt>
  406770:	mov	w26, w0
  406774:	bl	402aa0 <getegid@plt>
  406778:	mov	w25, w0
  40677c:	ldr	w1, [x20, #20]
  406780:	mov	w0, w24
  406784:	bl	402fe0 <setregid@plt>
  406788:	mov	w19, w0
  40678c:	cbz	w0, 4066e8 <ferror@plt+0x3508>
  406790:	mov	w19, #0x0                   	// #0
  406794:	b	4066f8 <ferror@plt+0x3518>
  406798:	mov	w1, #0x0                   	// #0
  40679c:	add	x0, sp, #0xd8
  4067a0:	bl	406554 <ferror@plt+0x3374>
  4067a4:	cmp	w0, #0x0
  4067a8:	cset	w19, eq  // eq = none
  4067ac:	b	4066f8 <ferror@plt+0x3518>
  4067b0:	mov	w2, #0x5                   	// #5
  4067b4:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4067b8:	add	x1, x1, #0x620
  4067bc:	mov	x0, #0x0                   	// #0
  4067c0:	bl	4030b0 <dcgettext@plt>
  4067c4:	mov	x1, x0
  4067c8:	mov	w0, #0x1                   	// #1
  4067cc:	bl	402a30 <syslog@plt>
  4067d0:	mov	w0, #0x1                   	// #1
  4067d4:	bl	402a50 <exit@plt>
  4067d8:	ldp	x23, x24, [sp, #48]
  4067dc:	ldp	x25, x26, [sp, #64]
  4067e0:	b	4066bc <ferror@plt+0x34dc>
  4067e4:	mov	w1, #0x0                   	// #0
  4067e8:	add	x0, sp, #0xd8
  4067ec:	bl	406554 <ferror@plt+0x3374>
  4067f0:	mov	w19, w0
  4067f4:	cbz	w0, 406844 <ferror@plt+0x3664>
  4067f8:	cmn	w0, #0x1
  4067fc:	b.ne	406728 <ferror@plt+0x3548>  // b.any
  406800:	bl	403120 <__errno_location@plt>
  406804:	ldr	w0, [x0]
  406808:	cmp	w0, #0xd
  40680c:	b.ne	406728 <ferror@plt+0x3548>  // b.any
  406810:	ldp	x23, x24, [sp, #48]
  406814:	ldp	x25, x26, [sp, #64]
  406818:	b	4066bc <ferror@plt+0x34dc>
  40681c:	ldp	x23, x24, [sp, #48]
  406820:	ldp	x25, x26, [sp, #64]
  406824:	b	4066bc <ferror@plt+0x34dc>
  406828:	ldr	x19, [sp, #8408]
  40682c:	cbz	x19, 4066bc <ferror@plt+0x34dc>
  406830:	stp	x23, x24, [sp, #48]
  406834:	stp	x25, x26, [sp, #64]
  406838:	b	4065f8 <ferror@plt+0x3418>
  40683c:	mov	w19, #0x0                   	// #0
  406840:	b	4066bc <ferror@plt+0x34dc>
  406844:	mov	w19, #0x1                   	// #1
  406848:	ldp	x23, x24, [sp, #48]
  40684c:	ldp	x25, x26, [sp, #64]
  406850:	b	4066bc <ferror@plt+0x34dc>
  406854:	str	xzr, [x1]
  406858:	cbnz	x0, 406864 <ferror@plt+0x3684>
  40685c:	b	4068bc <ferror@plt+0x36dc>
  406860:	add	x0, x0, #0x1
  406864:	ldrsb	w2, [x0]
  406868:	cmp	w2, #0x2f
  40686c:	b.ne	40687c <ferror@plt+0x369c>  // b.any
  406870:	ldrsb	w2, [x0, #1]
  406874:	cmp	w2, #0x2f
  406878:	b.eq	406860 <ferror@plt+0x3680>  // b.none
  40687c:	ldrsb	w2, [x0]
  406880:	cbz	w2, 4068c0 <ferror@plt+0x36e0>
  406884:	mov	x2, #0x1                   	// #1
  406888:	str	x2, [x1]
  40688c:	add	x3, x0, x2
  406890:	ldrsb	w2, [x0, #1]
  406894:	cmp	w2, #0x2f
  406898:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40689c:	b.eq	4068bc <ferror@plt+0x36dc>  // b.none
  4068a0:	ldr	x2, [x1]
  4068a4:	add	x2, x2, #0x1
  4068a8:	str	x2, [x1]
  4068ac:	ldrsb	w2, [x3, #1]!
  4068b0:	cmp	w2, #0x2f
  4068b4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4068b8:	b.ne	4068a0 <ferror@plt+0x36c0>  // b.any
  4068bc:	ret
  4068c0:	mov	x0, #0x0                   	// #0
  4068c4:	b	4068bc <ferror@plt+0x36dc>
  4068c8:	stp	x29, x30, [sp, #-80]!
  4068cc:	mov	x29, sp
  4068d0:	stp	x19, x20, [sp, #16]
  4068d4:	stp	x21, x22, [sp, #32]
  4068d8:	stp	x23, x24, [sp, #48]
  4068dc:	mov	x24, x1
  4068e0:	ldrsb	w1, [x0]
  4068e4:	cbz	w1, 406964 <ferror@plt+0x3784>
  4068e8:	str	x25, [sp, #64]
  4068ec:	mov	x19, #0x1                   	// #1
  4068f0:	mov	w21, #0x0                   	// #0
  4068f4:	mov	w23, #0x0                   	// #0
  4068f8:	mov	w25, #0x1                   	// #1
  4068fc:	sub	x22, x0, #0x1
  406900:	b	406918 <ferror@plt+0x3738>
  406904:	mov	w21, w23
  406908:	mov	w20, w19
  40690c:	add	x19, x19, #0x1
  406910:	ldrsb	w1, [x22, x19]
  406914:	cbz	w1, 406944 <ferror@plt+0x3764>
  406918:	sub	w20, w19, #0x1
  40691c:	cbnz	w21, 406904 <ferror@plt+0x3724>
  406920:	cmp	w1, #0x5c
  406924:	b.eq	40693c <ferror@plt+0x375c>  // b.none
  406928:	mov	x0, x24
  40692c:	bl	403010 <strchr@plt>
  406930:	cbz	x0, 406908 <ferror@plt+0x3728>
  406934:	ldr	x25, [sp, #64]
  406938:	b	406948 <ferror@plt+0x3768>
  40693c:	mov	w21, w25
  406940:	b	406908 <ferror@plt+0x3728>
  406944:	ldr	x25, [sp, #64]
  406948:	sub	w0, w20, w21
  40694c:	sxtw	x0, w0
  406950:	ldp	x19, x20, [sp, #16]
  406954:	ldp	x21, x22, [sp, #32]
  406958:	ldp	x23, x24, [sp, #48]
  40695c:	ldp	x29, x30, [sp], #80
  406960:	ret
  406964:	mov	w20, #0x0                   	// #0
  406968:	mov	w21, #0x0                   	// #0
  40696c:	b	406948 <ferror@plt+0x3768>
  406970:	stp	x29, x30, [sp, #-64]!
  406974:	mov	x29, sp
  406978:	stp	x19, x20, [sp, #16]
  40697c:	stp	x21, x22, [sp, #32]
  406980:	mov	x19, x0
  406984:	mov	x22, x1
  406988:	mov	w21, w2
  40698c:	str	xzr, [sp, #56]
  406990:	bl	403120 <__errno_location@plt>
  406994:	str	wzr, [x0]
  406998:	cbz	x19, 4069a8 <ferror@plt+0x37c8>
  40699c:	mov	x20, x0
  4069a0:	ldrsb	w0, [x19]
  4069a4:	cbnz	w0, 4069c4 <ferror@plt+0x37e4>
  4069a8:	mov	x3, x19
  4069ac:	mov	x2, x22
  4069b0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4069b4:	add	x1, x1, #0x670
  4069b8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4069bc:	ldr	w0, [x0, #1080]
  4069c0:	bl	4030d0 <errx@plt>
  4069c4:	mov	w3, #0x0                   	// #0
  4069c8:	mov	w2, w21
  4069cc:	add	x1, sp, #0x38
  4069d0:	mov	x0, x19
  4069d4:	bl	402d70 <__strtoul_internal@plt>
  4069d8:	ldr	w1, [x20]
  4069dc:	cbnz	w1, 406a08 <ferror@plt+0x3828>
  4069e0:	ldr	x1, [sp, #56]
  4069e4:	cmp	x1, x19
  4069e8:	b.eq	4069a8 <ferror@plt+0x37c8>  // b.none
  4069ec:	cbz	x1, 4069f8 <ferror@plt+0x3818>
  4069f0:	ldrsb	w1, [x1]
  4069f4:	cbnz	w1, 4069a8 <ferror@plt+0x37c8>
  4069f8:	ldp	x19, x20, [sp, #16]
  4069fc:	ldp	x21, x22, [sp, #32]
  406a00:	ldp	x29, x30, [sp], #64
  406a04:	ret
  406a08:	cmp	w1, #0x22
  406a0c:	b.ne	4069a8 <ferror@plt+0x37c8>  // b.any
  406a10:	mov	x3, x19
  406a14:	mov	x2, x22
  406a18:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  406a1c:	add	x1, x1, #0x670
  406a20:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  406a24:	ldr	w0, [x0, #1080]
  406a28:	bl	4031b0 <err@plt>
  406a2c:	stp	x29, x30, [sp, #-32]!
  406a30:	mov	x29, sp
  406a34:	stp	x19, x20, [sp, #16]
  406a38:	mov	x20, x0
  406a3c:	mov	x19, x1
  406a40:	bl	406970 <ferror@plt+0x3790>
  406a44:	mov	x1, #0xffffffff            	// #4294967295
  406a48:	cmp	x0, x1
  406a4c:	b.hi	406a5c <ferror@plt+0x387c>  // b.pmore
  406a50:	ldp	x19, x20, [sp, #16]
  406a54:	ldp	x29, x30, [sp], #32
  406a58:	ret
  406a5c:	bl	403120 <__errno_location@plt>
  406a60:	mov	w1, #0x22                  	// #34
  406a64:	str	w1, [x0]
  406a68:	mov	x3, x20
  406a6c:	mov	x2, x19
  406a70:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  406a74:	add	x1, x1, #0x670
  406a78:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  406a7c:	ldr	w0, [x0, #1080]
  406a80:	bl	4031b0 <err@plt>
  406a84:	stp	x29, x30, [sp, #-32]!
  406a88:	mov	x29, sp
  406a8c:	stp	x19, x20, [sp, #16]
  406a90:	mov	x20, x0
  406a94:	mov	x19, x1
  406a98:	bl	406a2c <ferror@plt+0x384c>
  406a9c:	mov	w1, #0xffff                	// #65535
  406aa0:	cmp	w0, w1
  406aa4:	b.hi	406ab4 <ferror@plt+0x38d4>  // b.pmore
  406aa8:	ldp	x19, x20, [sp, #16]
  406aac:	ldp	x29, x30, [sp], #32
  406ab0:	ret
  406ab4:	bl	403120 <__errno_location@plt>
  406ab8:	mov	w1, #0x22                  	// #34
  406abc:	str	w1, [x0]
  406ac0:	mov	x3, x20
  406ac4:	mov	x2, x19
  406ac8:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  406acc:	add	x1, x1, #0x670
  406ad0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  406ad4:	ldr	w0, [x0, #1080]
  406ad8:	bl	4031b0 <err@plt>
  406adc:	adrp	x1, 41e000 <ferror@plt+0x1ae20>
  406ae0:	str	w0, [x1, #1080]
  406ae4:	ret
  406ae8:	stp	x29, x30, [sp, #-128]!
  406aec:	mov	x29, sp
  406af0:	stp	x19, x20, [sp, #16]
  406af4:	str	xzr, [x1]
  406af8:	cbz	x0, 406f08 <ferror@plt+0x3d28>
  406afc:	stp	x21, x22, [sp, #32]
  406b00:	mov	x19, x0
  406b04:	mov	x21, x1
  406b08:	mov	x22, x2
  406b0c:	ldrsb	w0, [x0]
  406b10:	cbz	w0, 406f10 <ferror@plt+0x3d30>
  406b14:	stp	x23, x24, [sp, #48]
  406b18:	bl	402ef0 <__ctype_b_loc@plt>
  406b1c:	mov	x24, x0
  406b20:	ldr	x4, [x0]
  406b24:	mov	x1, x19
  406b28:	ldrsb	w2, [x1]
  406b2c:	and	x0, x2, #0xff
  406b30:	ldrh	w3, [x4, x0, lsl #1]
  406b34:	tbz	w3, #13, 406b40 <ferror@plt+0x3960>
  406b38:	add	x1, x1, #0x1
  406b3c:	b	406b28 <ferror@plt+0x3948>
  406b40:	cmp	w2, #0x2d
  406b44:	b.eq	406f34 <ferror@plt+0x3d54>  // b.none
  406b48:	stp	x25, x26, [sp, #64]
  406b4c:	bl	403120 <__errno_location@plt>
  406b50:	mov	x25, x0
  406b54:	str	wzr, [x0]
  406b58:	str	xzr, [sp, #120]
  406b5c:	mov	w3, #0x0                   	// #0
  406b60:	mov	w2, #0x0                   	// #0
  406b64:	add	x1, sp, #0x78
  406b68:	mov	x0, x19
  406b6c:	bl	402d70 <__strtoul_internal@plt>
  406b70:	mov	x26, x0
  406b74:	ldr	x20, [sp, #120]
  406b78:	cmp	x20, x19
  406b7c:	b.eq	406bb8 <ferror@plt+0x39d8>  // b.none
  406b80:	ldr	w0, [x25]
  406b84:	cbz	w0, 406b94 <ferror@plt+0x39b4>
  406b88:	sub	x1, x26, #0x1
  406b8c:	cmn	x1, #0x3
  406b90:	b.hi	406bd4 <ferror@plt+0x39f4>  // b.pmore
  406b94:	cbz	x20, 406ed4 <ferror@plt+0x3cf4>
  406b98:	ldrsb	w0, [x20]
  406b9c:	cbz	w0, 406edc <ferror@plt+0x3cfc>
  406ba0:	stp	x27, x28, [sp, #80]
  406ba4:	mov	w19, #0x0                   	// #0
  406ba8:	mov	x27, #0x0                   	// #0
  406bac:	add	x0, sp, #0x78
  406bb0:	str	x0, [sp, #104]
  406bb4:	b	406cc0 <ferror@plt+0x3ae0>
  406bb8:	ldr	w0, [x25]
  406bbc:	mov	w20, #0xffffffea            	// #-22
  406bc0:	cbnz	w0, 406bd4 <ferror@plt+0x39f4>
  406bc4:	ldp	x21, x22, [sp, #32]
  406bc8:	ldp	x23, x24, [sp, #48]
  406bcc:	ldp	x25, x26, [sp, #64]
  406bd0:	b	406f18 <ferror@plt+0x3d38>
  406bd4:	neg	w20, w0
  406bd8:	b	406ee4 <ferror@plt+0x3d04>
  406bdc:	ldrsb	w0, [x20, #2]
  406be0:	and	w0, w0, #0xffffffdf
  406be4:	cmp	w0, #0x42
  406be8:	b.ne	406ce0 <ferror@plt+0x3b00>  // b.any
  406bec:	ldrsb	w0, [x20, #3]
  406bf0:	cbnz	w0, 406ce0 <ferror@plt+0x3b00>
  406bf4:	mov	w23, #0x400                 	// #1024
  406bf8:	b	406c04 <ferror@plt+0x3a24>
  406bfc:	cbnz	w0, 406ce0 <ferror@plt+0x3b00>
  406c00:	mov	w23, #0x400                 	// #1024
  406c04:	ldrsb	w20, [x20]
  406c08:	mov	w1, w20
  406c0c:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  406c10:	add	x0, x0, #0x680
  406c14:	bl	403010 <strchr@plt>
  406c18:	cbz	x0, 406dbc <ferror@plt+0x3bdc>
  406c1c:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  406c20:	add	x2, x2, #0x680
  406c24:	sub	x0, x0, x2
  406c28:	add	w2, w0, #0x1
  406c2c:	cbz	w2, 406fd4 <ferror@plt+0x3df4>
  406c30:	sxtw	x3, w23
  406c34:	umulh	x0, x26, x3
  406c38:	cbnz	x0, 406e04 <ferror@plt+0x3c24>
  406c3c:	sub	w1, w2, #0x2
  406c40:	mul	x26, x26, x3
  406c44:	cmn	w1, #0x1
  406c48:	b.eq	406de4 <ferror@plt+0x3c04>  // b.none
  406c4c:	umulh	x0, x26, x3
  406c50:	sub	w1, w1, #0x1
  406c54:	cbz	x0, 406c40 <ferror@plt+0x3a60>
  406c58:	mov	w20, #0xffffffde            	// #-34
  406c5c:	b	406de8 <ferror@plt+0x3c08>
  406c60:	ldrsb	w0, [x20]
  406c64:	cbz	w0, 406f74 <ferror@plt+0x3d94>
  406c68:	mov	x2, x23
  406c6c:	mov	x1, x20
  406c70:	mov	x0, x28
  406c74:	bl	402ca0 <strncmp@plt>
  406c78:	cbnz	w0, 406f8c <ferror@plt+0x3dac>
  406c7c:	add	x1, x20, x23
  406c80:	ldrsb	w0, [x20, x23]
  406c84:	cmp	w0, #0x30
  406c88:	b.ne	406d18 <ferror@plt+0x3b38>  // b.any
  406c8c:	mov	x20, x1
  406c90:	add	w2, w19, #0x1
  406c94:	sub	w19, w20, w1
  406c98:	add	w19, w19, w2
  406c9c:	ldrsb	w0, [x20, #1]!
  406ca0:	cmp	w0, #0x30
  406ca4:	b.eq	406c94 <ferror@plt+0x3ab4>  // b.none
  406ca8:	sxtb	x0, w0
  406cac:	ldr	x1, [x24]
  406cb0:	ldrh	w0, [x1, x0, lsl #1]
  406cb4:	tbnz	w0, #11, 406d20 <ferror@plt+0x3b40>
  406cb8:	str	x20, [sp, #120]
  406cbc:	ldr	x20, [sp, #120]
  406cc0:	ldrsb	w0, [x20, #1]
  406cc4:	cmp	w0, #0x69
  406cc8:	b.eq	406bdc <ferror@plt+0x39fc>  // b.none
  406ccc:	and	w1, w0, #0xffffffdf
  406cd0:	cmp	w1, #0x42
  406cd4:	b.ne	406bfc <ferror@plt+0x3a1c>  // b.any
  406cd8:	ldrsb	w0, [x20, #2]
  406cdc:	cbz	w0, 406db4 <ferror@plt+0x3bd4>
  406ce0:	bl	402c00 <localeconv@plt>
  406ce4:	cbz	x0, 406f44 <ferror@plt+0x3d64>
  406ce8:	ldr	x28, [x0]
  406cec:	cbz	x28, 406f5c <ferror@plt+0x3d7c>
  406cf0:	mov	x0, x28
  406cf4:	bl	402a10 <strlen@plt>
  406cf8:	mov	x23, x0
  406cfc:	cbz	x27, 406c60 <ferror@plt+0x3a80>
  406d00:	mov	w20, #0xffffffea            	// #-22
  406d04:	ldp	x21, x22, [sp, #32]
  406d08:	ldp	x23, x24, [sp, #48]
  406d0c:	ldp	x25, x26, [sp, #64]
  406d10:	ldp	x27, x28, [sp, #80]
  406d14:	b	406f18 <ferror@plt+0x3d38>
  406d18:	mov	x20, x1
  406d1c:	b	406ca8 <ferror@plt+0x3ac8>
  406d20:	str	wzr, [x25]
  406d24:	str	xzr, [sp, #120]
  406d28:	mov	w3, #0x0                   	// #0
  406d2c:	mov	w2, #0x0                   	// #0
  406d30:	ldr	x1, [sp, #104]
  406d34:	mov	x0, x20
  406d38:	bl	402d70 <__strtoul_internal@plt>
  406d3c:	mov	x27, x0
  406d40:	ldr	x0, [sp, #120]
  406d44:	cmp	x0, x20
  406d48:	b.eq	406d88 <ferror@plt+0x3ba8>  // b.none
  406d4c:	ldr	w1, [x25]
  406d50:	cbz	w1, 406d60 <ferror@plt+0x3b80>
  406d54:	sub	x2, x27, #0x1
  406d58:	cmn	x2, #0x3
  406d5c:	b.hi	406da8 <ferror@plt+0x3bc8>  // b.pmore
  406d60:	cbz	x27, 406cbc <ferror@plt+0x3adc>
  406d64:	cbz	x0, 406fa4 <ferror@plt+0x3dc4>
  406d68:	ldrsb	w0, [x0]
  406d6c:	cbnz	w0, 406cbc <ferror@plt+0x3adc>
  406d70:	mov	w20, #0xffffffea            	// #-22
  406d74:	ldp	x21, x22, [sp, #32]
  406d78:	ldp	x23, x24, [sp, #48]
  406d7c:	ldp	x25, x26, [sp, #64]
  406d80:	ldp	x27, x28, [sp, #80]
  406d84:	b	406f18 <ferror@plt+0x3d38>
  406d88:	ldr	w1, [x25]
  406d8c:	mov	w20, #0xffffffea            	// #-22
  406d90:	cbnz	w1, 406da8 <ferror@plt+0x3bc8>
  406d94:	ldp	x21, x22, [sp, #32]
  406d98:	ldp	x23, x24, [sp, #48]
  406d9c:	ldp	x25, x26, [sp, #64]
  406da0:	ldp	x27, x28, [sp, #80]
  406da4:	b	406f18 <ferror@plt+0x3d38>
  406da8:	neg	w20, w1
  406dac:	ldp	x27, x28, [sp, #80]
  406db0:	b	406ee4 <ferror@plt+0x3d04>
  406db4:	mov	w23, #0x3e8                 	// #1000
  406db8:	b	406c04 <ferror@plt+0x3a24>
  406dbc:	mov	w1, w20
  406dc0:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  406dc4:	add	x0, x0, #0x690
  406dc8:	bl	403010 <strchr@plt>
  406dcc:	cbz	x0, 406fbc <ferror@plt+0x3ddc>
  406dd0:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  406dd4:	add	x2, x2, #0x690
  406dd8:	sub	x0, x0, x2
  406ddc:	add	w2, w0, #0x1
  406de0:	b	406c2c <ferror@plt+0x3a4c>
  406de4:	mov	w20, #0x0                   	// #0
  406de8:	cbz	x22, 406df0 <ferror@plt+0x3c10>
  406dec:	str	w2, [x22]
  406df0:	cmp	x27, #0x0
  406df4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406df8:	b.ne	406e0c <ferror@plt+0x3c2c>  // b.any
  406dfc:	ldp	x27, x28, [sp, #80]
  406e00:	b	406ee0 <ferror@plt+0x3d00>
  406e04:	mov	w20, #0xffffffde            	// #-34
  406e08:	b	406de8 <ferror@plt+0x3c08>
  406e0c:	sxtw	x23, w23
  406e10:	sub	w0, w2, #0x2
  406e14:	mov	x4, #0x1                   	// #1
  406e18:	mul	x4, x4, x23
  406e1c:	cmn	w0, #0x1
  406e20:	b.eq	406e30 <ferror@plt+0x3c50>  // b.none
  406e24:	umulh	x1, x4, x23
  406e28:	sub	w0, w0, #0x1
  406e2c:	cbz	x1, 406e18 <ferror@plt+0x3c38>
  406e30:	cmp	x27, #0xa
  406e34:	b.ls	406e80 <ferror@plt+0x3ca0>  // b.plast
  406e38:	mov	x0, #0xa                   	// #10
  406e3c:	add	x0, x0, x0, lsl #2
  406e40:	lsl	x1, x0, #1
  406e44:	mov	x0, x1
  406e48:	cmp	x27, x1
  406e4c:	b.hi	406e3c <ferror@plt+0x3c5c>  // b.pmore
  406e50:	cmp	w19, #0x0
  406e54:	b.le	406e70 <ferror@plt+0x3c90>
  406e58:	mov	w1, #0x0                   	// #0
  406e5c:	add	x0, x0, x0, lsl #2
  406e60:	lsl	x0, x0, #1
  406e64:	add	w1, w1, #0x1
  406e68:	cmp	w19, w1
  406e6c:	b.ne	406e5c <ferror@plt+0x3c7c>  // b.any
  406e70:	mov	x2, #0x1                   	// #1
  406e74:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  406e78:	movk	x6, #0xcccd
  406e7c:	b	406e90 <ferror@plt+0x3cb0>
  406e80:	mov	x0, #0xa                   	// #10
  406e84:	b	406e50 <ferror@plt+0x3c70>
  406e88:	cmp	x5, #0x9
  406e8c:	b.ls	406ecc <ferror@plt+0x3cec>  // b.plast
  406e90:	umulh	x3, x27, x6
  406e94:	lsr	x1, x3, #3
  406e98:	add	x1, x1, x1, lsl #2
  406e9c:	sub	x1, x27, x1, lsl #1
  406ea0:	mov	x5, x27
  406ea4:	lsr	x27, x3, #3
  406ea8:	mov	x3, x2
  406eac:	add	x2, x2, x2, lsl #2
  406eb0:	lsl	x2, x2, #1
  406eb4:	cbz	w1, 406e88 <ferror@plt+0x3ca8>
  406eb8:	udiv	x3, x0, x3
  406ebc:	udiv	x1, x3, x1
  406ec0:	udiv	x1, x4, x1
  406ec4:	add	x26, x26, x1
  406ec8:	b	406e88 <ferror@plt+0x3ca8>
  406ecc:	ldp	x27, x28, [sp, #80]
  406ed0:	b	406ee0 <ferror@plt+0x3d00>
  406ed4:	mov	w20, #0x0                   	// #0
  406ed8:	b	406ee0 <ferror@plt+0x3d00>
  406edc:	mov	w20, #0x0                   	// #0
  406ee0:	str	x26, [x21]
  406ee4:	tbnz	w20, #31, 406ef8 <ferror@plt+0x3d18>
  406ee8:	ldp	x21, x22, [sp, #32]
  406eec:	ldp	x23, x24, [sp, #48]
  406ef0:	ldp	x25, x26, [sp, #64]
  406ef4:	b	406f24 <ferror@plt+0x3d44>
  406ef8:	ldp	x21, x22, [sp, #32]
  406efc:	ldp	x23, x24, [sp, #48]
  406f00:	ldp	x25, x26, [sp, #64]
  406f04:	b	406f18 <ferror@plt+0x3d38>
  406f08:	mov	w20, #0xffffffea            	// #-22
  406f0c:	b	406f18 <ferror@plt+0x3d38>
  406f10:	mov	w20, #0xffffffea            	// #-22
  406f14:	ldp	x21, x22, [sp, #32]
  406f18:	bl	403120 <__errno_location@plt>
  406f1c:	neg	w1, w20
  406f20:	str	w1, [x0]
  406f24:	mov	w0, w20
  406f28:	ldp	x19, x20, [sp, #16]
  406f2c:	ldp	x29, x30, [sp], #128
  406f30:	ret
  406f34:	mov	w20, #0xffffffea            	// #-22
  406f38:	ldp	x21, x22, [sp, #32]
  406f3c:	ldp	x23, x24, [sp, #48]
  406f40:	b	406f18 <ferror@plt+0x3d38>
  406f44:	mov	w20, #0xffffffea            	// #-22
  406f48:	ldp	x21, x22, [sp, #32]
  406f4c:	ldp	x23, x24, [sp, #48]
  406f50:	ldp	x25, x26, [sp, #64]
  406f54:	ldp	x27, x28, [sp, #80]
  406f58:	b	406f18 <ferror@plt+0x3d38>
  406f5c:	mov	w20, #0xffffffea            	// #-22
  406f60:	ldp	x21, x22, [sp, #32]
  406f64:	ldp	x23, x24, [sp, #48]
  406f68:	ldp	x25, x26, [sp, #64]
  406f6c:	ldp	x27, x28, [sp, #80]
  406f70:	b	406f18 <ferror@plt+0x3d38>
  406f74:	mov	w20, #0xffffffea            	// #-22
  406f78:	ldp	x21, x22, [sp, #32]
  406f7c:	ldp	x23, x24, [sp, #48]
  406f80:	ldp	x25, x26, [sp, #64]
  406f84:	ldp	x27, x28, [sp, #80]
  406f88:	b	406f18 <ferror@plt+0x3d38>
  406f8c:	mov	w20, #0xffffffea            	// #-22
  406f90:	ldp	x21, x22, [sp, #32]
  406f94:	ldp	x23, x24, [sp, #48]
  406f98:	ldp	x25, x26, [sp, #64]
  406f9c:	ldp	x27, x28, [sp, #80]
  406fa0:	b	406f18 <ferror@plt+0x3d38>
  406fa4:	mov	w20, #0xffffffea            	// #-22
  406fa8:	ldp	x21, x22, [sp, #32]
  406fac:	ldp	x23, x24, [sp, #48]
  406fb0:	ldp	x25, x26, [sp, #64]
  406fb4:	ldp	x27, x28, [sp, #80]
  406fb8:	b	406f18 <ferror@plt+0x3d38>
  406fbc:	mov	w20, #0xffffffea            	// #-22
  406fc0:	ldp	x21, x22, [sp, #32]
  406fc4:	ldp	x23, x24, [sp, #48]
  406fc8:	ldp	x25, x26, [sp, #64]
  406fcc:	ldp	x27, x28, [sp, #80]
  406fd0:	b	406f18 <ferror@plt+0x3d38>
  406fd4:	mov	w20, w2
  406fd8:	cbnz	x22, 406dec <ferror@plt+0x3c0c>
  406fdc:	ldp	x27, x28, [sp, #80]
  406fe0:	b	406ee0 <ferror@plt+0x3d00>
  406fe4:	stp	x29, x30, [sp, #-16]!
  406fe8:	mov	x29, sp
  406fec:	mov	x2, #0x0                   	// #0
  406ff0:	bl	406ae8 <ferror@plt+0x3908>
  406ff4:	ldp	x29, x30, [sp], #16
  406ff8:	ret
  406ffc:	stp	x29, x30, [sp, #-48]!
  407000:	mov	x29, sp
  407004:	stp	x19, x20, [sp, #16]
  407008:	stp	x21, x22, [sp, #32]
  40700c:	mov	x21, x0
  407010:	mov	x22, x1
  407014:	mov	x20, x0
  407018:	cbnz	x0, 40702c <ferror@plt+0x3e4c>
  40701c:	cbnz	x1, 40704c <ferror@plt+0x3e6c>
  407020:	mov	w0, #0x0                   	// #0
  407024:	b	40706c <ferror@plt+0x3e8c>
  407028:	add	x20, x20, #0x1
  40702c:	ldrsb	w19, [x20]
  407030:	cbz	w19, 407048 <ferror@plt+0x3e68>
  407034:	bl	402ef0 <__ctype_b_loc@plt>
  407038:	and	x19, x19, #0xff
  40703c:	ldr	x2, [x0]
  407040:	ldrh	w2, [x2, x19, lsl #1]
  407044:	tbnz	w2, #11, 407028 <ferror@plt+0x3e48>
  407048:	cbz	x22, 407050 <ferror@plt+0x3e70>
  40704c:	str	x20, [x22]
  407050:	cmp	x20, #0x0
  407054:	mov	w0, #0x0                   	// #0
  407058:	ccmp	x21, x20, #0x2, ne  // ne = any
  40705c:	b.cs	40706c <ferror@plt+0x3e8c>  // b.hs, b.nlast
  407060:	ldrsb	w0, [x20]
  407064:	cmp	w0, #0x0
  407068:	cset	w0, eq  // eq = none
  40706c:	ldp	x19, x20, [sp, #16]
  407070:	ldp	x21, x22, [sp, #32]
  407074:	ldp	x29, x30, [sp], #48
  407078:	ret
  40707c:	stp	x29, x30, [sp, #-48]!
  407080:	mov	x29, sp
  407084:	stp	x19, x20, [sp, #16]
  407088:	stp	x21, x22, [sp, #32]
  40708c:	mov	x21, x0
  407090:	mov	x22, x1
  407094:	mov	x20, x0
  407098:	cbnz	x0, 4070ac <ferror@plt+0x3ecc>
  40709c:	cbnz	x1, 4070cc <ferror@plt+0x3eec>
  4070a0:	mov	w0, #0x0                   	// #0
  4070a4:	b	4070ec <ferror@plt+0x3f0c>
  4070a8:	add	x20, x20, #0x1
  4070ac:	ldrsb	w19, [x20]
  4070b0:	cbz	w19, 4070c8 <ferror@plt+0x3ee8>
  4070b4:	bl	402ef0 <__ctype_b_loc@plt>
  4070b8:	and	x19, x19, #0xff
  4070bc:	ldr	x2, [x0]
  4070c0:	ldrh	w2, [x2, x19, lsl #1]
  4070c4:	tbnz	w2, #12, 4070a8 <ferror@plt+0x3ec8>
  4070c8:	cbz	x22, 4070d0 <ferror@plt+0x3ef0>
  4070cc:	str	x20, [x22]
  4070d0:	cmp	x20, #0x0
  4070d4:	mov	w0, #0x0                   	// #0
  4070d8:	ccmp	x21, x20, #0x2, ne  // ne = any
  4070dc:	b.cs	4070ec <ferror@plt+0x3f0c>  // b.hs, b.nlast
  4070e0:	ldrsb	w0, [x20]
  4070e4:	cmp	w0, #0x0
  4070e8:	cset	w0, eq  // eq = none
  4070ec:	ldp	x19, x20, [sp, #16]
  4070f0:	ldp	x21, x22, [sp, #32]
  4070f4:	ldp	x29, x30, [sp], #48
  4070f8:	ret
  4070fc:	stp	x29, x30, [sp, #-128]!
  407100:	mov	x29, sp
  407104:	stp	x19, x20, [sp, #16]
  407108:	stp	x21, x22, [sp, #32]
  40710c:	mov	x20, x0
  407110:	mov	x22, x1
  407114:	str	x2, [sp, #80]
  407118:	str	x3, [sp, #88]
  40711c:	str	x4, [sp, #96]
  407120:	str	x5, [sp, #104]
  407124:	str	x6, [sp, #112]
  407128:	str	x7, [sp, #120]
  40712c:	add	x0, sp, #0x80
  407130:	str	x0, [sp, #48]
  407134:	str	x0, [sp, #56]
  407138:	add	x0, sp, #0x50
  40713c:	str	x0, [sp, #64]
  407140:	mov	w0, #0xffffffd0            	// #-48
  407144:	str	w0, [sp, #72]
  407148:	str	wzr, [sp, #76]
  40714c:	add	x21, sp, #0x80
  407150:	b	4071f0 <ferror@plt+0x4010>
  407154:	add	w0, w3, #0x8
  407158:	str	w0, [sp, #72]
  40715c:	cmp	w0, #0x0
  407160:	b.le	407174 <ferror@plt+0x3f94>
  407164:	add	x0, x2, #0xf
  407168:	and	x0, x0, #0xfffffffffffffff8
  40716c:	str	x0, [sp, #48]
  407170:	b	407208 <ferror@plt+0x4028>
  407174:	ldr	x1, [x21, w3, sxtw]
  407178:	cbz	x1, 407210 <ferror@plt+0x4030>
  40717c:	cbz	w0, 4071c0 <ferror@plt+0x3fe0>
  407180:	add	w3, w3, #0x10
  407184:	str	w3, [sp, #72]
  407188:	cmp	w3, #0x0
  40718c:	b.le	4071a0 <ferror@plt+0x3fc0>
  407190:	add	x0, x2, #0xf
  407194:	and	x0, x0, #0xfffffffffffffff8
  407198:	str	x0, [sp, #48]
  40719c:	b	4071cc <ferror@plt+0x3fec>
  4071a0:	add	x2, x21, w0, sxtw
  4071a4:	b	4071cc <ferror@plt+0x3fec>
  4071a8:	mov	w0, #0x1                   	// #1
  4071ac:	ldp	x19, x20, [sp, #16]
  4071b0:	ldp	x21, x22, [sp, #32]
  4071b4:	ldp	x29, x30, [sp], #128
  4071b8:	ret
  4071bc:	ldr	x2, [sp, #48]
  4071c0:	add	x0, x2, #0xf
  4071c4:	and	x0, x0, #0xfffffffffffffff8
  4071c8:	str	x0, [sp, #48]
  4071cc:	ldr	x19, [x2]
  4071d0:	cbz	x19, 407210 <ferror@plt+0x4030>
  4071d4:	mov	x0, x20
  4071d8:	bl	402ec0 <strcmp@plt>
  4071dc:	cbz	w0, 4071a8 <ferror@plt+0x3fc8>
  4071e0:	mov	x1, x19
  4071e4:	mov	x0, x20
  4071e8:	bl	402ec0 <strcmp@plt>
  4071ec:	cbz	w0, 4071ac <ferror@plt+0x3fcc>
  4071f0:	ldr	w3, [sp, #72]
  4071f4:	ldr	x2, [sp, #48]
  4071f8:	tbnz	w3, #31, 407154 <ferror@plt+0x3f74>
  4071fc:	add	x0, x2, #0xf
  407200:	and	x0, x0, #0xfffffffffffffff8
  407204:	str	x0, [sp, #48]
  407208:	ldr	x1, [x2]
  40720c:	cbnz	x1, 4071bc <ferror@plt+0x3fdc>
  407210:	mov	x3, x20
  407214:	mov	x2, x22
  407218:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  40721c:	add	x1, x1, #0x670
  407220:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  407224:	ldr	w0, [x0, #1080]
  407228:	bl	4030d0 <errx@plt>
  40722c:	cbz	x1, 407264 <ferror@plt+0x4084>
  407230:	add	x3, x0, x1
  407234:	sxtb	w2, w2
  407238:	ldrsb	w1, [x0]
  40723c:	cbz	w1, 40725c <ferror@plt+0x407c>
  407240:	cmp	w2, w1
  407244:	b.eq	407260 <ferror@plt+0x4080>  // b.none
  407248:	add	x0, x0, #0x1
  40724c:	cmp	x3, x0
  407250:	b.ne	407238 <ferror@plt+0x4058>  // b.any
  407254:	mov	x0, #0x0                   	// #0
  407258:	b	407260 <ferror@plt+0x4080>
  40725c:	mov	x0, #0x0                   	// #0
  407260:	ret
  407264:	mov	x0, #0x0                   	// #0
  407268:	b	407260 <ferror@plt+0x4080>
  40726c:	stp	x29, x30, [sp, #-16]!
  407270:	mov	x29, sp
  407274:	mov	w2, #0xa                   	// #10
  407278:	bl	406a84 <ferror@plt+0x38a4>
  40727c:	ldp	x29, x30, [sp], #16
  407280:	ret
  407284:	stp	x29, x30, [sp, #-16]!
  407288:	mov	x29, sp
  40728c:	mov	w2, #0x10                  	// #16
  407290:	bl	406a84 <ferror@plt+0x38a4>
  407294:	ldp	x29, x30, [sp], #16
  407298:	ret
  40729c:	stp	x29, x30, [sp, #-16]!
  4072a0:	mov	x29, sp
  4072a4:	mov	w2, #0xa                   	// #10
  4072a8:	bl	406a2c <ferror@plt+0x384c>
  4072ac:	ldp	x29, x30, [sp], #16
  4072b0:	ret
  4072b4:	stp	x29, x30, [sp, #-16]!
  4072b8:	mov	x29, sp
  4072bc:	mov	w2, #0x10                  	// #16
  4072c0:	bl	406a2c <ferror@plt+0x384c>
  4072c4:	ldp	x29, x30, [sp], #16
  4072c8:	ret
  4072cc:	stp	x29, x30, [sp, #-64]!
  4072d0:	mov	x29, sp
  4072d4:	stp	x19, x20, [sp, #16]
  4072d8:	str	x21, [sp, #32]
  4072dc:	mov	x19, x0
  4072e0:	mov	x21, x1
  4072e4:	str	xzr, [sp, #56]
  4072e8:	bl	403120 <__errno_location@plt>
  4072ec:	str	wzr, [x0]
  4072f0:	cbz	x19, 407300 <ferror@plt+0x4120>
  4072f4:	mov	x20, x0
  4072f8:	ldrsb	w0, [x19]
  4072fc:	cbnz	w0, 40731c <ferror@plt+0x413c>
  407300:	mov	x3, x19
  407304:	mov	x2, x21
  407308:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  40730c:	add	x1, x1, #0x670
  407310:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  407314:	ldr	w0, [x0, #1080]
  407318:	bl	4030d0 <errx@plt>
  40731c:	mov	w3, #0x0                   	// #0
  407320:	mov	w2, #0xa                   	// #10
  407324:	add	x1, sp, #0x38
  407328:	mov	x0, x19
  40732c:	bl	402c90 <__strtol_internal@plt>
  407330:	ldr	w1, [x20]
  407334:	cbnz	w1, 407360 <ferror@plt+0x4180>
  407338:	ldr	x1, [sp, #56]
  40733c:	cmp	x1, x19
  407340:	b.eq	407300 <ferror@plt+0x4120>  // b.none
  407344:	cbz	x1, 407350 <ferror@plt+0x4170>
  407348:	ldrsb	w1, [x1]
  40734c:	cbnz	w1, 407300 <ferror@plt+0x4120>
  407350:	ldp	x19, x20, [sp, #16]
  407354:	ldr	x21, [sp, #32]
  407358:	ldp	x29, x30, [sp], #64
  40735c:	ret
  407360:	cmp	w1, #0x22
  407364:	b.ne	407300 <ferror@plt+0x4120>  // b.any
  407368:	mov	x3, x19
  40736c:	mov	x2, x21
  407370:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  407374:	add	x1, x1, #0x670
  407378:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40737c:	ldr	w0, [x0, #1080]
  407380:	bl	4031b0 <err@plt>
  407384:	stp	x29, x30, [sp, #-32]!
  407388:	mov	x29, sp
  40738c:	stp	x19, x20, [sp, #16]
  407390:	mov	x20, x0
  407394:	mov	x19, x1
  407398:	bl	4072cc <ferror@plt+0x40ec>
  40739c:	mov	x2, #0x80000000            	// #2147483648
  4073a0:	add	x2, x0, x2
  4073a4:	mov	x1, #0xffffffff            	// #4294967295
  4073a8:	cmp	x2, x1
  4073ac:	b.hi	4073bc <ferror@plt+0x41dc>  // b.pmore
  4073b0:	ldp	x19, x20, [sp, #16]
  4073b4:	ldp	x29, x30, [sp], #32
  4073b8:	ret
  4073bc:	bl	403120 <__errno_location@plt>
  4073c0:	mov	w1, #0x22                  	// #34
  4073c4:	str	w1, [x0]
  4073c8:	mov	x3, x20
  4073cc:	mov	x2, x19
  4073d0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4073d4:	add	x1, x1, #0x670
  4073d8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4073dc:	ldr	w0, [x0, #1080]
  4073e0:	bl	4031b0 <err@plt>
  4073e4:	stp	x29, x30, [sp, #-32]!
  4073e8:	mov	x29, sp
  4073ec:	stp	x19, x20, [sp, #16]
  4073f0:	mov	x20, x0
  4073f4:	mov	x19, x1
  4073f8:	bl	407384 <ferror@plt+0x41a4>
  4073fc:	add	w2, w0, #0x8, lsl #12
  407400:	mov	w1, #0xffff                	// #65535
  407404:	cmp	w2, w1
  407408:	b.hi	407418 <ferror@plt+0x4238>  // b.pmore
  40740c:	ldp	x19, x20, [sp, #16]
  407410:	ldp	x29, x30, [sp], #32
  407414:	ret
  407418:	bl	403120 <__errno_location@plt>
  40741c:	mov	w1, #0x22                  	// #34
  407420:	str	w1, [x0]
  407424:	mov	x3, x20
  407428:	mov	x2, x19
  40742c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  407430:	add	x1, x1, #0x670
  407434:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  407438:	ldr	w0, [x0, #1080]
  40743c:	bl	4031b0 <err@plt>
  407440:	stp	x29, x30, [sp, #-16]!
  407444:	mov	x29, sp
  407448:	mov	w2, #0xa                   	// #10
  40744c:	bl	406970 <ferror@plt+0x3790>
  407450:	ldp	x29, x30, [sp], #16
  407454:	ret
  407458:	stp	x29, x30, [sp, #-16]!
  40745c:	mov	x29, sp
  407460:	mov	w2, #0x10                  	// #16
  407464:	bl	406970 <ferror@plt+0x3790>
  407468:	ldp	x29, x30, [sp], #16
  40746c:	ret
  407470:	stp	x29, x30, [sp, #-64]!
  407474:	mov	x29, sp
  407478:	stp	x19, x20, [sp, #16]
  40747c:	str	x21, [sp, #32]
  407480:	mov	x19, x0
  407484:	mov	x21, x1
  407488:	str	xzr, [sp, #56]
  40748c:	bl	403120 <__errno_location@plt>
  407490:	str	wzr, [x0]
  407494:	cbz	x19, 4074a4 <ferror@plt+0x42c4>
  407498:	mov	x20, x0
  40749c:	ldrsb	w0, [x19]
  4074a0:	cbnz	w0, 4074c0 <ferror@plt+0x42e0>
  4074a4:	mov	x3, x19
  4074a8:	mov	x2, x21
  4074ac:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4074b0:	add	x1, x1, #0x670
  4074b4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4074b8:	ldr	w0, [x0, #1080]
  4074bc:	bl	4030d0 <errx@plt>
  4074c0:	add	x1, sp, #0x38
  4074c4:	mov	x0, x19
  4074c8:	bl	402ac0 <strtod@plt>
  4074cc:	ldr	w0, [x20]
  4074d0:	cbnz	w0, 4074fc <ferror@plt+0x431c>
  4074d4:	ldr	x0, [sp, #56]
  4074d8:	cmp	x0, x19
  4074dc:	b.eq	4074a4 <ferror@plt+0x42c4>  // b.none
  4074e0:	cbz	x0, 4074ec <ferror@plt+0x430c>
  4074e4:	ldrsb	w0, [x0]
  4074e8:	cbnz	w0, 4074a4 <ferror@plt+0x42c4>
  4074ec:	ldp	x19, x20, [sp, #16]
  4074f0:	ldr	x21, [sp, #32]
  4074f4:	ldp	x29, x30, [sp], #64
  4074f8:	ret
  4074fc:	cmp	w0, #0x22
  407500:	b.ne	4074a4 <ferror@plt+0x42c4>  // b.any
  407504:	mov	x3, x19
  407508:	mov	x2, x21
  40750c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  407510:	add	x1, x1, #0x670
  407514:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  407518:	ldr	w0, [x0, #1080]
  40751c:	bl	4031b0 <err@plt>
  407520:	stp	x29, x30, [sp, #-64]!
  407524:	mov	x29, sp
  407528:	stp	x19, x20, [sp, #16]
  40752c:	str	x21, [sp, #32]
  407530:	mov	x19, x0
  407534:	mov	x21, x1
  407538:	str	xzr, [sp, #56]
  40753c:	bl	403120 <__errno_location@plt>
  407540:	str	wzr, [x0]
  407544:	cbz	x19, 407554 <ferror@plt+0x4374>
  407548:	mov	x20, x0
  40754c:	ldrsb	w0, [x19]
  407550:	cbnz	w0, 407570 <ferror@plt+0x4390>
  407554:	mov	x3, x19
  407558:	mov	x2, x21
  40755c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  407560:	add	x1, x1, #0x670
  407564:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  407568:	ldr	w0, [x0, #1080]
  40756c:	bl	4030d0 <errx@plt>
  407570:	mov	w2, #0xa                   	// #10
  407574:	add	x1, sp, #0x38
  407578:	mov	x0, x19
  40757c:	bl	402f10 <strtol@plt>
  407580:	ldr	w1, [x20]
  407584:	cbnz	w1, 4075b0 <ferror@plt+0x43d0>
  407588:	ldr	x1, [sp, #56]
  40758c:	cmp	x1, x19
  407590:	b.eq	407554 <ferror@plt+0x4374>  // b.none
  407594:	cbz	x1, 4075a0 <ferror@plt+0x43c0>
  407598:	ldrsb	w1, [x1]
  40759c:	cbnz	w1, 407554 <ferror@plt+0x4374>
  4075a0:	ldp	x19, x20, [sp, #16]
  4075a4:	ldr	x21, [sp, #32]
  4075a8:	ldp	x29, x30, [sp], #64
  4075ac:	ret
  4075b0:	cmp	w1, #0x22
  4075b4:	b.ne	407554 <ferror@plt+0x4374>  // b.any
  4075b8:	mov	x3, x19
  4075bc:	mov	x2, x21
  4075c0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4075c4:	add	x1, x1, #0x670
  4075c8:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4075cc:	ldr	w0, [x0, #1080]
  4075d0:	bl	4031b0 <err@plt>
  4075d4:	stp	x29, x30, [sp, #-64]!
  4075d8:	mov	x29, sp
  4075dc:	stp	x19, x20, [sp, #16]
  4075e0:	str	x21, [sp, #32]
  4075e4:	mov	x19, x0
  4075e8:	mov	x21, x1
  4075ec:	str	xzr, [sp, #56]
  4075f0:	bl	403120 <__errno_location@plt>
  4075f4:	str	wzr, [x0]
  4075f8:	cbz	x19, 407608 <ferror@plt+0x4428>
  4075fc:	mov	x20, x0
  407600:	ldrsb	w0, [x19]
  407604:	cbnz	w0, 407624 <ferror@plt+0x4444>
  407608:	mov	x3, x19
  40760c:	mov	x2, x21
  407610:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  407614:	add	x1, x1, #0x670
  407618:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  40761c:	ldr	w0, [x0, #1080]
  407620:	bl	4030d0 <errx@plt>
  407624:	mov	w2, #0xa                   	// #10
  407628:	add	x1, sp, #0x38
  40762c:	mov	x0, x19
  407630:	bl	402a00 <strtoul@plt>
  407634:	ldr	w1, [x20]
  407638:	cbnz	w1, 407664 <ferror@plt+0x4484>
  40763c:	ldr	x1, [sp, #56]
  407640:	cmp	x1, x19
  407644:	b.eq	407608 <ferror@plt+0x4428>  // b.none
  407648:	cbz	x1, 407654 <ferror@plt+0x4474>
  40764c:	ldrsb	w1, [x1]
  407650:	cbnz	w1, 407608 <ferror@plt+0x4428>
  407654:	ldp	x19, x20, [sp, #16]
  407658:	ldr	x21, [sp, #32]
  40765c:	ldp	x29, x30, [sp], #64
  407660:	ret
  407664:	cmp	w1, #0x22
  407668:	b.ne	407608 <ferror@plt+0x4428>  // b.any
  40766c:	mov	x3, x19
  407670:	mov	x2, x21
  407674:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  407678:	add	x1, x1, #0x670
  40767c:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  407680:	ldr	w0, [x0, #1080]
  407684:	bl	4031b0 <err@plt>
  407688:	stp	x29, x30, [sp, #-48]!
  40768c:	mov	x29, sp
  407690:	stp	x19, x20, [sp, #16]
  407694:	mov	x20, x0
  407698:	mov	x19, x1
  40769c:	add	x1, sp, #0x28
  4076a0:	bl	406fe4 <ferror@plt+0x3e04>
  4076a4:	cbz	w0, 4076d0 <ferror@plt+0x44f0>
  4076a8:	bl	403120 <__errno_location@plt>
  4076ac:	ldr	w0, [x0]
  4076b0:	cbz	w0, 4076e0 <ferror@plt+0x4500>
  4076b4:	mov	x3, x20
  4076b8:	mov	x2, x19
  4076bc:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4076c0:	add	x1, x1, #0x670
  4076c4:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4076c8:	ldr	w0, [x0, #1080]
  4076cc:	bl	4031b0 <err@plt>
  4076d0:	ldr	x0, [sp, #40]
  4076d4:	ldp	x19, x20, [sp, #16]
  4076d8:	ldp	x29, x30, [sp], #48
  4076dc:	ret
  4076e0:	mov	x3, x20
  4076e4:	mov	x2, x19
  4076e8:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4076ec:	add	x1, x1, #0x670
  4076f0:	adrp	x0, 41e000 <ferror@plt+0x1ae20>
  4076f4:	ldr	w0, [x0, #1080]
  4076f8:	bl	4030d0 <errx@plt>
  4076fc:	stp	x29, x30, [sp, #-32]!
  407700:	mov	x29, sp
  407704:	str	x19, [sp, #16]
  407708:	mov	x19, x1
  40770c:	mov	x1, x2
  407710:	bl	407470 <ferror@plt+0x4290>
  407714:	fcvtzs	d1, d0
  407718:	str	d1, [x19]
  40771c:	scvtf	d1, d1
  407720:	fsub	d0, d0, d1
  407724:	mov	x0, #0x848000000000        	// #145685290680320
  407728:	movk	x0, #0x412e, lsl #48
  40772c:	fmov	d1, x0
  407730:	fmul	d0, d0, d1
  407734:	fcvtzs	d0, d0
  407738:	str	d0, [x19, #8]
  40773c:	ldr	x19, [sp, #16]
  407740:	ldp	x29, x30, [sp], #32
  407744:	ret
  407748:	mov	w2, w0
  40774c:	mov	x0, x1
  407750:	and	w1, w2, #0xf000
  407754:	cmp	w1, #0x4, lsl #12
  407758:	b.eq	4077a0 <ferror@plt+0x45c0>  // b.none
  40775c:	cmp	w1, #0xa, lsl #12
  407760:	b.eq	4078cc <ferror@plt+0x46ec>  // b.none
  407764:	cmp	w1, #0x2, lsl #12
  407768:	b.eq	4078dc <ferror@plt+0x46fc>  // b.none
  40776c:	cmp	w1, #0x6, lsl #12
  407770:	b.eq	4078ec <ferror@plt+0x470c>  // b.none
  407774:	cmp	w1, #0xc, lsl #12
  407778:	b.eq	4078fc <ferror@plt+0x471c>  // b.none
  40777c:	cmp	w1, #0x1, lsl #12
  407780:	b.eq	40790c <ferror@plt+0x472c>  // b.none
  407784:	mov	w3, #0x0                   	// #0
  407788:	cmp	w1, #0x8, lsl #12
  40778c:	b.ne	4077ac <ferror@plt+0x45cc>  // b.any
  407790:	mov	w1, #0x2d                  	// #45
  407794:	strb	w1, [x0]
  407798:	mov	w3, #0x1                   	// #1
  40779c:	b	4077ac <ferror@plt+0x45cc>
  4077a0:	mov	w1, #0x64                  	// #100
  4077a4:	strb	w1, [x0]
  4077a8:	mov	w3, #0x1                   	// #1
  4077ac:	tst	x2, #0x100
  4077b0:	mov	w1, #0x72                  	// #114
  4077b4:	mov	w4, #0x2d                  	// #45
  4077b8:	csel	w1, w1, w4, ne  // ne = any
  4077bc:	add	w4, w3, #0x1
  4077c0:	and	x5, x3, #0xffff
  4077c4:	strb	w1, [x0, x5]
  4077c8:	tst	x2, #0x80
  4077cc:	mov	w5, #0x77                  	// #119
  4077d0:	mov	w1, #0x2d                  	// #45
  4077d4:	csel	w5, w5, w1, ne  // ne = any
  4077d8:	add	w1, w3, #0x2
  4077dc:	and	w1, w1, #0xffff
  4077e0:	and	x4, x4, #0x3
  4077e4:	strb	w5, [x0, x4]
  4077e8:	tbz	w2, #11, 40791c <ferror@plt+0x473c>
  4077ec:	tst	x2, #0x40
  4077f0:	mov	w5, #0x73                  	// #115
  4077f4:	mov	w4, #0x53                  	// #83
  4077f8:	csel	w5, w5, w4, ne  // ne = any
  4077fc:	add	w4, w3, #0x3
  407800:	and	x1, x1, #0xffff
  407804:	strb	w5, [x0, x1]
  407808:	tst	x2, #0x20
  40780c:	mov	w5, #0x72                  	// #114
  407810:	mov	w1, #0x2d                  	// #45
  407814:	csel	w5, w5, w1, ne  // ne = any
  407818:	add	w1, w3, #0x4
  40781c:	and	x4, x4, #0x7
  407820:	strb	w5, [x0, x4]
  407824:	tst	x2, #0x10
  407828:	mov	w5, #0x77                  	// #119
  40782c:	mov	w4, #0x2d                  	// #45
  407830:	csel	w5, w5, w4, ne  // ne = any
  407834:	add	w4, w3, #0x5
  407838:	and	w4, w4, #0xffff
  40783c:	and	x1, x1, #0xf
  407840:	strb	w5, [x0, x1]
  407844:	tbz	w2, #10, 407930 <ferror@plt+0x4750>
  407848:	tst	x2, #0x8
  40784c:	mov	w5, #0x73                  	// #115
  407850:	mov	w1, #0x53                  	// #83
  407854:	csel	w5, w5, w1, ne  // ne = any
  407858:	add	w1, w3, #0x6
  40785c:	and	x4, x4, #0xffff
  407860:	strb	w5, [x0, x4]
  407864:	tst	x2, #0x4
  407868:	mov	w5, #0x72                  	// #114
  40786c:	mov	w4, #0x2d                  	// #45
  407870:	csel	w5, w5, w4, ne  // ne = any
  407874:	add	w4, w3, #0x7
  407878:	and	x1, x1, #0xf
  40787c:	strb	w5, [x0, x1]
  407880:	tst	x2, #0x2
  407884:	mov	w5, #0x77                  	// #119
  407888:	mov	w1, #0x2d                  	// #45
  40788c:	csel	w5, w5, w1, ne  // ne = any
  407890:	add	w1, w3, #0x8
  407894:	and	w1, w1, #0xffff
  407898:	and	x4, x4, #0xf
  40789c:	strb	w5, [x0, x4]
  4078a0:	tbz	w2, #9, 407944 <ferror@plt+0x4764>
  4078a4:	tst	x2, #0x1
  4078a8:	mov	w2, #0x74                  	// #116
  4078ac:	mov	w4, #0x54                  	// #84
  4078b0:	csel	w2, w2, w4, ne  // ne = any
  4078b4:	and	x1, x1, #0xffff
  4078b8:	strb	w2, [x0, x1]
  4078bc:	add	w3, w3, #0x9
  4078c0:	and	x3, x3, #0xffff
  4078c4:	strb	wzr, [x0, x3]
  4078c8:	ret
  4078cc:	mov	w1, #0x6c                  	// #108
  4078d0:	strb	w1, [x0]
  4078d4:	mov	w3, #0x1                   	// #1
  4078d8:	b	4077ac <ferror@plt+0x45cc>
  4078dc:	mov	w1, #0x63                  	// #99
  4078e0:	strb	w1, [x0]
  4078e4:	mov	w3, #0x1                   	// #1
  4078e8:	b	4077ac <ferror@plt+0x45cc>
  4078ec:	mov	w1, #0x62                  	// #98
  4078f0:	strb	w1, [x0]
  4078f4:	mov	w3, #0x1                   	// #1
  4078f8:	b	4077ac <ferror@plt+0x45cc>
  4078fc:	mov	w1, #0x73                  	// #115
  407900:	strb	w1, [x0]
  407904:	mov	w3, #0x1                   	// #1
  407908:	b	4077ac <ferror@plt+0x45cc>
  40790c:	mov	w1, #0x70                  	// #112
  407910:	strb	w1, [x0]
  407914:	mov	w3, #0x1                   	// #1
  407918:	b	4077ac <ferror@plt+0x45cc>
  40791c:	tst	x2, #0x40
  407920:	mov	w5, #0x78                  	// #120
  407924:	mov	w4, #0x2d                  	// #45
  407928:	csel	w5, w5, w4, ne  // ne = any
  40792c:	b	4077fc <ferror@plt+0x461c>
  407930:	tst	x2, #0x8
  407934:	mov	w5, #0x78                  	// #120
  407938:	mov	w1, #0x2d                  	// #45
  40793c:	csel	w5, w5, w1, ne  // ne = any
  407940:	b	407858 <ferror@plt+0x4678>
  407944:	tst	x2, #0x1
  407948:	mov	w2, #0x78                  	// #120
  40794c:	mov	w4, #0x2d                  	// #45
  407950:	csel	w2, w2, w4, ne  // ne = any
  407954:	b	4078b4 <ferror@plt+0x46d4>
  407958:	stp	x29, x30, [sp, #-80]!
  40795c:	mov	x29, sp
  407960:	stp	x19, x20, [sp, #16]
  407964:	add	x5, sp, #0x28
  407968:	tbz	w0, #1, 407978 <ferror@plt+0x4798>
  40796c:	mov	w2, #0x20                  	// #32
  407970:	strb	w2, [sp, #40]
  407974:	add	x5, sp, #0x29
  407978:	cmp	x1, #0x3ff
  40797c:	b.ls	407b0c <ferror@plt+0x492c>  // b.plast
  407980:	mov	x2, #0xfffff               	// #1048575
  407984:	cmp	x1, x2
  407988:	b.ls	407a24 <ferror@plt+0x4844>  // b.plast
  40798c:	mov	x2, #0x3fffffff            	// #1073741823
  407990:	cmp	x1, x2
  407994:	b.ls	407a2c <ferror@plt+0x484c>  // b.plast
  407998:	mov	x2, #0xffffffffff          	// #1099511627775
  40799c:	cmp	x1, x2
  4079a0:	b.ls	407a34 <ferror@plt+0x4854>  // b.plast
  4079a4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4079a8:	cmp	x1, x2
  4079ac:	b.ls	407a3c <ferror@plt+0x485c>  // b.plast
  4079b0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4079b4:	cmp	x1, x2
  4079b8:	mov	w19, #0x3c                  	// #60
  4079bc:	mov	w2, #0x46                  	// #70
  4079c0:	csel	w19, w19, w2, ls  // ls = plast
  4079c4:	sub	w4, w19, #0xa
  4079c8:	mov	w3, #0x6667                	// #26215
  4079cc:	movk	w3, #0x6666, lsl #16
  4079d0:	smull	x3, w4, w3
  4079d4:	asr	x3, x3, #34
  4079d8:	sub	w3, w3, w4, asr #31
  4079dc:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  4079e0:	add	x2, x2, #0x6a0
  4079e4:	ldrsb	w3, [x2, w3, sxtw]
  4079e8:	lsr	x20, x1, x4
  4079ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4079f0:	lsl	x2, x2, x4
  4079f4:	bic	x1, x1, x2
  4079f8:	strb	w3, [x5]
  4079fc:	and	w2, w0, #0x1
  407a00:	cmp	w3, #0x42
  407a04:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  407a08:	b.eq	407b20 <ferror@plt+0x4940>  // b.none
  407a0c:	mov	w2, #0x69                  	// #105
  407a10:	strb	w2, [x5, #1]
  407a14:	add	x2, x5, #0x3
  407a18:	mov	w3, #0x42                  	// #66
  407a1c:	strb	w3, [x5, #2]
  407a20:	b	407b24 <ferror@plt+0x4944>
  407a24:	mov	w19, #0x14                  	// #20
  407a28:	b	4079c4 <ferror@plt+0x47e4>
  407a2c:	mov	w19, #0x1e                  	// #30
  407a30:	b	4079c4 <ferror@plt+0x47e4>
  407a34:	mov	w19, #0x28                  	// #40
  407a38:	b	4079c4 <ferror@plt+0x47e4>
  407a3c:	mov	w19, #0x32                  	// #50
  407a40:	b	4079c4 <ferror@plt+0x47e4>
  407a44:	sub	w19, w19, #0x14
  407a48:	lsr	x19, x1, x19
  407a4c:	add	x19, x19, #0x32
  407a50:	lsr	x19, x19, #2
  407a54:	mov	x0, #0xf5c3                	// #62915
  407a58:	movk	x0, #0x5c28, lsl #16
  407a5c:	movk	x0, #0xc28f, lsl #32
  407a60:	movk	x0, #0x28f5, lsl #48
  407a64:	umulh	x19, x19, x0
  407a68:	lsr	x19, x19, #2
  407a6c:	cmp	x19, #0xa
  407a70:	b.eq	407ac0 <ferror@plt+0x48e0>  // b.none
  407a74:	cbz	x19, 407ac4 <ferror@plt+0x48e4>
  407a78:	bl	402c00 <localeconv@plt>
  407a7c:	cbz	x0, 407af4 <ferror@plt+0x4914>
  407a80:	ldr	x4, [x0]
  407a84:	cbz	x4, 407b00 <ferror@plt+0x4920>
  407a88:	ldrsb	w1, [x4]
  407a8c:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  407a90:	add	x0, x0, #0x858
  407a94:	cmp	w1, #0x0
  407a98:	csel	x4, x0, x4, eq  // eq = none
  407a9c:	add	x6, sp, #0x28
  407aa0:	mov	x5, x19
  407aa4:	mov	w3, w20
  407aa8:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  407aac:	add	x2, x2, #0x6a8
  407ab0:	mov	x1, #0x20                  	// #32
  407ab4:	add	x0, sp, #0x30
  407ab8:	bl	402bf0 <snprintf@plt>
  407abc:	b	407ae0 <ferror@plt+0x4900>
  407ac0:	add	w20, w20, #0x1
  407ac4:	add	x4, sp, #0x28
  407ac8:	mov	w3, w20
  407acc:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  407ad0:	add	x2, x2, #0x6b8
  407ad4:	mov	x1, #0x20                  	// #32
  407ad8:	add	x0, sp, #0x30
  407adc:	bl	402bf0 <snprintf@plt>
  407ae0:	add	x0, sp, #0x30
  407ae4:	bl	402df0 <strdup@plt>
  407ae8:	ldp	x19, x20, [sp, #16]
  407aec:	ldp	x29, x30, [sp], #80
  407af0:	ret
  407af4:	adrp	x4, 40b000 <ferror@plt+0x7e20>
  407af8:	add	x4, x4, #0x858
  407afc:	b	407a9c <ferror@plt+0x48bc>
  407b00:	adrp	x4, 40b000 <ferror@plt+0x7e20>
  407b04:	add	x4, x4, #0x858
  407b08:	b	407a9c <ferror@plt+0x48bc>
  407b0c:	mov	w20, w1
  407b10:	mov	w1, #0x42                  	// #66
  407b14:	strb	w1, [x5]
  407b18:	mov	w19, #0xa                   	// #10
  407b1c:	mov	x1, #0x0                   	// #0
  407b20:	add	x2, x5, #0x1
  407b24:	strb	wzr, [x2]
  407b28:	cbz	x1, 407ac4 <ferror@plt+0x48e4>
  407b2c:	tbz	w0, #2, 407a44 <ferror@plt+0x4864>
  407b30:	sub	w19, w19, #0x14
  407b34:	lsr	x19, x1, x19
  407b38:	add	x19, x19, #0x5
  407b3c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407b40:	movk	x0, #0xcccd
  407b44:	umulh	x19, x19, x0
  407b48:	lsr	x19, x19, #3
  407b4c:	umulh	x0, x19, x0
  407b50:	lsr	x0, x0, #3
  407b54:	add	x0, x0, x0, lsl #2
  407b58:	cmp	x19, x0, lsl #1
  407b5c:	b.ne	407a74 <ferror@plt+0x4894>  // b.any
  407b60:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407b64:	movk	x0, #0xcccd
  407b68:	umulh	x19, x19, x0
  407b6c:	lsr	x19, x19, #3
  407b70:	b	407a74 <ferror@plt+0x4894>
  407b74:	cbz	x0, 407c54 <ferror@plt+0x4a74>
  407b78:	stp	x29, x30, [sp, #-64]!
  407b7c:	mov	x29, sp
  407b80:	stp	x19, x20, [sp, #16]
  407b84:	stp	x21, x22, [sp, #32]
  407b88:	stp	x23, x24, [sp, #48]
  407b8c:	mov	x19, x0
  407b90:	mov	x24, x1
  407b94:	mov	x22, x2
  407b98:	mov	x23, x3
  407b9c:	ldrsb	w4, [x0]
  407ba0:	cbz	w4, 407c5c <ferror@plt+0x4a7c>
  407ba4:	cmp	x1, #0x0
  407ba8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407bac:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  407bb0:	b.eq	407c64 <ferror@plt+0x4a84>  // b.none
  407bb4:	mov	x21, #0x0                   	// #0
  407bb8:	mov	x0, #0x0                   	// #0
  407bbc:	b	407c14 <ferror@plt+0x4a34>
  407bc0:	ldrsb	w1, [x19, #1]
  407bc4:	mov	x20, x19
  407bc8:	cbnz	w1, 407bd0 <ferror@plt+0x49f0>
  407bcc:	add	x20, x19, #0x1
  407bd0:	cmp	x0, #0x0
  407bd4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407bd8:	b.eq	407c0c <ferror@plt+0x4a2c>  // b.none
  407bdc:	cmp	x0, x20
  407be0:	b.cs	407c74 <ferror@plt+0x4a94>  // b.hs, b.nlast
  407be4:	sub	x1, x20, x0
  407be8:	blr	x23
  407bec:	cmn	w0, #0x1
  407bf0:	b.eq	407c40 <ferror@plt+0x4a60>  // b.none
  407bf4:	add	x1, x21, #0x1
  407bf8:	str	w0, [x24, x21, lsl #2]
  407bfc:	ldrsb	w0, [x20]
  407c00:	cbz	w0, 407c38 <ferror@plt+0x4a58>
  407c04:	mov	x21, x1
  407c08:	mov	x0, #0x0                   	// #0
  407c0c:	ldrsb	w4, [x19, #1]!
  407c10:	cbz	w4, 407c3c <ferror@plt+0x4a5c>
  407c14:	cmp	x22, x21
  407c18:	b.ls	407c6c <ferror@plt+0x4a8c>  // b.plast
  407c1c:	cmp	x0, #0x0
  407c20:	csel	x0, x0, x19, ne  // ne = any
  407c24:	cmp	w4, #0x2c
  407c28:	b.eq	407bc0 <ferror@plt+0x49e0>  // b.none
  407c2c:	ldrsb	w1, [x19, #1]
  407c30:	cbz	w1, 407bcc <ferror@plt+0x49ec>
  407c34:	b	407c0c <ferror@plt+0x4a2c>
  407c38:	mov	x21, x1
  407c3c:	mov	w0, w21
  407c40:	ldp	x19, x20, [sp, #16]
  407c44:	ldp	x21, x22, [sp, #32]
  407c48:	ldp	x23, x24, [sp, #48]
  407c4c:	ldp	x29, x30, [sp], #64
  407c50:	ret
  407c54:	mov	w0, #0xffffffff            	// #-1
  407c58:	ret
  407c5c:	mov	w0, #0xffffffff            	// #-1
  407c60:	b	407c40 <ferror@plt+0x4a60>
  407c64:	mov	w0, #0xffffffff            	// #-1
  407c68:	b	407c40 <ferror@plt+0x4a60>
  407c6c:	mov	w0, #0xfffffffe            	// #-2
  407c70:	b	407c40 <ferror@plt+0x4a60>
  407c74:	mov	w0, #0xffffffff            	// #-1
  407c78:	b	407c40 <ferror@plt+0x4a60>
  407c7c:	cbz	x0, 407cf4 <ferror@plt+0x4b14>
  407c80:	stp	x29, x30, [sp, #-32]!
  407c84:	mov	x29, sp
  407c88:	str	x19, [sp, #16]
  407c8c:	mov	x19, x3
  407c90:	mov	x3, x4
  407c94:	ldrsb	w4, [x0]
  407c98:	cmp	x19, #0x0
  407c9c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  407ca0:	b.eq	407cfc <ferror@plt+0x4b1c>  // b.none
  407ca4:	ldr	x5, [x19]
  407ca8:	cmp	x5, x2
  407cac:	b.hi	407d04 <ferror@plt+0x4b24>  // b.pmore
  407cb0:	cmp	w4, #0x2b
  407cb4:	b.eq	407cec <ferror@plt+0x4b0c>  // b.none
  407cb8:	str	xzr, [x19]
  407cbc:	ldr	x4, [x19]
  407cc0:	sub	x2, x2, x4
  407cc4:	add	x1, x1, x4, lsl #2
  407cc8:	bl	407b74 <ferror@plt+0x4994>
  407ccc:	cmp	w0, #0x0
  407cd0:	b.le	407ce0 <ferror@plt+0x4b00>
  407cd4:	ldr	x1, [x19]
  407cd8:	add	x1, x1, w0, sxtw
  407cdc:	str	x1, [x19]
  407ce0:	ldr	x19, [sp, #16]
  407ce4:	ldp	x29, x30, [sp], #32
  407ce8:	ret
  407cec:	add	x0, x0, #0x1
  407cf0:	b	407cbc <ferror@plt+0x4adc>
  407cf4:	mov	w0, #0xffffffff            	// #-1
  407cf8:	ret
  407cfc:	mov	w0, #0xffffffff            	// #-1
  407d00:	b	407ce0 <ferror@plt+0x4b00>
  407d04:	mov	w0, #0xffffffff            	// #-1
  407d08:	b	407ce0 <ferror@plt+0x4b00>
  407d0c:	cmp	x2, #0x0
  407d10:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407d14:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407d18:	b.eq	407df4 <ferror@plt+0x4c14>  // b.none
  407d1c:	stp	x29, x30, [sp, #-64]!
  407d20:	mov	x29, sp
  407d24:	stp	x19, x20, [sp, #16]
  407d28:	stp	x21, x22, [sp, #32]
  407d2c:	str	x23, [sp, #48]
  407d30:	mov	x19, x0
  407d34:	mov	x21, x1
  407d38:	mov	x22, x2
  407d3c:	mov	x0, #0x0                   	// #0
  407d40:	mov	w23, #0x1                   	// #1
  407d44:	b	407db8 <ferror@plt+0x4bd8>
  407d48:	ldrsb	w1, [x19, #1]
  407d4c:	mov	x20, x19
  407d50:	cbnz	w1, 407d58 <ferror@plt+0x4b78>
  407d54:	add	x20, x19, #0x1
  407d58:	cmp	x0, #0x0
  407d5c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407d60:	b.eq	407db4 <ferror@plt+0x4bd4>  // b.none
  407d64:	cmp	x0, x20
  407d68:	b.cs	407dfc <ferror@plt+0x4c1c>  // b.hs, b.nlast
  407d6c:	sub	x1, x20, x0
  407d70:	blr	x22
  407d74:	tbnz	w0, #31, 407de0 <ferror@plt+0x4c00>
  407d78:	add	w1, w0, #0x7
  407d7c:	cmp	w0, #0x0
  407d80:	csel	w1, w1, w0, lt  // lt = tstop
  407d84:	asr	w1, w1, #3
  407d88:	negs	w3, w0
  407d8c:	and	w0, w0, #0x7
  407d90:	and	w3, w3, #0x7
  407d94:	csneg	w0, w0, w3, mi  // mi = first
  407d98:	lsl	w3, w23, w0
  407d9c:	ldrb	w0, [x21, w1, sxtw]
  407da0:	orr	w3, w3, w0
  407da4:	strb	w3, [x21, w1, sxtw]
  407da8:	ldrsb	w0, [x20]
  407dac:	cbz	w0, 407e04 <ferror@plt+0x4c24>
  407db0:	mov	x0, #0x0                   	// #0
  407db4:	add	x19, x19, #0x1
  407db8:	ldrsb	w1, [x19]
  407dbc:	cbz	w1, 407ddc <ferror@plt+0x4bfc>
  407dc0:	cmp	x0, #0x0
  407dc4:	csel	x0, x0, x19, ne  // ne = any
  407dc8:	cmp	w1, #0x2c
  407dcc:	b.eq	407d48 <ferror@plt+0x4b68>  // b.none
  407dd0:	ldrsb	w1, [x19, #1]
  407dd4:	cbz	w1, 407d54 <ferror@plt+0x4b74>
  407dd8:	b	407db4 <ferror@plt+0x4bd4>
  407ddc:	mov	w0, #0x0                   	// #0
  407de0:	ldp	x19, x20, [sp, #16]
  407de4:	ldp	x21, x22, [sp, #32]
  407de8:	ldr	x23, [sp, #48]
  407dec:	ldp	x29, x30, [sp], #64
  407df0:	ret
  407df4:	mov	w0, #0xffffffea            	// #-22
  407df8:	ret
  407dfc:	mov	w0, #0xffffffff            	// #-1
  407e00:	b	407de0 <ferror@plt+0x4c00>
  407e04:	mov	w0, #0x0                   	// #0
  407e08:	b	407de0 <ferror@plt+0x4c00>
  407e0c:	cmp	x2, #0x0
  407e10:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407e14:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407e18:	b.eq	407ec4 <ferror@plt+0x4ce4>  // b.none
  407e1c:	stp	x29, x30, [sp, #-48]!
  407e20:	mov	x29, sp
  407e24:	stp	x19, x20, [sp, #16]
  407e28:	stp	x21, x22, [sp, #32]
  407e2c:	mov	x19, x0
  407e30:	mov	x21, x1
  407e34:	mov	x22, x2
  407e38:	mov	x0, #0x0                   	// #0
  407e3c:	b	407e8c <ferror@plt+0x4cac>
  407e40:	ldrsb	w1, [x19, #1]
  407e44:	mov	x20, x19
  407e48:	cbnz	w1, 407e50 <ferror@plt+0x4c70>
  407e4c:	add	x20, x19, #0x1
  407e50:	cmp	x0, #0x0
  407e54:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407e58:	b.eq	407e88 <ferror@plt+0x4ca8>  // b.none
  407e5c:	cmp	x0, x20
  407e60:	b.cs	407ecc <ferror@plt+0x4cec>  // b.hs, b.nlast
  407e64:	sub	x1, x20, x0
  407e68:	blr	x22
  407e6c:	tbnz	x0, #63, 407eb4 <ferror@plt+0x4cd4>
  407e70:	ldr	x3, [x21]
  407e74:	orr	x0, x3, x0
  407e78:	str	x0, [x21]
  407e7c:	ldrsb	w0, [x20]
  407e80:	cbz	w0, 407ed4 <ferror@plt+0x4cf4>
  407e84:	mov	x0, #0x0                   	// #0
  407e88:	add	x19, x19, #0x1
  407e8c:	ldrsb	w3, [x19]
  407e90:	cbz	w3, 407eb0 <ferror@plt+0x4cd0>
  407e94:	cmp	x0, #0x0
  407e98:	csel	x0, x0, x19, ne  // ne = any
  407e9c:	cmp	w3, #0x2c
  407ea0:	b.eq	407e40 <ferror@plt+0x4c60>  // b.none
  407ea4:	ldrsb	w1, [x19, #1]
  407ea8:	cbz	w1, 407e4c <ferror@plt+0x4c6c>
  407eac:	b	407e88 <ferror@plt+0x4ca8>
  407eb0:	mov	w0, #0x0                   	// #0
  407eb4:	ldp	x19, x20, [sp, #16]
  407eb8:	ldp	x21, x22, [sp, #32]
  407ebc:	ldp	x29, x30, [sp], #48
  407ec0:	ret
  407ec4:	mov	w0, #0xffffffea            	// #-22
  407ec8:	ret
  407ecc:	mov	w0, #0xffffffff            	// #-1
  407ed0:	b	407eb4 <ferror@plt+0x4cd4>
  407ed4:	mov	w0, #0x0                   	// #0
  407ed8:	b	407eb4 <ferror@plt+0x4cd4>
  407edc:	stp	x29, x30, [sp, #-80]!
  407ee0:	mov	x29, sp
  407ee4:	str	xzr, [sp, #72]
  407ee8:	cbz	x0, 408034 <ferror@plt+0x4e54>
  407eec:	stp	x19, x20, [sp, #16]
  407ef0:	stp	x21, x22, [sp, #32]
  407ef4:	str	x23, [sp, #48]
  407ef8:	mov	x19, x0
  407efc:	mov	x23, x1
  407f00:	mov	x20, x2
  407f04:	mov	w21, w3
  407f08:	str	w3, [x1]
  407f0c:	str	w3, [x2]
  407f10:	bl	403120 <__errno_location@plt>
  407f14:	mov	x22, x0
  407f18:	str	wzr, [x0]
  407f1c:	ldrsb	w0, [x19]
  407f20:	cmp	w0, #0x3a
  407f24:	b.eq	407f80 <ferror@plt+0x4da0>  // b.none
  407f28:	mov	w2, #0xa                   	// #10
  407f2c:	add	x1, sp, #0x48
  407f30:	mov	x0, x19
  407f34:	bl	402f10 <strtol@plt>
  407f38:	str	w0, [x23]
  407f3c:	str	w0, [x20]
  407f40:	ldr	w0, [x22]
  407f44:	cbnz	w0, 408064 <ferror@plt+0x4e84>
  407f48:	ldr	x1, [sp, #72]
  407f4c:	cmp	x1, #0x0
  407f50:	ccmp	x1, x19, #0x4, ne  // ne = any
  407f54:	b.eq	408078 <ferror@plt+0x4e98>  // b.none
  407f58:	ldrsb	w2, [x1]
  407f5c:	cmp	w2, #0x3a
  407f60:	b.eq	407fc8 <ferror@plt+0x4de8>  // b.none
  407f64:	cmp	w2, #0x2d
  407f68:	b.eq	407fe4 <ferror@plt+0x4e04>  // b.none
  407f6c:	ldp	x19, x20, [sp, #16]
  407f70:	ldp	x21, x22, [sp, #32]
  407f74:	ldr	x23, [sp, #48]
  407f78:	ldp	x29, x30, [sp], #80
  407f7c:	ret
  407f80:	add	x19, x19, #0x1
  407f84:	mov	w2, #0xa                   	// #10
  407f88:	add	x1, sp, #0x48
  407f8c:	mov	x0, x19
  407f90:	bl	402f10 <strtol@plt>
  407f94:	str	w0, [x20]
  407f98:	ldr	w0, [x22]
  407f9c:	cbnz	w0, 40803c <ferror@plt+0x4e5c>
  407fa0:	ldr	x0, [sp, #72]
  407fa4:	cbz	x0, 408050 <ferror@plt+0x4e70>
  407fa8:	ldrsb	w1, [x0]
  407fac:	cmp	w1, #0x0
  407fb0:	ccmp	x0, x19, #0x4, eq  // eq = none
  407fb4:	csetm	w0, eq  // eq = none
  407fb8:	ldp	x19, x20, [sp, #16]
  407fbc:	ldp	x21, x22, [sp, #32]
  407fc0:	ldr	x23, [sp, #48]
  407fc4:	b	407f78 <ferror@plt+0x4d98>
  407fc8:	ldrsb	w2, [x1, #1]
  407fcc:	cbnz	w2, 407fe4 <ferror@plt+0x4e04>
  407fd0:	str	w21, [x20]
  407fd4:	ldp	x19, x20, [sp, #16]
  407fd8:	ldp	x21, x22, [sp, #32]
  407fdc:	ldr	x23, [sp, #48]
  407fe0:	b	407f78 <ferror@plt+0x4d98>
  407fe4:	add	x19, x1, #0x1
  407fe8:	str	xzr, [sp, #72]
  407fec:	str	wzr, [x22]
  407ff0:	mov	w2, #0xa                   	// #10
  407ff4:	add	x1, sp, #0x48
  407ff8:	mov	x0, x19
  407ffc:	bl	402f10 <strtol@plt>
  408000:	str	w0, [x20]
  408004:	ldr	w0, [x22]
  408008:	cbnz	w0, 40808c <ferror@plt+0x4eac>
  40800c:	ldr	x0, [sp, #72]
  408010:	cbz	x0, 4080a0 <ferror@plt+0x4ec0>
  408014:	ldrsb	w1, [x0]
  408018:	cmp	w1, #0x0
  40801c:	ccmp	x0, x19, #0x4, eq  // eq = none
  408020:	csetm	w0, eq  // eq = none
  408024:	ldp	x19, x20, [sp, #16]
  408028:	ldp	x21, x22, [sp, #32]
  40802c:	ldr	x23, [sp, #48]
  408030:	b	407f78 <ferror@plt+0x4d98>
  408034:	mov	w0, #0x0                   	// #0
  408038:	b	407f78 <ferror@plt+0x4d98>
  40803c:	mov	w0, #0xffffffff            	// #-1
  408040:	ldp	x19, x20, [sp, #16]
  408044:	ldp	x21, x22, [sp, #32]
  408048:	ldr	x23, [sp, #48]
  40804c:	b	407f78 <ferror@plt+0x4d98>
  408050:	mov	w0, #0xffffffff            	// #-1
  408054:	ldp	x19, x20, [sp, #16]
  408058:	ldp	x21, x22, [sp, #32]
  40805c:	ldr	x23, [sp, #48]
  408060:	b	407f78 <ferror@plt+0x4d98>
  408064:	mov	w0, #0xffffffff            	// #-1
  408068:	ldp	x19, x20, [sp, #16]
  40806c:	ldp	x21, x22, [sp, #32]
  408070:	ldr	x23, [sp, #48]
  408074:	b	407f78 <ferror@plt+0x4d98>
  408078:	mov	w0, #0xffffffff            	// #-1
  40807c:	ldp	x19, x20, [sp, #16]
  408080:	ldp	x21, x22, [sp, #32]
  408084:	ldr	x23, [sp, #48]
  408088:	b	407f78 <ferror@plt+0x4d98>
  40808c:	mov	w0, #0xffffffff            	// #-1
  408090:	ldp	x19, x20, [sp, #16]
  408094:	ldp	x21, x22, [sp, #32]
  408098:	ldr	x23, [sp, #48]
  40809c:	b	407f78 <ferror@plt+0x4d98>
  4080a0:	mov	w0, #0xffffffff            	// #-1
  4080a4:	ldp	x19, x20, [sp, #16]
  4080a8:	ldp	x21, x22, [sp, #32]
  4080ac:	ldr	x23, [sp, #48]
  4080b0:	b	407f78 <ferror@plt+0x4d98>
  4080b4:	cmp	x0, #0x0
  4080b8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4080bc:	b.eq	408184 <ferror@plt+0x4fa4>  // b.none
  4080c0:	stp	x29, x30, [sp, #-80]!
  4080c4:	mov	x29, sp
  4080c8:	stp	x19, x20, [sp, #16]
  4080cc:	stp	x21, x22, [sp, #32]
  4080d0:	stp	x23, x24, [sp, #48]
  4080d4:	mov	x20, x1
  4080d8:	add	x24, sp, #0x40
  4080dc:	add	x23, sp, #0x48
  4080e0:	b	408110 <ferror@plt+0x4f30>
  4080e4:	cmp	x19, #0x0
  4080e8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4080ec:	ccmp	x21, x22, #0x0, ne  // ne = any
  4080f0:	b.ne	40816c <ferror@plt+0x4f8c>  // b.any
  4080f4:	mov	x2, x21
  4080f8:	mov	x1, x20
  4080fc:	mov	x0, x19
  408100:	bl	402ca0 <strncmp@plt>
  408104:	cbnz	w0, 40816c <ferror@plt+0x4f8c>
  408108:	add	x0, x19, x21
  40810c:	add	x20, x20, x22
  408110:	mov	x1, x24
  408114:	bl	406854 <ferror@plt+0x3674>
  408118:	mov	x19, x0
  40811c:	mov	x1, x23
  408120:	mov	x0, x20
  408124:	bl	406854 <ferror@plt+0x3674>
  408128:	mov	x20, x0
  40812c:	ldr	x21, [sp, #64]
  408130:	ldr	x22, [sp, #72]
  408134:	adds	x0, x21, x22
  408138:	b.eq	408164 <ferror@plt+0x4f84>  // b.none
  40813c:	cmp	x0, #0x1
  408140:	b.ne	4080e4 <ferror@plt+0x4f04>  // b.any
  408144:	cbz	x19, 408154 <ferror@plt+0x4f74>
  408148:	ldrsb	w0, [x19]
  40814c:	cmp	w0, #0x2f
  408150:	b.eq	408164 <ferror@plt+0x4f84>  // b.none
  408154:	cbz	x20, 40816c <ferror@plt+0x4f8c>
  408158:	ldrsb	w0, [x20]
  40815c:	cmp	w0, #0x2f
  408160:	b.ne	4080e4 <ferror@plt+0x4f04>  // b.any
  408164:	mov	w0, #0x1                   	// #1
  408168:	b	408170 <ferror@plt+0x4f90>
  40816c:	mov	w0, #0x0                   	// #0
  408170:	ldp	x19, x20, [sp, #16]
  408174:	ldp	x21, x22, [sp, #32]
  408178:	ldp	x23, x24, [sp, #48]
  40817c:	ldp	x29, x30, [sp], #80
  408180:	ret
  408184:	mov	w0, #0x0                   	// #0
  408188:	ret
  40818c:	stp	x29, x30, [sp, #-64]!
  408190:	mov	x29, sp
  408194:	stp	x19, x20, [sp, #16]
  408198:	mov	x19, x0
  40819c:	orr	x0, x0, x1
  4081a0:	cbz	x0, 408224 <ferror@plt+0x5044>
  4081a4:	stp	x21, x22, [sp, #32]
  4081a8:	mov	x21, x1
  4081ac:	mov	x22, x2
  4081b0:	cbz	x19, 408238 <ferror@plt+0x5058>
  4081b4:	cbz	x1, 408250 <ferror@plt+0x5070>
  4081b8:	stp	x23, x24, [sp, #48]
  4081bc:	mov	x0, x19
  4081c0:	bl	402a10 <strlen@plt>
  4081c4:	mov	x23, x0
  4081c8:	mvn	x0, x0
  4081cc:	mov	x20, #0x0                   	// #0
  4081d0:	cmp	x0, x22
  4081d4:	b.cc	408264 <ferror@plt+0x5084>  // b.lo, b.ul, b.last
  4081d8:	add	x24, x23, x22
  4081dc:	add	x0, x24, #0x1
  4081e0:	bl	402c70 <malloc@plt>
  4081e4:	mov	x20, x0
  4081e8:	cbz	x0, 408270 <ferror@plt+0x5090>
  4081ec:	mov	x2, x23
  4081f0:	mov	x1, x19
  4081f4:	bl	4029a0 <memcpy@plt>
  4081f8:	mov	x2, x22
  4081fc:	mov	x1, x21
  408200:	add	x0, x20, x23
  408204:	bl	4029a0 <memcpy@plt>
  408208:	strb	wzr, [x20, x24]
  40820c:	ldp	x21, x22, [sp, #32]
  408210:	ldp	x23, x24, [sp, #48]
  408214:	mov	x0, x20
  408218:	ldp	x19, x20, [sp, #16]
  40821c:	ldp	x29, x30, [sp], #64
  408220:	ret
  408224:	adrp	x0, 409000 <ferror@plt+0x5e20>
  408228:	add	x0, x0, #0xb58
  40822c:	bl	402df0 <strdup@plt>
  408230:	mov	x20, x0
  408234:	b	408214 <ferror@plt+0x5034>
  408238:	mov	x1, x2
  40823c:	mov	x0, x21
  408240:	bl	402ff0 <strndup@plt>
  408244:	mov	x20, x0
  408248:	ldp	x21, x22, [sp, #32]
  40824c:	b	408214 <ferror@plt+0x5034>
  408250:	mov	x0, x19
  408254:	bl	402df0 <strdup@plt>
  408258:	mov	x20, x0
  40825c:	ldp	x21, x22, [sp, #32]
  408260:	b	408214 <ferror@plt+0x5034>
  408264:	ldp	x21, x22, [sp, #32]
  408268:	ldp	x23, x24, [sp, #48]
  40826c:	b	408214 <ferror@plt+0x5034>
  408270:	ldp	x21, x22, [sp, #32]
  408274:	ldp	x23, x24, [sp, #48]
  408278:	b	408214 <ferror@plt+0x5034>
  40827c:	stp	x29, x30, [sp, #-32]!
  408280:	mov	x29, sp
  408284:	stp	x19, x20, [sp, #16]
  408288:	mov	x20, x0
  40828c:	mov	x19, x1
  408290:	mov	x2, #0x0                   	// #0
  408294:	cbz	x1, 4082a4 <ferror@plt+0x50c4>
  408298:	mov	x0, x1
  40829c:	bl	402a10 <strlen@plt>
  4082a0:	mov	x2, x0
  4082a4:	mov	x1, x19
  4082a8:	mov	x0, x20
  4082ac:	bl	40818c <ferror@plt+0x4fac>
  4082b0:	ldp	x19, x20, [sp, #16]
  4082b4:	ldp	x29, x30, [sp], #32
  4082b8:	ret
  4082bc:	stp	x29, x30, [sp, #-288]!
  4082c0:	mov	x29, sp
  4082c4:	str	x19, [sp, #16]
  4082c8:	mov	x19, x0
  4082cc:	str	x2, [sp, #240]
  4082d0:	str	x3, [sp, #248]
  4082d4:	str	x4, [sp, #256]
  4082d8:	str	x5, [sp, #264]
  4082dc:	str	x6, [sp, #272]
  4082e0:	str	x7, [sp, #280]
  4082e4:	str	q0, [sp, #112]
  4082e8:	str	q1, [sp, #128]
  4082ec:	str	q2, [sp, #144]
  4082f0:	str	q3, [sp, #160]
  4082f4:	str	q4, [sp, #176]
  4082f8:	str	q5, [sp, #192]
  4082fc:	str	q6, [sp, #208]
  408300:	str	q7, [sp, #224]
  408304:	add	x0, sp, #0x120
  408308:	str	x0, [sp, #80]
  40830c:	str	x0, [sp, #88]
  408310:	add	x0, sp, #0xf0
  408314:	str	x0, [sp, #96]
  408318:	mov	w0, #0xffffffd0            	// #-48
  40831c:	str	w0, [sp, #104]
  408320:	mov	w0, #0xffffff80            	// #-128
  408324:	str	w0, [sp, #108]
  408328:	ldp	x2, x3, [sp, #80]
  40832c:	stp	x2, x3, [sp, #32]
  408330:	ldp	x2, x3, [sp, #96]
  408334:	stp	x2, x3, [sp, #48]
  408338:	add	x2, sp, #0x20
  40833c:	add	x0, sp, #0x48
  408340:	bl	402fd0 <vasprintf@plt>
  408344:	tbnz	w0, #31, 408374 <ferror@plt+0x5194>
  408348:	sxtw	x2, w0
  40834c:	ldr	x1, [sp, #72]
  408350:	mov	x0, x19
  408354:	bl	40818c <ferror@plt+0x4fac>
  408358:	mov	x19, x0
  40835c:	ldr	x0, [sp, #72]
  408360:	bl	402f60 <free@plt>
  408364:	mov	x0, x19
  408368:	ldr	x19, [sp, #16]
  40836c:	ldp	x29, x30, [sp], #288
  408370:	ret
  408374:	mov	x19, #0x0                   	// #0
  408378:	b	408364 <ferror@plt+0x5184>
  40837c:	stp	x29, x30, [sp, #-80]!
  408380:	mov	x29, sp
  408384:	stp	x19, x20, [sp, #16]
  408388:	stp	x21, x22, [sp, #32]
  40838c:	mov	x19, x0
  408390:	ldr	x21, [x0]
  408394:	ldrsb	w0, [x21]
  408398:	cbz	w0, 4084cc <ferror@plt+0x52ec>
  40839c:	stp	x23, x24, [sp, #48]
  4083a0:	mov	x24, x1
  4083a4:	mov	x22, x2
  4083a8:	mov	w23, w3
  4083ac:	mov	x1, x2
  4083b0:	mov	x0, x21
  4083b4:	bl	403000 <strspn@plt>
  4083b8:	add	x20, x21, x0
  4083bc:	ldrsb	w21, [x21, x0]
  4083c0:	cbz	w21, 408438 <ferror@plt+0x5258>
  4083c4:	cbz	w23, 40849c <ferror@plt+0x52bc>
  4083c8:	mov	w1, w21
  4083cc:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  4083d0:	add	x0, x0, #0x6c0
  4083d4:	bl	403010 <strchr@plt>
  4083d8:	cbz	x0, 408458 <ferror@plt+0x5278>
  4083dc:	strb	w21, [sp, #72]
  4083e0:	strb	wzr, [sp, #73]
  4083e4:	add	x23, x20, #0x1
  4083e8:	add	x1, sp, #0x48
  4083ec:	mov	x0, x23
  4083f0:	bl	4068c8 <ferror@plt+0x36e8>
  4083f4:	str	x0, [x24]
  4083f8:	add	x1, x20, x0
  4083fc:	ldrsb	w1, [x1, #1]
  408400:	cmp	w1, #0x0
  408404:	ccmp	w21, w1, #0x0, ne  // ne = any
  408408:	b.ne	408448 <ferror@plt+0x5268>  // b.any
  40840c:	add	x0, x0, #0x2
  408410:	add	x21, x20, x0
  408414:	ldrsb	w1, [x20, x0]
  408418:	cbz	w1, 408428 <ferror@plt+0x5248>
  40841c:	mov	x0, x22
  408420:	bl	403010 <strchr@plt>
  408424:	cbz	x0, 408448 <ferror@plt+0x5268>
  408428:	str	x21, [x19]
  40842c:	mov	x20, x23
  408430:	ldp	x23, x24, [sp, #48]
  408434:	b	4084b8 <ferror@plt+0x52d8>
  408438:	str	x20, [x19]
  40843c:	mov	x20, #0x0                   	// #0
  408440:	ldp	x23, x24, [sp, #48]
  408444:	b	4084b8 <ferror@plt+0x52d8>
  408448:	str	x20, [x19]
  40844c:	mov	x20, #0x0                   	// #0
  408450:	ldp	x23, x24, [sp, #48]
  408454:	b	4084b8 <ferror@plt+0x52d8>
  408458:	mov	x1, x22
  40845c:	mov	x0, x20
  408460:	bl	4068c8 <ferror@plt+0x36e8>
  408464:	str	x0, [x24]
  408468:	add	x21, x20, x0
  40846c:	ldrsb	w1, [x20, x0]
  408470:	cbz	w1, 408480 <ferror@plt+0x52a0>
  408474:	mov	x0, x22
  408478:	bl	403010 <strchr@plt>
  40847c:	cbz	x0, 40848c <ferror@plt+0x52ac>
  408480:	str	x21, [x19]
  408484:	ldp	x23, x24, [sp, #48]
  408488:	b	4084b8 <ferror@plt+0x52d8>
  40848c:	str	x20, [x19]
  408490:	mov	x20, x0
  408494:	ldp	x23, x24, [sp, #48]
  408498:	b	4084b8 <ferror@plt+0x52d8>
  40849c:	mov	x1, x22
  4084a0:	mov	x0, x20
  4084a4:	bl	4030e0 <strcspn@plt>
  4084a8:	str	x0, [x24]
  4084ac:	add	x0, x20, x0
  4084b0:	str	x0, [x19]
  4084b4:	ldp	x23, x24, [sp, #48]
  4084b8:	mov	x0, x20
  4084bc:	ldp	x19, x20, [sp, #16]
  4084c0:	ldp	x21, x22, [sp, #32]
  4084c4:	ldp	x29, x30, [sp], #80
  4084c8:	ret
  4084cc:	mov	x20, #0x0                   	// #0
  4084d0:	b	4084b8 <ferror@plt+0x52d8>
  4084d4:	stp	x29, x30, [sp, #-32]!
  4084d8:	mov	x29, sp
  4084dc:	str	x19, [sp, #16]
  4084e0:	mov	x19, x0
  4084e4:	mov	x0, x19
  4084e8:	bl	402cd0 <fgetc@plt>
  4084ec:	cmn	w0, #0x1
  4084f0:	b.eq	408504 <ferror@plt+0x5324>  // b.none
  4084f4:	cmp	w0, #0xa
  4084f8:	b.ne	4084e4 <ferror@plt+0x5304>  // b.any
  4084fc:	mov	w0, #0x0                   	// #0
  408500:	b	408508 <ferror@plt+0x5328>
  408504:	mov	w0, #0x1                   	// #1
  408508:	ldr	x19, [sp, #16]
  40850c:	ldp	x29, x30, [sp], #32
  408510:	ret
  408514:	stp	x29, x30, [sp, #-144]!
  408518:	mov	x29, sp
  40851c:	stp	x19, x20, [sp, #16]
  408520:	stp	x21, x22, [sp, #32]
  408524:	stp	x23, x24, [sp, #48]
  408528:	stp	x25, x26, [sp, #64]
  40852c:	stp	x27, x28, [sp, #80]
  408530:	str	x1, [sp, #120]
  408534:	cbz	x0, 408574 <ferror@plt+0x5394>
  408538:	mov	x19, x0
  40853c:	ldr	x0, [sp, #120]
  408540:	cbz	x0, 408594 <ferror@plt+0x53b4>
  408544:	mov	w20, #0x0                   	// #0
  408548:	str	xzr, [sp, #104]
  40854c:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  408550:	add	x0, x0, #0x6e8
  408554:	str	x0, [sp, #96]
  408558:	add	x0, sp, #0x88
  40855c:	str	x0, [sp, #112]
  408560:	adrp	x0, 41d000 <ferror@plt+0x19e20>
  408564:	add	x28, x0, #0xb38
  408568:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
  40856c:	movk	x27, #0xcccd
  408570:	b	4086c8 <ferror@plt+0x54e8>
  408574:	adrp	x3, 40b000 <ferror@plt+0x7e20>
  408578:	add	x3, x3, #0x9d0
  40857c:	mov	w2, #0x4d                  	// #77
  408580:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408584:	add	x1, x1, #0x6c8
  408588:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  40858c:	add	x0, x0, #0x6d8
  408590:	bl	403110 <__assert_fail@plt>
  408594:	adrp	x3, 40b000 <ferror@plt+0x7e20>
  408598:	add	x3, x3, #0x9d0
  40859c:	mov	w2, #0x4e                  	// #78
  4085a0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4085a4:	add	x1, x1, #0x6c8
  4085a8:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  4085ac:	add	x0, x0, #0x6e0
  4085b0:	bl	403110 <__assert_fail@plt>
  4085b4:	mov	w0, #0xffffffea            	// #-22
  4085b8:	cbz	w20, 40875c <ferror@plt+0x557c>
  4085bc:	ldr	x0, [sp, #120]
  4085c0:	ldr	x1, [sp, #104]
  4085c4:	str	x1, [x0]
  4085c8:	mov	w0, #0x0                   	// #0
  4085cc:	b	40875c <ferror@plt+0x557c>
  4085d0:	neg	w0, w0
  4085d4:	b	40875c <ferror@plt+0x557c>
  4085d8:	add	x20, x20, #0x1
  4085dc:	str	wzr, [x19]
  4085e0:	mov	w2, #0xa                   	// #10
  4085e4:	ldr	x1, [sp, #112]
  4085e8:	mov	x0, x20
  4085ec:	bl	402ab0 <strtoll@plt>
  4085f0:	mov	x23, x0
  4085f4:	ldr	w0, [x19]
  4085f8:	cmp	w0, #0x0
  4085fc:	b.gt	408618 <ferror@plt+0x5438>
  408600:	tbnz	x23, #63, 408628 <ferror@plt+0x5448>
  408604:	ldr	x24, [sp, #136]
  408608:	cmp	x24, x20
  40860c:	b.eq	408630 <ferror@plt+0x5450>  // b.none
  408610:	sub	w24, w24, w20
  408614:	b	408730 <ferror@plt+0x5550>
  408618:	neg	w0, w0
  40861c:	b	40875c <ferror@plt+0x557c>
  408620:	mov	w0, #0xffffffde            	// #-34
  408624:	b	40875c <ferror@plt+0x557c>
  408628:	mov	w0, #0xffffffde            	// #-34
  40862c:	b	40875c <ferror@plt+0x557c>
  408630:	mov	w0, #0xffffffea            	// #-22
  408634:	b	40875c <ferror@plt+0x557c>
  408638:	mov	w0, #0xffffffea            	// #-22
  40863c:	b	40875c <ferror@plt+0x557c>
  408640:	mov	w0, #0xffffffea            	// #-22
  408644:	b	40875c <ferror@plt+0x557c>
  408648:	add	w21, w21, #0x1
  40864c:	add	x22, x22, #0x10
  408650:	cmp	w21, #0x1c
  408654:	b.eq	408758 <ferror@plt+0x5578>  // b.none
  408658:	ldr	x20, [x22]
  40865c:	cbz	x20, 408648 <ferror@plt+0x5468>
  408660:	mov	x0, x20
  408664:	bl	402a10 <strlen@plt>
  408668:	mov	x19, x0
  40866c:	cbz	x0, 408648 <ferror@plt+0x5468>
  408670:	mov	x2, x0
  408674:	mov	x1, x20
  408678:	mov	x0, x25
  40867c:	bl	402ca0 <strncmp@plt>
  408680:	cbnz	w0, 408648 <ferror@plt+0x5468>
  408684:	ubfiz	x0, x21, #4, #32
  408688:	add	x0, x28, x0
  40868c:	ldr	x0, [x0, #8]
  408690:	mul	x23, x23, x0
  408694:	cbz	w24, 4086a8 <ferror@plt+0x54c8>
  408698:	umulh	x23, x23, x27
  40869c:	lsr	x23, x23, #3
  4086a0:	subs	w24, w24, #0x1
  4086a4:	b.ne	408698 <ferror@plt+0x54b8>  // b.any
  4086a8:	madd	x23, x26, x0, x23
  4086ac:	ldr	x0, [sp, #104]
  4086b0:	add	x0, x0, x23
  4086b4:	str	x0, [sp, #104]
  4086b8:	add	x19, x25, x19
  4086bc:	cmp	w21, #0x1b
  4086c0:	b.hi	408640 <ferror@plt+0x5460>  // b.pmore
  4086c4:	mov	w20, #0x1                   	// #1
  4086c8:	ldr	x1, [sp, #96]
  4086cc:	mov	x0, x19
  4086d0:	bl	403000 <strspn@plt>
  4086d4:	add	x21, x19, x0
  4086d8:	ldrsb	w0, [x19, x0]
  4086dc:	cbz	w0, 4085b4 <ferror@plt+0x53d4>
  4086e0:	bl	403120 <__errno_location@plt>
  4086e4:	mov	x19, x0
  4086e8:	str	wzr, [x0]
  4086ec:	mov	w2, #0xa                   	// #10
  4086f0:	ldr	x1, [sp, #112]
  4086f4:	mov	x0, x21
  4086f8:	bl	402ab0 <strtoll@plt>
  4086fc:	mov	x26, x0
  408700:	ldr	w0, [x19]
  408704:	cmp	w0, #0x0
  408708:	b.gt	4085d0 <ferror@plt+0x53f0>
  40870c:	tbnz	x26, #63, 408620 <ferror@plt+0x5440>
  408710:	ldr	x20, [sp, #136]
  408714:	ldrsb	w0, [x20]
  408718:	cmp	w0, #0x2e
  40871c:	b.eq	4085d8 <ferror@plt+0x53f8>  // b.none
  408720:	cmp	x20, x21
  408724:	b.eq	408638 <ferror@plt+0x5458>  // b.none
  408728:	mov	w24, #0x0                   	// #0
  40872c:	mov	x23, #0x0                   	// #0
  408730:	ldr	x25, [sp, #136]
  408734:	ldr	x1, [sp, #96]
  408738:	mov	x0, x25
  40873c:	bl	403000 <strspn@plt>
  408740:	add	x25, x25, x0
  408744:	str	x25, [sp, #136]
  408748:	adrp	x0, 41d000 <ferror@plt+0x19e20>
  40874c:	add	x22, x0, #0xb38
  408750:	mov	w21, #0x0                   	// #0
  408754:	b	408658 <ferror@plt+0x5478>
  408758:	mov	w0, #0xffffffea            	// #-22
  40875c:	ldp	x19, x20, [sp, #16]
  408760:	ldp	x21, x22, [sp, #32]
  408764:	ldp	x23, x24, [sp, #48]
  408768:	ldp	x25, x26, [sp, #64]
  40876c:	ldp	x27, x28, [sp, #80]
  408770:	ldp	x29, x30, [sp], #144
  408774:	ret
  408778:	stp	x29, x30, [sp, #-208]!
  40877c:	mov	x29, sp
  408780:	str	xzr, [sp, #80]
  408784:	str	xzr, [sp, #72]
  408788:	cbz	x0, 408888 <ferror@plt+0x56a8>
  40878c:	stp	x19, x20, [sp, #16]
  408790:	mov	x19, x0
  408794:	mov	x20, x1
  408798:	cbz	x1, 4088b8 <ferror@plt+0x56d8>
  40879c:	mov	x0, #0x0                   	// #0
  4087a0:	bl	402c60 <time@plt>
  4087a4:	str	x0, [sp, #88]
  4087a8:	add	x1, sp, #0x98
  4087ac:	add	x0, sp, #0x58
  4087b0:	bl	402b10 <localtime_r@plt>
  4087b4:	mov	w0, #0xffffffff            	// #-1
  4087b8:	str	w0, [sp, #184]
  4087bc:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4087c0:	add	x1, x1, #0x6f0
  4087c4:	mov	x0, x19
  4087c8:	bl	402ec0 <strcmp@plt>
  4087cc:	cbz	w0, 4088f0 <ferror@plt+0x5710>
  4087d0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4087d4:	add	x1, x1, #0x6f8
  4087d8:	mov	x0, x19
  4087dc:	bl	402ec0 <strcmp@plt>
  4087e0:	cbz	w0, 4088e4 <ferror@plt+0x5704>
  4087e4:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4087e8:	add	x1, x1, #0x700
  4087ec:	mov	x0, x19
  4087f0:	bl	402ec0 <strcmp@plt>
  4087f4:	cbz	w0, 408908 <ferror@plt+0x5728>
  4087f8:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4087fc:	add	x1, x1, #0x710
  408800:	mov	x0, x19
  408804:	bl	402ec0 <strcmp@plt>
  408808:	cbz	w0, 408924 <ferror@plt+0x5744>
  40880c:	ldrsb	w0, [x19]
  408810:	cmp	w0, #0x2b
  408814:	b.eq	408940 <ferror@plt+0x5760>  // b.none
  408818:	cmp	w0, #0x2d
  40881c:	b.eq	408958 <ferror@plt+0x5778>  // b.none
  408820:	stp	x21, x22, [sp, #32]
  408824:	mov	x0, x19
  408828:	bl	402a10 <strlen@plt>
  40882c:	cmp	x0, #0x3
  408830:	b.ls	408980 <ferror@plt+0x57a0>  // b.plast
  408834:	sub	x21, x0, #0x4
  408838:	mov	x2, #0x4                   	// #4
  40883c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408840:	add	x1, x1, #0x720
  408844:	add	x0, x19, x21
  408848:	bl	402e90 <memcmp@plt>
  40884c:	cbnz	w0, 408970 <ferror@plt+0x5790>
  408850:	mov	x1, x21
  408854:	mov	x0, x19
  408858:	bl	402ff0 <strndup@plt>
  40885c:	mov	x21, x0
  408860:	cbz	x0, 408d6c <ferror@plt+0x5b8c>
  408864:	add	x1, sp, #0x48
  408868:	mov	x0, x21
  40886c:	bl	408514 <ferror@plt+0x5334>
  408870:	mov	w19, w0
  408874:	mov	x0, x21
  408878:	bl	402f60 <free@plt>
  40887c:	tbnz	w19, #31, 408978 <ferror@plt+0x5798>
  408880:	ldp	x21, x22, [sp, #32]
  408884:	b	4088f0 <ferror@plt+0x5710>
  408888:	stp	x19, x20, [sp, #16]
  40888c:	stp	x21, x22, [sp, #32]
  408890:	stp	x23, x24, [sp, #48]
  408894:	adrp	x3, 40b000 <ferror@plt+0x7e20>
  408898:	add	x3, x3, #0x9d0
  40889c:	add	x3, x3, #0x10
  4088a0:	mov	w2, #0xc4                  	// #196
  4088a4:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4088a8:	add	x1, x1, #0x6c8
  4088ac:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  4088b0:	add	x0, x0, #0x6d8
  4088b4:	bl	403110 <__assert_fail@plt>
  4088b8:	stp	x21, x22, [sp, #32]
  4088bc:	stp	x23, x24, [sp, #48]
  4088c0:	adrp	x3, 40b000 <ferror@plt+0x7e20>
  4088c4:	add	x3, x3, #0x9d0
  4088c8:	add	x3, x3, #0x10
  4088cc:	mov	w2, #0xc5                  	// #197
  4088d0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4088d4:	add	x1, x1, #0x6c8
  4088d8:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  4088dc:	add	x0, x0, #0x6e0
  4088e0:	bl	403110 <__assert_fail@plt>
  4088e4:	str	wzr, [sp, #160]
  4088e8:	str	wzr, [sp, #156]
  4088ec:	str	wzr, [sp, #152]
  4088f0:	add	x0, sp, #0x98
  4088f4:	bl	402e50 <mktime@plt>
  4088f8:	mov	w19, #0xffffffea            	// #-22
  4088fc:	cmn	x0, #0x1
  408900:	b.eq	408ce0 <ferror@plt+0x5b00>  // b.none
  408904:	b	408cb8 <ferror@plt+0x5ad8>
  408908:	ldr	w0, [sp, #164]
  40890c:	sub	w0, w0, #0x1
  408910:	str	w0, [sp, #164]
  408914:	str	wzr, [sp, #160]
  408918:	str	wzr, [sp, #156]
  40891c:	str	wzr, [sp, #152]
  408920:	b	4088f0 <ferror@plt+0x5710>
  408924:	ldr	w0, [sp, #164]
  408928:	add	w0, w0, #0x1
  40892c:	str	w0, [sp, #164]
  408930:	str	wzr, [sp, #160]
  408934:	str	wzr, [sp, #156]
  408938:	str	wzr, [sp, #152]
  40893c:	b	4088f0 <ferror@plt+0x5710>
  408940:	add	x1, sp, #0x50
  408944:	add	x0, x19, #0x1
  408948:	bl	408514 <ferror@plt+0x5334>
  40894c:	mov	w19, w0
  408950:	tbz	w0, #31, 4088f0 <ferror@plt+0x5710>
  408954:	b	408ce0 <ferror@plt+0x5b00>
  408958:	add	x1, sp, #0x48
  40895c:	add	x0, x19, #0x1
  408960:	bl	408514 <ferror@plt+0x5334>
  408964:	mov	w19, w0
  408968:	tbz	w0, #31, 4088f0 <ferror@plt+0x5710>
  40896c:	b	408ce0 <ferror@plt+0x5b00>
  408970:	stp	x23, x24, [sp, #48]
  408974:	b	408984 <ferror@plt+0x57a4>
  408978:	ldp	x21, x22, [sp, #32]
  40897c:	b	408ce0 <ferror@plt+0x5b00>
  408980:	stp	x23, x24, [sp, #48]
  408984:	adrp	x21, 41d000 <ferror@plt+0x19e20>
  408988:	add	x21, x21, #0xb38
  40898c:	add	x21, x21, #0x1c0
  408990:	mov	w24, #0x0                   	// #0
  408994:	b	4089a8 <ferror@plt+0x57c8>
  408998:	add	w24, w24, #0x1
  40899c:	add	x21, x21, #0x10
  4089a0:	cmp	w24, #0xe
  4089a4:	b.eq	408c84 <ferror@plt+0x5aa4>  // b.none
  4089a8:	ldr	x23, [x21]
  4089ac:	cbz	x23, 408998 <ferror@plt+0x57b8>
  4089b0:	mov	x0, x23
  4089b4:	bl	402a10 <strlen@plt>
  4089b8:	mov	x22, x0
  4089bc:	cbz	x0, 408998 <ferror@plt+0x57b8>
  4089c0:	mov	x2, x0
  4089c4:	mov	x1, x23
  4089c8:	mov	x0, x19
  4089cc:	bl	402fb0 <strncasecmp@plt>
  4089d0:	cbnz	w0, 408998 <ferror@plt+0x57b8>
  4089d4:	ldrsb	w0, [x19, x22]
  4089d8:	cmp	w0, #0x20
  4089dc:	b.ne	408998 <ferror@plt+0x57b8>  // b.any
  4089e0:	ubfiz	x24, x24, #4, #32
  4089e4:	adrp	x0, 41d000 <ferror@plt+0x19e20>
  4089e8:	add	x0, x0, #0xb38
  4089ec:	add	x24, x0, x24
  4089f0:	ldr	w21, [x24, #456]
  4089f4:	add	x22, x22, #0x1
  4089f8:	add	x19, x19, x22
  4089fc:	ldp	x0, x1, [sp, #152]
  408a00:	stp	x0, x1, [sp, #96]
  408a04:	ldp	x0, x1, [sp, #168]
  408a08:	stp	x0, x1, [sp, #112]
  408a0c:	ldp	x0, x1, [sp, #184]
  408a10:	stp	x0, x1, [sp, #128]
  408a14:	ldr	x0, [sp, #200]
  408a18:	str	x0, [sp, #144]
  408a1c:	add	x2, sp, #0x98
  408a20:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408a24:	add	x1, x1, #0x728
  408a28:	mov	x0, x19
  408a2c:	bl	402be0 <strptime@plt>
  408a30:	cbz	x0, 408a3c <ferror@plt+0x585c>
  408a34:	ldrsb	w0, [x0]
  408a38:	cbz	w0, 408c90 <ferror@plt+0x5ab0>
  408a3c:	ldp	x0, x1, [sp, #96]
  408a40:	stp	x0, x1, [sp, #152]
  408a44:	ldp	x0, x1, [sp, #112]
  408a48:	stp	x0, x1, [sp, #168]
  408a4c:	ldp	x0, x1, [sp, #128]
  408a50:	stp	x0, x1, [sp, #184]
  408a54:	ldr	x0, [sp, #144]
  408a58:	str	x0, [sp, #200]
  408a5c:	add	x2, sp, #0x98
  408a60:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408a64:	add	x1, x1, #0x740
  408a68:	mov	x0, x19
  408a6c:	bl	402be0 <strptime@plt>
  408a70:	cbz	x0, 408a7c <ferror@plt+0x589c>
  408a74:	ldrsb	w0, [x0]
  408a78:	cbz	w0, 408c90 <ferror@plt+0x5ab0>
  408a7c:	ldp	x0, x1, [sp, #96]
  408a80:	stp	x0, x1, [sp, #152]
  408a84:	ldp	x0, x1, [sp, #112]
  408a88:	stp	x0, x1, [sp, #168]
  408a8c:	ldp	x0, x1, [sp, #128]
  408a90:	stp	x0, x1, [sp, #184]
  408a94:	ldr	x0, [sp, #144]
  408a98:	str	x0, [sp, #200]
  408a9c:	add	x2, sp, #0x98
  408aa0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408aa4:	add	x1, x1, #0x758
  408aa8:	mov	x0, x19
  408aac:	bl	402be0 <strptime@plt>
  408ab0:	cbz	x0, 408abc <ferror@plt+0x58dc>
  408ab4:	ldrsb	w0, [x0]
  408ab8:	cbz	w0, 408c90 <ferror@plt+0x5ab0>
  408abc:	ldp	x0, x1, [sp, #96]
  408ac0:	stp	x0, x1, [sp, #152]
  408ac4:	ldp	x0, x1, [sp, #112]
  408ac8:	stp	x0, x1, [sp, #168]
  408acc:	ldp	x0, x1, [sp, #128]
  408ad0:	stp	x0, x1, [sp, #184]
  408ad4:	ldr	x0, [sp, #144]
  408ad8:	str	x0, [sp, #200]
  408adc:	add	x2, sp, #0x98
  408ae0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408ae4:	add	x1, x1, #0x770
  408ae8:	mov	x0, x19
  408aec:	bl	402be0 <strptime@plt>
  408af0:	cbz	x0, 408afc <ferror@plt+0x591c>
  408af4:	ldrsb	w0, [x0]
  408af8:	cbz	w0, 408c8c <ferror@plt+0x5aac>
  408afc:	ldp	x0, x1, [sp, #96]
  408b00:	stp	x0, x1, [sp, #152]
  408b04:	ldp	x0, x1, [sp, #112]
  408b08:	stp	x0, x1, [sp, #168]
  408b0c:	ldp	x0, x1, [sp, #128]
  408b10:	stp	x0, x1, [sp, #184]
  408b14:	ldr	x0, [sp, #144]
  408b18:	str	x0, [sp, #200]
  408b1c:	add	x2, sp, #0x98
  408b20:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408b24:	add	x1, x1, #0x780
  408b28:	mov	x0, x19
  408b2c:	bl	402be0 <strptime@plt>
  408b30:	cbz	x0, 408b3c <ferror@plt+0x595c>
  408b34:	ldrsb	w0, [x0]
  408b38:	cbz	w0, 408cf0 <ferror@plt+0x5b10>
  408b3c:	ldp	x0, x1, [sp, #96]
  408b40:	stp	x0, x1, [sp, #152]
  408b44:	ldp	x0, x1, [sp, #112]
  408b48:	stp	x0, x1, [sp, #168]
  408b4c:	ldp	x0, x1, [sp, #128]
  408b50:	stp	x0, x1, [sp, #184]
  408b54:	ldr	x0, [sp, #144]
  408b58:	str	x0, [sp, #200]
  408b5c:	add	x2, sp, #0x98
  408b60:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408b64:	add	x1, x1, #0x790
  408b68:	mov	x0, x19
  408b6c:	bl	402be0 <strptime@plt>
  408b70:	cbz	x0, 408b7c <ferror@plt+0x599c>
  408b74:	ldrsb	w0, [x0]
  408b78:	cbz	w0, 408cf8 <ferror@plt+0x5b18>
  408b7c:	ldp	x0, x1, [sp, #96]
  408b80:	stp	x0, x1, [sp, #152]
  408b84:	ldp	x0, x1, [sp, #112]
  408b88:	stp	x0, x1, [sp, #168]
  408b8c:	ldp	x0, x1, [sp, #128]
  408b90:	stp	x0, x1, [sp, #184]
  408b94:	ldr	x0, [sp, #144]
  408b98:	str	x0, [sp, #200]
  408b9c:	add	x2, sp, #0x98
  408ba0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408ba4:	add	x1, x1, #0x7a0
  408ba8:	mov	x0, x19
  408bac:	bl	402be0 <strptime@plt>
  408bb0:	cbz	x0, 408bbc <ferror@plt+0x59dc>
  408bb4:	ldrsb	w0, [x0]
  408bb8:	cbz	w0, 408d08 <ferror@plt+0x5b28>
  408bbc:	ldp	x0, x1, [sp, #96]
  408bc0:	stp	x0, x1, [sp, #152]
  408bc4:	ldp	x0, x1, [sp, #112]
  408bc8:	stp	x0, x1, [sp, #168]
  408bcc:	ldp	x0, x1, [sp, #128]
  408bd0:	stp	x0, x1, [sp, #184]
  408bd4:	ldr	x0, [sp, #144]
  408bd8:	str	x0, [sp, #200]
  408bdc:	add	x2, sp, #0x98
  408be0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408be4:	add	x1, x1, #0x7b0
  408be8:	mov	x0, x19
  408bec:	bl	402be0 <strptime@plt>
  408bf0:	cbz	x0, 408bfc <ferror@plt+0x5a1c>
  408bf4:	ldrsb	w0, [x0]
  408bf8:	cbz	w0, 408c90 <ferror@plt+0x5ab0>
  408bfc:	ldp	x0, x1, [sp, #96]
  408c00:	stp	x0, x1, [sp, #152]
  408c04:	ldp	x0, x1, [sp, #112]
  408c08:	stp	x0, x1, [sp, #168]
  408c0c:	ldp	x0, x1, [sp, #128]
  408c10:	stp	x0, x1, [sp, #184]
  408c14:	ldr	x0, [sp, #144]
  408c18:	str	x0, [sp, #200]
  408c1c:	add	x2, sp, #0x98
  408c20:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408c24:	add	x1, x1, #0x7c0
  408c28:	mov	x0, x19
  408c2c:	bl	402be0 <strptime@plt>
  408c30:	cbz	x0, 408c3c <ferror@plt+0x5a5c>
  408c34:	ldrsb	w0, [x0]
  408c38:	cbz	w0, 408d18 <ferror@plt+0x5b38>
  408c3c:	ldp	x0, x1, [sp, #96]
  408c40:	stp	x0, x1, [sp, #152]
  408c44:	ldp	x0, x1, [sp, #112]
  408c48:	stp	x0, x1, [sp, #168]
  408c4c:	ldp	x0, x1, [sp, #128]
  408c50:	stp	x0, x1, [sp, #184]
  408c54:	ldr	x0, [sp, #144]
  408c58:	str	x0, [sp, #200]
  408c5c:	add	x2, sp, #0x98
  408c60:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408c64:	add	x1, x1, #0x7c8
  408c68:	mov	x0, x19
  408c6c:	bl	402be0 <strptime@plt>
  408c70:	cbz	x0, 408d2c <ferror@plt+0x5b4c>
  408c74:	ldrsb	w0, [x0]
  408c78:	cbnz	w0, 408d3c <ferror@plt+0x5b5c>
  408c7c:	str	wzr, [sp, #152]
  408c80:	b	408c90 <ferror@plt+0x5ab0>
  408c84:	mov	w21, #0xffffffff            	// #-1
  408c88:	b	4089fc <ferror@plt+0x581c>
  408c8c:	str	wzr, [sp, #152]
  408c90:	add	x0, sp, #0x98
  408c94:	bl	402e50 <mktime@plt>
  408c98:	cmn	x0, #0x1
  408c9c:	b.eq	408d4c <ferror@plt+0x5b6c>  // b.none
  408ca0:	tbnz	w21, #31, 408d20 <ferror@plt+0x5b40>
  408ca4:	ldr	w1, [sp, #176]
  408ca8:	cmp	w1, w21
  408cac:	b.ne	408d5c <ferror@plt+0x5b7c>  // b.any
  408cb0:	ldp	x21, x22, [sp, #32]
  408cb4:	ldp	x23, x24, [sp, #48]
  408cb8:	mov	x2, #0x4240                	// #16960
  408cbc:	movk	x2, #0xf, lsl #16
  408cc0:	ldr	x1, [sp, #80]
  408cc4:	madd	x0, x0, x2, x1
  408cc8:	ldr	x2, [sp, #72]
  408ccc:	sub	x1, x0, x2
  408cd0:	cmp	x2, x0
  408cd4:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  408cd8:	str	x0, [x20]
  408cdc:	mov	w19, #0x0                   	// #0
  408ce0:	mov	w0, w19
  408ce4:	ldp	x19, x20, [sp, #16]
  408ce8:	ldp	x29, x30, [sp], #208
  408cec:	ret
  408cf0:	str	wzr, [sp, #152]
  408cf4:	b	408c90 <ferror@plt+0x5ab0>
  408cf8:	str	wzr, [sp, #160]
  408cfc:	str	wzr, [sp, #156]
  408d00:	str	wzr, [sp, #152]
  408d04:	b	408c90 <ferror@plt+0x5ab0>
  408d08:	str	wzr, [sp, #160]
  408d0c:	str	wzr, [sp, #156]
  408d10:	str	wzr, [sp, #152]
  408d14:	b	408c90 <ferror@plt+0x5ab0>
  408d18:	str	wzr, [sp, #152]
  408d1c:	b	408c90 <ferror@plt+0x5ab0>
  408d20:	ldp	x21, x22, [sp, #32]
  408d24:	ldp	x23, x24, [sp, #48]
  408d28:	b	408cb8 <ferror@plt+0x5ad8>
  408d2c:	mov	w19, #0xffffffea            	// #-22
  408d30:	ldp	x21, x22, [sp, #32]
  408d34:	ldp	x23, x24, [sp, #48]
  408d38:	b	408ce0 <ferror@plt+0x5b00>
  408d3c:	mov	w19, #0xffffffea            	// #-22
  408d40:	ldp	x21, x22, [sp, #32]
  408d44:	ldp	x23, x24, [sp, #48]
  408d48:	b	408ce0 <ferror@plt+0x5b00>
  408d4c:	mov	w19, #0xffffffea            	// #-22
  408d50:	ldp	x21, x22, [sp, #32]
  408d54:	ldp	x23, x24, [sp, #48]
  408d58:	b	408ce0 <ferror@plt+0x5b00>
  408d5c:	mov	w19, #0xffffffea            	// #-22
  408d60:	ldp	x21, x22, [sp, #32]
  408d64:	ldp	x23, x24, [sp, #48]
  408d68:	b	408ce0 <ferror@plt+0x5b00>
  408d6c:	mov	w19, #0xfffffff4            	// #-12
  408d70:	ldp	x21, x22, [sp, #32]
  408d74:	b	408ce0 <ferror@plt+0x5b00>
  408d78:	ldr	w1, [x0, #32]
  408d7c:	tbnz	w1, #31, 408d88 <ferror@plt+0x5ba8>
  408d80:	ldr	w0, [x0, #40]
  408d84:	ret
  408d88:	mov	w0, #0x0                   	// #0
  408d8c:	b	408d84 <ferror@plt+0x5ba4>
  408d90:	stp	x29, x30, [sp, #-64]!
  408d94:	mov	x29, sp
  408d98:	stp	x19, x20, [sp, #16]
  408d9c:	stp	x21, x22, [sp, #32]
  408da0:	str	x23, [sp, #48]
  408da4:	mov	x22, x0
  408da8:	mov	x23, x1
  408dac:	mov	w19, w2
  408db0:	mov	x21, x3
  408db4:	mov	x20, x4
  408db8:	tbnz	w19, #0, 408df0 <ferror@plt+0x5c10>
  408dbc:	and	w0, w19, #0x3
  408dc0:	cmp	w0, #0x3
  408dc4:	b.eq	408e34 <ferror@plt+0x5c54>  // b.none
  408dc8:	tbnz	w19, #1, 408e54 <ferror@plt+0x5c74>
  408dcc:	tbnz	w19, #3, 408e90 <ferror@plt+0x5cb0>
  408dd0:	tbnz	w19, #4, 408ec4 <ferror@plt+0x5ce4>
  408dd4:	and	w0, w19, #0x4
  408dd8:	tbnz	w19, #2, 408ef8 <ferror@plt+0x5d18>
  408ddc:	ldp	x19, x20, [sp, #16]
  408de0:	ldp	x21, x22, [sp, #32]
  408de4:	ldr	x23, [sp, #48]
  408de8:	ldp	x29, x30, [sp], #64
  408dec:	ret
  408df0:	ldr	w4, [x0, #16]
  408df4:	ldrsw	x3, [x0, #20]
  408df8:	ldr	w5, [x0, #12]
  408dfc:	add	w4, w4, #0x1
  408e00:	add	x3, x3, #0x76c
  408e04:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  408e08:	add	x2, x2, #0x7d8
  408e0c:	mov	x1, x20
  408e10:	mov	x0, x21
  408e14:	bl	402bf0 <snprintf@plt>
  408e18:	tbnz	w0, #31, 408f68 <ferror@plt+0x5d88>
  408e1c:	sxtw	x1, w0
  408e20:	cmp	x20, w0, sxtw
  408e24:	b.cc	408f68 <ferror@plt+0x5d88>  // b.lo, b.ul, b.last
  408e28:	sub	x20, x20, x1
  408e2c:	add	x21, x21, x1
  408e30:	b	408dbc <ferror@plt+0x5bdc>
  408e34:	cbz	x20, 408f68 <ferror@plt+0x5d88>
  408e38:	tst	x19, #0x20
  408e3c:	mov	w0, #0x54                  	// #84
  408e40:	mov	w1, #0x20                  	// #32
  408e44:	csel	w0, w0, w1, ne  // ne = any
  408e48:	strb	w0, [x21], #1
  408e4c:	sub	x20, x20, #0x1
  408e50:	b	408dc8 <ferror@plt+0x5be8>
  408e54:	ldr	w5, [x22]
  408e58:	ldr	w4, [x22, #4]
  408e5c:	ldr	w3, [x22, #8]
  408e60:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  408e64:	add	x2, x2, #0x7e8
  408e68:	mov	x1, x20
  408e6c:	mov	x0, x21
  408e70:	bl	402bf0 <snprintf@plt>
  408e74:	tbnz	w0, #31, 408f68 <ferror@plt+0x5d88>
  408e78:	sxtw	x1, w0
  408e7c:	cmp	x20, w0, sxtw
  408e80:	b.cc	408f68 <ferror@plt+0x5d88>  // b.lo, b.ul, b.last
  408e84:	sub	x20, x20, x1
  408e88:	add	x21, x21, x1
  408e8c:	b	408dcc <ferror@plt+0x5bec>
  408e90:	mov	x3, x23
  408e94:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  408e98:	add	x2, x2, #0x7f8
  408e9c:	mov	x1, x20
  408ea0:	mov	x0, x21
  408ea4:	bl	402bf0 <snprintf@plt>
  408ea8:	tbnz	w0, #31, 408f68 <ferror@plt+0x5d88>
  408eac:	sxtw	x1, w0
  408eb0:	cmp	x20, w0, sxtw
  408eb4:	b.cc	408f68 <ferror@plt+0x5d88>  // b.lo, b.ul, b.last
  408eb8:	sub	x20, x20, x1
  408ebc:	add	x21, x21, x1
  408ec0:	b	408dd4 <ferror@plt+0x5bf4>
  408ec4:	mov	x3, x23
  408ec8:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  408ecc:	add	x2, x2, #0x800
  408ed0:	mov	x1, x20
  408ed4:	mov	x0, x21
  408ed8:	bl	402bf0 <snprintf@plt>
  408edc:	tbnz	w0, #31, 408f68 <ferror@plt+0x5d88>
  408ee0:	sxtw	x1, w0
  408ee4:	cmp	x20, w0, sxtw
  408ee8:	b.cc	408f68 <ferror@plt+0x5d88>  // b.lo, b.ul, b.last
  408eec:	sub	x20, x20, x1
  408ef0:	add	x21, x21, x1
  408ef4:	b	408dd4 <ferror@plt+0x5bf4>
  408ef8:	mov	x0, x22
  408efc:	bl	408d78 <ferror@plt+0x5b98>
  408f00:	mov	w1, #0x8889                	// #34953
  408f04:	movk	w1, #0x8888, lsl #16
  408f08:	smull	x4, w0, w1
  408f0c:	lsr	x4, x4, #32
  408f10:	add	w4, w0, w4
  408f14:	asr	w4, w4, #5
  408f18:	sub	w4, w4, w0, asr #31
  408f1c:	smull	x3, w4, w1
  408f20:	lsr	x3, x3, #32
  408f24:	add	w3, w4, w3
  408f28:	asr	w3, w3, #5
  408f2c:	sub	w3, w3, w4, asr #31
  408f30:	lsl	w0, w3, #4
  408f34:	sub	w0, w0, w3
  408f38:	subs	w4, w4, w0, lsl #2
  408f3c:	cneg	w4, w4, mi  // mi = first
  408f40:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  408f44:	add	x2, x2, #0x808
  408f48:	mov	x1, x20
  408f4c:	mov	x0, x21
  408f50:	bl	402bf0 <snprintf@plt>
  408f54:	mov	w1, w0
  408f58:	tbnz	w0, #31, 408f68 <ferror@plt+0x5d88>
  408f5c:	mov	w0, #0x0                   	// #0
  408f60:	cmp	x20, w1, sxtw
  408f64:	b.cs	408ddc <ferror@plt+0x5bfc>  // b.hs, b.nlast
  408f68:	mov	w2, #0x5                   	// #5
  408f6c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408f70:	add	x1, x1, #0x818
  408f74:	mov	x0, #0x0                   	// #0
  408f78:	bl	4030b0 <dcgettext@plt>
  408f7c:	bl	403060 <warnx@plt>
  408f80:	mov	w0, #0xffffffff            	// #-1
  408f84:	b	408ddc <ferror@plt+0x5bfc>
  408f88:	stp	x29, x30, [sp, #-112]!
  408f8c:	mov	x29, sp
  408f90:	stp	x19, x20, [sp, #16]
  408f94:	stp	x21, x22, [sp, #32]
  408f98:	mov	x19, x0
  408f9c:	mov	w20, w1
  408fa0:	mov	x21, x2
  408fa4:	mov	x22, x3
  408fa8:	tbz	w20, #6, 408fe0 <ferror@plt+0x5e00>
  408fac:	add	x1, sp, #0x38
  408fb0:	bl	402d30 <gmtime_r@plt>
  408fb4:	cbz	x0, 408fec <ferror@plt+0x5e0c>
  408fb8:	mov	x4, x22
  408fbc:	mov	x3, x21
  408fc0:	mov	w2, w20
  408fc4:	ldr	x1, [x19, #8]
  408fc8:	add	x0, sp, #0x38
  408fcc:	bl	408d90 <ferror@plt+0x5bb0>
  408fd0:	ldp	x19, x20, [sp, #16]
  408fd4:	ldp	x21, x22, [sp, #32]
  408fd8:	ldp	x29, x30, [sp], #112
  408fdc:	ret
  408fe0:	add	x1, sp, #0x38
  408fe4:	bl	402b10 <localtime_r@plt>
  408fe8:	b	408fb4 <ferror@plt+0x5dd4>
  408fec:	mov	w2, #0x5                   	// #5
  408ff0:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  408ff4:	add	x1, x1, #0x840
  408ff8:	mov	x0, #0x0                   	// #0
  408ffc:	bl	4030b0 <dcgettext@plt>
  409000:	ldr	x1, [x19]
  409004:	bl	403060 <warnx@plt>
  409008:	mov	w0, #0xffffffff            	// #-1
  40900c:	b	408fd0 <ferror@plt+0x5df0>
  409010:	stp	x29, x30, [sp, #-16]!
  409014:	mov	x29, sp
  409018:	mov	x4, x3
  40901c:	mov	x3, x2
  409020:	mov	w2, w1
  409024:	mov	x1, #0x0                   	// #0
  409028:	bl	408d90 <ferror@plt+0x5bb0>
  40902c:	ldp	x29, x30, [sp], #16
  409030:	ret
  409034:	stp	x29, x30, [sp, #-112]!
  409038:	mov	x29, sp
  40903c:	stp	x19, x20, [sp, #16]
  409040:	stp	x21, x22, [sp, #32]
  409044:	mov	x20, x0
  409048:	mov	w19, w1
  40904c:	mov	x21, x2
  409050:	mov	x22, x3
  409054:	tbz	w19, #6, 40908c <ferror@plt+0x5eac>
  409058:	add	x1, sp, #0x38
  40905c:	bl	402d30 <gmtime_r@plt>
  409060:	cbz	x0, 409098 <ferror@plt+0x5eb8>
  409064:	mov	x4, x22
  409068:	mov	x3, x21
  40906c:	mov	w2, w19
  409070:	mov	x1, #0x0                   	// #0
  409074:	add	x0, sp, #0x38
  409078:	bl	408d90 <ferror@plt+0x5bb0>
  40907c:	ldp	x19, x20, [sp, #16]
  409080:	ldp	x21, x22, [sp, #32]
  409084:	ldp	x29, x30, [sp], #112
  409088:	ret
  40908c:	add	x1, sp, #0x38
  409090:	bl	402b10 <localtime_r@plt>
  409094:	b	409060 <ferror@plt+0x5e80>
  409098:	mov	w2, #0x5                   	// #5
  40909c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4090a0:	add	x1, x1, #0x840
  4090a4:	mov	x0, #0x0                   	// #0
  4090a8:	bl	4030b0 <dcgettext@plt>
  4090ac:	mov	x1, x20
  4090b0:	bl	403060 <warnx@plt>
  4090b4:	mov	w0, #0xffffffff            	// #-1
  4090b8:	b	40907c <ferror@plt+0x5e9c>
  4090bc:	stp	x29, x30, [sp, #-176]!
  4090c0:	mov	x29, sp
  4090c4:	stp	x19, x20, [sp, #16]
  4090c8:	stp	x21, x22, [sp, #32]
  4090cc:	str	x23, [sp, #48]
  4090d0:	mov	x21, x0
  4090d4:	mov	x19, x1
  4090d8:	mov	w23, w2
  4090dc:	mov	x22, x3
  4090e0:	mov	x20, x4
  4090e4:	ldr	x0, [x1]
  4090e8:	cbz	x0, 409144 <ferror@plt+0x5f64>
  4090ec:	add	x1, sp, #0x78
  4090f0:	mov	x0, x21
  4090f4:	bl	402b10 <localtime_r@plt>
  4090f8:	add	x1, sp, #0x40
  4090fc:	mov	x0, x19
  409100:	bl	402b10 <localtime_r@plt>
  409104:	ldr	w1, [sp, #92]
  409108:	ldr	w0, [sp, #148]
  40910c:	cmp	w1, w0
  409110:	b.eq	409154 <ferror@plt+0x5f74>  // b.none
  409114:	ldr	w1, [sp, #140]
  409118:	ldr	w0, [sp, #84]
  40911c:	cmp	w1, w0
  409120:	b.ne	409164 <ferror@plt+0x5f84>  // b.any
  409124:	tbz	w23, #1, 4091c4 <ferror@plt+0x5fe4>
  409128:	add	x3, sp, #0x78
  40912c:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  409130:	add	x2, x2, #0x870
  409134:	mov	x1, x20
  409138:	mov	x0, x22
  40913c:	bl	402b70 <strftime@plt>
  409140:	b	40917c <ferror@plt+0x5f9c>
  409144:	mov	x1, #0x0                   	// #0
  409148:	mov	x0, x19
  40914c:	bl	402d10 <gettimeofday@plt>
  409150:	b	4090ec <ferror@plt+0x5f0c>
  409154:	ldr	w1, [sp, #140]
  409158:	ldr	w0, [sp, #84]
  40915c:	cmp	w1, w0
  409160:	b.eq	409198 <ferror@plt+0x5fb8>  // b.none
  409164:	add	x3, sp, #0x78
  409168:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  40916c:	add	x2, x2, #0x888
  409170:	mov	x1, x20
  409174:	mov	x0, x22
  409178:	bl	402b70 <strftime@plt>
  40917c:	cmp	w0, #0x0
  409180:	csetm	w0, le
  409184:	ldp	x19, x20, [sp, #16]
  409188:	ldp	x21, x22, [sp, #32]
  40918c:	ldr	x23, [sp, #48]
  409190:	ldp	x29, x30, [sp], #176
  409194:	ret
  409198:	ldr	w4, [sp, #124]
  40919c:	ldr	w3, [sp, #128]
  4091a0:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  4091a4:	add	x2, x2, #0x860
  4091a8:	mov	x1, x20
  4091ac:	mov	x0, x22
  4091b0:	bl	402bf0 <snprintf@plt>
  4091b4:	tbnz	w0, #31, 4091e0 <ferror@plt+0x6000>
  4091b8:	cmp	x20, w0, sxtw
  4091bc:	csetm	w0, cc  // cc = lo, ul, last
  4091c0:	b	409184 <ferror@plt+0x5fa4>
  4091c4:	add	x3, sp, #0x78
  4091c8:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  4091cc:	add	x2, x2, #0x880
  4091d0:	mov	x1, x20
  4091d4:	mov	x0, x22
  4091d8:	bl	402b70 <strftime@plt>
  4091dc:	b	40917c <ferror@plt+0x5f9c>
  4091e0:	mov	w0, #0xffffffff            	// #-1
  4091e4:	b	409184 <ferror@plt+0x5fa4>
  4091e8:	mov	x12, #0x2060                	// #8288
  4091ec:	sub	sp, sp, x12
  4091f0:	stp	x29, x30, [sp]
  4091f4:	mov	x29, sp
  4091f8:	stp	x19, x20, [sp, #16]
  4091fc:	add	x19, sp, #0x60
  409200:	mov	x4, x1
  409204:	mov	w3, w0
  409208:	adrp	x2, 40b000 <ferror@plt+0x7e20>
  40920c:	add	x2, x2, #0x9f0
  409210:	mov	x1, #0x2000                	// #8192
  409214:	mov	x0, x19
  409218:	bl	402bf0 <snprintf@plt>
  40921c:	mov	w1, #0x0                   	// #0
  409220:	mov	x0, x19
  409224:	bl	402c80 <open@plt>
  409228:	mov	x19, #0x0                   	// #0
  40922c:	tbnz	w0, #31, 40933c <ferror@plt+0x615c>
  409230:	stp	x21, x22, [sp, #32]
  409234:	stp	x23, x24, [sp, #48]
  409238:	str	x25, [sp, #64]
  40923c:	mov	w21, w0
  409240:	add	x20, sp, #0x60
  409244:	mov	x19, #0x2000                	// #8192
  409248:	mov	x2, x19
  40924c:	mov	w1, #0x0                   	// #0
  409250:	mov	x0, x20
  409254:	bl	402cf0 <memset@plt>
  409258:	mov	x22, #0x0                   	// #0
  40925c:	mov	w23, #0x0                   	// #0
  409260:	mov	x25, #0xb280                	// #45696
  409264:	movk	x25, #0xee6, lsl #16
  409268:	add	x24, sp, #0x50
  40926c:	b	4092cc <ferror@plt+0x60ec>
  409270:	tbz	x0, #63, 409290 <ferror@plt+0x60b0>
  409274:	bl	403120 <__errno_location@plt>
  409278:	ldr	w0, [x0]
  40927c:	cmp	w0, #0xb
  409280:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  409284:	b.ne	409290 <ferror@plt+0x60b0>  // b.any
  409288:	cmp	w23, #0x4
  40928c:	b.le	4092b0 <ferror@plt+0x60d0>
  409290:	mov	x19, #0x0                   	// #0
  409294:	cbz	x22, 409328 <ferror@plt+0x6148>
  409298:	cmp	x22, #0x0
  40929c:	b.le	409354 <ferror@plt+0x6174>
  4092a0:	add	x1, sp, #0x60
  4092a4:	add	x3, x22, x1
  4092a8:	mov	w0, #0x20                  	// #32
  4092ac:	b	409304 <ferror@plt+0x6124>
  4092b0:	add	w23, w23, #0x1
  4092b4:	str	xzr, [sp, #80]
  4092b8:	str	x25, [sp, #88]
  4092bc:	mov	x1, #0x0                   	// #0
  4092c0:	mov	x0, x24
  4092c4:	bl	402fc0 <nanosleep@plt>
  4092c8:	cbz	x19, 409298 <ferror@plt+0x60b8>
  4092cc:	mov	x2, x19
  4092d0:	mov	x1, x20
  4092d4:	mov	w0, w21
  4092d8:	bl	403070 <read@plt>
  4092dc:	cmp	x0, #0x0
  4092e0:	b.le	409270 <ferror@plt+0x6090>
  4092e4:	sub	x19, x19, x0
  4092e8:	add	x20, x20, x0
  4092ec:	add	x22, x22, x0
  4092f0:	mov	w23, #0x0                   	// #0
  4092f4:	b	4092c8 <ferror@plt+0x60e8>
  4092f8:	add	x1, x1, #0x1
  4092fc:	cmp	x1, x3
  409300:	b.eq	409314 <ferror@plt+0x6134>  // b.none
  409304:	ldrsb	w2, [x1]
  409308:	cbnz	w2, 4092f8 <ferror@plt+0x6118>
  40930c:	strb	w0, [x1]
  409310:	b	4092f8 <ferror@plt+0x6118>
  409314:	add	x0, sp, #0x5f
  409318:	strb	wzr, [x0, x22]
  40931c:	add	x0, sp, #0x60
  409320:	bl	402df0 <strdup@plt>
  409324:	mov	x19, x0
  409328:	mov	w0, w21
  40932c:	bl	402e30 <close@plt>
  409330:	ldp	x21, x22, [sp, #32]
  409334:	ldp	x23, x24, [sp, #48]
  409338:	ldr	x25, [sp, #64]
  40933c:	mov	x0, x19
  409340:	ldp	x19, x20, [sp, #16]
  409344:	ldp	x29, x30, [sp]
  409348:	mov	x12, #0x2060                	// #8288
  40934c:	add	sp, sp, x12
  409350:	ret
  409354:	mov	x19, #0x0                   	// #0
  409358:	b	409328 <ferror@plt+0x6148>
  40935c:	mov	x12, #0x1020                	// #4128
  409360:	sub	sp, sp, x12
  409364:	stp	x29, x30, [sp]
  409368:	mov	x29, sp
  40936c:	str	x19, [sp, #16]
  409370:	mov	w2, w0
  409374:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  409378:	add	x1, x1, #0xa00
  40937c:	add	x0, sp, #0x20
  409380:	bl	402b40 <sprintf@plt>
  409384:	mov	x0, #0x8                   	// #8
  409388:	bl	402c70 <malloc@plt>
  40938c:	mov	x19, x0
  409390:	cbz	x0, 4093bc <ferror@plt+0x61dc>
  409394:	add	x0, sp, #0x20
  409398:	bl	402b60 <opendir@plt>
  40939c:	str	x0, [x19]
  4093a0:	cbz	x0, 4093bc <ferror@plt+0x61dc>
  4093a4:	mov	x0, x19
  4093a8:	ldr	x19, [sp, #16]
  4093ac:	ldp	x29, x30, [sp]
  4093b0:	mov	x12, #0x1020                	// #4128
  4093b4:	add	sp, sp, x12
  4093b8:	ret
  4093bc:	mov	x0, x19
  4093c0:	bl	402f60 <free@plt>
  4093c4:	mov	x19, #0x0                   	// #0
  4093c8:	b	4093a4 <ferror@plt+0x61c4>
  4093cc:	stp	x29, x30, [sp, #-32]!
  4093d0:	mov	x29, sp
  4093d4:	str	x19, [sp, #16]
  4093d8:	mov	x19, x0
  4093dc:	cbz	x0, 4093ec <ferror@plt+0x620c>
  4093e0:	ldr	x0, [x0]
  4093e4:	cbz	x0, 4093ec <ferror@plt+0x620c>
  4093e8:	bl	402e10 <closedir@plt>
  4093ec:	mov	x0, x19
  4093f0:	bl	402f60 <free@plt>
  4093f4:	ldr	x19, [sp, #16]
  4093f8:	ldp	x29, x30, [sp], #32
  4093fc:	ret
  409400:	cmp	x0, #0x0
  409404:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  409408:	b.eq	4094e0 <ferror@plt+0x6300>  // b.none
  40940c:	stp	x29, x30, [sp, #-80]!
  409410:	mov	x29, sp
  409414:	stp	x19, x20, [sp, #16]
  409418:	stp	x21, x22, [sp, #32]
  40941c:	stp	x23, x24, [sp, #48]
  409420:	mov	x21, x0
  409424:	mov	x20, x1
  409428:	str	wzr, [x1]
  40942c:	bl	403120 <__errno_location@plt>
  409430:	mov	x22, x0
  409434:	str	wzr, [x0]
  409438:	add	x24, sp, #0x48
  40943c:	mov	w23, #0xa                   	// #10
  409440:	b	409470 <ferror@plt+0x6290>
  409444:	ldr	w1, [x22]
  409448:	mov	w0, #0x1                   	// #1
  40944c:	cmp	w1, #0x0
  409450:	cneg	w0, w0, ne  // ne = any
  409454:	ldp	x19, x20, [sp, #16]
  409458:	ldp	x21, x22, [sp, #32]
  40945c:	ldp	x23, x24, [sp, #48]
  409460:	ldp	x29, x30, [sp], #80
  409464:	ret
  409468:	ldr	w0, [x20]
  40946c:	cbnz	w0, 4094d8 <ferror@plt+0x62f8>
  409470:	ldr	x0, [x21]
  409474:	bl	402dc0 <readdir@plt>
  409478:	mov	x19, x0
  40947c:	cbz	x0, 409444 <ferror@plt+0x6264>
  409480:	bl	402ef0 <__ctype_b_loc@plt>
  409484:	ldrb	w1, [x19, #19]
  409488:	ldr	x2, [x0]
  40948c:	ldrh	w2, [x2, x1, lsl #1]
  409490:	tbz	w2, #11, 409468 <ferror@plt+0x6288>
  409494:	str	wzr, [x22]
  409498:	add	x19, x19, #0x13
  40949c:	mov	w2, w23
  4094a0:	mov	x1, x24
  4094a4:	mov	x0, x19
  4094a8:	bl	402f10 <strtol@plt>
  4094ac:	str	w0, [x20]
  4094b0:	ldr	w0, [x22]
  4094b4:	cbnz	w0, 4094e8 <ferror@plt+0x6308>
  4094b8:	ldr	x0, [sp, #72]
  4094bc:	cmp	x19, x0
  4094c0:	b.eq	4094f0 <ferror@plt+0x6310>  // b.none
  4094c4:	cbz	x0, 409468 <ferror@plt+0x6288>
  4094c8:	ldrsb	w0, [x0]
  4094cc:	cbz	w0, 409468 <ferror@plt+0x6288>
  4094d0:	mov	w0, #0xffffffff            	// #-1
  4094d4:	b	409454 <ferror@plt+0x6274>
  4094d8:	mov	w0, #0x0                   	// #0
  4094dc:	b	409454 <ferror@plt+0x6274>
  4094e0:	mov	w0, #0xffffffea            	// #-22
  4094e4:	ret
  4094e8:	mov	w0, #0xffffffff            	// #-1
  4094ec:	b	409454 <ferror@plt+0x6274>
  4094f0:	mov	w0, #0xffffffff            	// #-1
  4094f4:	b	409454 <ferror@plt+0x6274>
  4094f8:	stp	x29, x30, [sp, #-16]!
  4094fc:	mov	x29, sp
  409500:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  409504:	add	x1, x1, #0xa10
  409508:	bl	4091e8 <ferror@plt+0x6008>
  40950c:	ldp	x29, x30, [sp], #16
  409510:	ret
  409514:	stp	x29, x30, [sp, #-16]!
  409518:	mov	x29, sp
  40951c:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  409520:	add	x1, x1, #0xa18
  409524:	bl	4091e8 <ferror@plt+0x6008>
  409528:	ldp	x29, x30, [sp], #16
  40952c:	ret
  409530:	stp	x29, x30, [sp, #-32]!
  409534:	mov	x29, sp
  409538:	str	x19, [sp, #16]
  40953c:	mov	x1, #0x18                  	// #24
  409540:	mov	x0, #0x1                   	// #1
  409544:	bl	402d90 <calloc@plt>
  409548:	mov	x19, x0
  40954c:	cbz	x0, 409574 <ferror@plt+0x6394>
  409550:	adrp	x0, 40b000 <ferror@plt+0x7e20>
  409554:	add	x0, x0, #0xa20
  409558:	bl	402b60 <opendir@plt>
  40955c:	str	x0, [x19]
  409560:	cbz	x0, 409574 <ferror@plt+0x6394>
  409564:	mov	x0, x19
  409568:	ldr	x19, [sp, #16]
  40956c:	ldp	x29, x30, [sp], #32
  409570:	ret
  409574:	mov	x0, x19
  409578:	bl	402f60 <free@plt>
  40957c:	mov	x19, #0x0                   	// #0
  409580:	b	409564 <ferror@plt+0x6384>
  409584:	stp	x29, x30, [sp, #-32]!
  409588:	mov	x29, sp
  40958c:	str	x19, [sp, #16]
  409590:	mov	x19, x0
  409594:	cbz	x0, 4095a4 <ferror@plt+0x63c4>
  409598:	ldr	x0, [x0]
  40959c:	cbz	x0, 4095a4 <ferror@plt+0x63c4>
  4095a0:	bl	402e10 <closedir@plt>
  4095a4:	mov	x0, x19
  4095a8:	bl	402f60 <free@plt>
  4095ac:	ldr	x19, [sp, #16]
  4095b0:	ldp	x29, x30, [sp], #32
  4095b4:	ret
  4095b8:	str	x1, [x0, #8]
  4095bc:	cmp	x1, #0x0
  4095c0:	cset	w2, ne  // ne = any
  4095c4:	ldrb	w1, [x0, #20]
  4095c8:	bfxil	w1, w2, #0, #1
  4095cc:	strb	w1, [x0, #20]
  4095d0:	ret
  4095d4:	str	w1, [x0, #16]
  4095d8:	ldrb	w1, [x0, #20]
  4095dc:	orr	w1, w1, #0x2
  4095e0:	strb	w1, [x0, #20]
  4095e4:	ret
  4095e8:	cmp	x0, #0x0
  4095ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4095f0:	b.eq	4097c0 <ferror@plt+0x65e0>  // b.none
  4095f4:	mov	x12, #0x2160                	// #8544
  4095f8:	sub	sp, sp, x12
  4095fc:	stp	x29, x30, [sp]
  409600:	mov	x29, sp
  409604:	stp	x19, x20, [sp, #16]
  409608:	stp	x21, x22, [sp, #32]
  40960c:	stp	x23, x24, [sp, #48]
  409610:	stp	x25, x26, [sp, #64]
  409614:	mov	x20, x0
  409618:	mov	x25, x1
  40961c:	str	wzr, [x1]
  409620:	bl	403120 <__errno_location@plt>
  409624:	mov	x23, x0
  409628:	adrp	x24, 40b000 <ferror@plt+0x7e20>
  40962c:	add	x24, x24, #0xa28
  409630:	add	x22, sp, #0x160
  409634:	adrp	x26, 40b000 <ferror@plt+0x7e20>
  409638:	add	x26, x26, #0x5c0
  40963c:	str	wzr, [x23]
  409640:	ldr	x0, [x20]
  409644:	bl	402dc0 <readdir@plt>
  409648:	mov	x19, x0
  40964c:	cbz	x0, 409764 <ferror@plt+0x6584>
  409650:	bl	402ef0 <__ctype_b_loc@plt>
  409654:	ldrb	w1, [x19, #19]
  409658:	ldr	x0, [x0]
  40965c:	ldrh	w0, [x0, x1, lsl #1]
  409660:	tbz	w0, #11, 40963c <ferror@plt+0x645c>
  409664:	ldrb	w0, [x20, #20]
  409668:	tbnz	w0, #1, 409778 <ferror@plt+0x6598>
  40966c:	ldrb	w0, [x20, #20]
  409670:	tbz	w0, #0, 409700 <ferror@plt+0x6520>
  409674:	add	x3, x19, #0x13
  409678:	mov	x2, x24
  40967c:	mov	x1, #0x2000                	// #8192
  409680:	mov	x0, x22
  409684:	bl	402bf0 <snprintf@plt>
  409688:	ldr	x0, [x20]
  40968c:	bl	403040 <dirfd@plt>
  409690:	mov	w2, #0x80000               	// #524288
  409694:	mov	x1, x22
  409698:	bl	4030f0 <openat@plt>
  40969c:	tbnz	w0, #31, 40963c <ferror@plt+0x645c>
  4096a0:	mov	x1, x26
  4096a4:	bl	402d00 <fdopen@plt>
  4096a8:	mov	x21, x0
  4096ac:	cbz	x0, 40963c <ferror@plt+0x645c>
  4096b0:	mov	x2, x0
  4096b4:	mov	w1, #0x2000                	// #8192
  4096b8:	mov	x0, x22
  4096bc:	bl	403190 <fgets@plt>
  4096c0:	str	x0, [sp, #88]
  4096c4:	mov	x0, x21
  4096c8:	bl	402c30 <fclose@plt>
  4096cc:	ldr	x0, [sp, #88]
  4096d0:	cbz	x0, 40963c <ferror@plt+0x645c>
  4096d4:	add	x2, sp, #0x60
  4096d8:	adrp	x1, 40b000 <ferror@plt+0x7e20>
  4096dc:	add	x1, x1, #0xa30
  4096e0:	mov	x0, x22
  4096e4:	bl	4030c0 <__isoc99_sscanf@plt>
  4096e8:	cmp	w0, #0x1
  4096ec:	b.ne	40963c <ferror@plt+0x645c>  // b.any
  4096f0:	ldr	x1, [x20, #8]
  4096f4:	add	x0, sp, #0x60
  4096f8:	bl	402ec0 <strcmp@plt>
  4096fc:	cbnz	w0, 40963c <ferror@plt+0x645c>
  409700:	str	xzr, [sp, #88]
  409704:	str	wzr, [x23]
  409708:	add	x19, x19, #0x13
  40970c:	mov	w2, #0xa                   	// #10
  409710:	add	x1, sp, #0x58
  409714:	mov	x0, x19
  409718:	bl	402f10 <strtol@plt>
  40971c:	str	w0, [x25]
  409720:	ldr	w0, [x23]
  409724:	cbnz	w0, 4097b0 <ferror@plt+0x65d0>
  409728:	ldr	x1, [sp, #88]
  40972c:	cmp	x19, x1
  409730:	b.eq	4097b8 <ferror@plt+0x65d8>  // b.none
  409734:	cbz	x1, 409744 <ferror@plt+0x6564>
  409738:	ldrsb	w0, [x1]
  40973c:	cmp	w0, #0x0
  409740:	csetm	w0, ne  // ne = any
  409744:	ldp	x19, x20, [sp, #16]
  409748:	ldp	x21, x22, [sp, #32]
  40974c:	ldp	x23, x24, [sp, #48]
  409750:	ldp	x25, x26, [sp, #64]
  409754:	ldp	x29, x30, [sp]
  409758:	mov	x12, #0x2160                	// #8544
  40975c:	add	sp, sp, x12
  409760:	ret
  409764:	ldr	w1, [x23]
  409768:	mov	w0, #0x1                   	// #1
  40976c:	cmp	w1, #0x0
  409770:	cneg	w0, w0, ne  // ne = any
  409774:	b	409744 <ferror@plt+0x6564>
  409778:	ldr	x0, [x20]
  40977c:	bl	403040 <dirfd@plt>
  409780:	mov	w4, #0x0                   	// #0
  409784:	mov	x3, x22
  409788:	add	x2, x19, #0x13
  40978c:	mov	w1, w0
  409790:	mov	w0, #0x0                   	// #0
  409794:	bl	4031d0 <__fxstatat@plt>
  409798:	cbnz	w0, 40963c <ferror@plt+0x645c>
  40979c:	ldr	w1, [x20, #16]
  4097a0:	ldr	w0, [sp, #376]
  4097a4:	cmp	w1, w0
  4097a8:	b.eq	40966c <ferror@plt+0x648c>  // b.none
  4097ac:	b	40963c <ferror@plt+0x645c>
  4097b0:	neg	w0, w0
  4097b4:	b	409744 <ferror@plt+0x6564>
  4097b8:	mov	w0, #0xffffffff            	// #-1
  4097bc:	b	409744 <ferror@plt+0x6564>
  4097c0:	mov	w0, #0xffffffea            	// #-22
  4097c4:	ret
  4097c8:	stp	x29, x30, [sp, #-64]!
  4097cc:	mov	x29, sp
  4097d0:	stp	x19, x20, [sp, #16]
  4097d4:	adrp	x20, 41d000 <ferror@plt+0x19e20>
  4097d8:	add	x20, x20, #0xb30
  4097dc:	stp	x21, x22, [sp, #32]
  4097e0:	adrp	x21, 41d000 <ferror@plt+0x19e20>
  4097e4:	add	x21, x21, #0xb28
  4097e8:	sub	x20, x20, x21
  4097ec:	mov	w22, w0
  4097f0:	stp	x23, x24, [sp, #48]
  4097f4:	mov	x23, x1
  4097f8:	mov	x24, x2
  4097fc:	bl	402968 <memcpy@plt-0x38>
  409800:	cmp	xzr, x20, asr #3
  409804:	b.eq	409830 <ferror@plt+0x6650>  // b.none
  409808:	asr	x20, x20, #3
  40980c:	mov	x19, #0x0                   	// #0
  409810:	ldr	x3, [x21, x19, lsl #3]
  409814:	mov	x2, x24
  409818:	add	x19, x19, #0x1
  40981c:	mov	x1, x23
  409820:	mov	w0, w22
  409824:	blr	x3
  409828:	cmp	x20, x19
  40982c:	b.ne	409810 <ferror@plt+0x6630>  // b.any
  409830:	ldp	x19, x20, [sp, #16]
  409834:	ldp	x21, x22, [sp, #32]
  409838:	ldp	x23, x24, [sp, #48]
  40983c:	ldp	x29, x30, [sp], #64
  409840:	ret
  409844:	nop
  409848:	ret
  40984c:	nop
  409850:	adrp	x2, 41e000 <ferror@plt+0x1ae20>
  409854:	mov	x1, #0x0                   	// #0
  409858:	ldr	x2, [x2, #1072]
  40985c:	b	402b80 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409860 <.fini>:
  409860:	stp	x29, x30, [sp, #-16]!
  409864:	mov	x29, sp
  409868:	ldp	x29, x30, [sp], #16
  40986c:	ret
