
*** Running vivado
    with args -log top_pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_pong.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_pong.tcl -notrace
Command: synth_design -top top_pong -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27507 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1955.340 ; gain = 201.688 ; free physical = 427 ; free virtual = 18950
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_pong' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/top_pong.sv:11]
INFO: [Synth 8-6157] synthesizing module 'Pong' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/Pong.sv:12]
	Parameter PADDLE_H bound to: 40 - type: integer 
	Parameter PADDLE_X_PAD bound to: 10 - type: integer 
	Parameter PADDLE_DY bound to: 2 - type: integer 
	Parameter BALL_W bound to: 4 - type: integer 
	Parameter BALL_H bound to: 4 - type: integer 
	Parameter VGA_W bound to: 320 - type: integer 
	Parameter VGA_H bound to: 240 - type: integer 
	Parameter TICK bound to: 1000 - type: integer 
	Parameter BACK_CLR bound to: 3'b000 
	Parameter BALL_CLR bound to: 3'b100 
	Parameter PADL_CLR bound to: 3'b010 
	Parameter PADR_CLR bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/Pong.sv:253]
INFO: [Synth 8-6157] synthesizing module 'BallDrawer' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BallDrawer.sv:18]
INFO: [Synth 8-155] case statement is not full and has no default [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BallDrawer.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'BallDrawer' (1#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BallDrawer.sv:18]
INFO: [Synth 8-6157] synthesizing module 'VLineDrawer' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/VLineDrawer.sv:18]
INFO: [Synth 8-155] case statement is not full and has no default [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/VLineDrawer.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'VLineDrawer' (2#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/VLineDrawer.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'Pong' (3#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/Pong.sv:12]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/clk_generator.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (4#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (5#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (6#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (7#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/clk_generator.v:69]
INFO: [Synth 8-6157] synthesizing module 'BitmapToVga' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BitmapToVga.sv:14]
	Parameter V_PIXELS bound to: 10'b0111100000 
	Parameter V_SYNC_START bound to: 493 - type: integer 
	Parameter V_SYNC_END bound to: 494 - type: integer 
	Parameter V_TOTAL bound to: 10'b1000001101 
	Parameter H_PIXELS bound to: 10'b1010000000 
	Parameter H_SYNC_START bound to: 659 - type: integer 
	Parameter H_SYNC_END bound to: 754 - type: integer 
	Parameter H_TOTAL bound to: 10'b1100100000 
INFO: [Synth 8-6157] synthesizing module 'VgaRam' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BitmapToVga.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'VgaRam' (8#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BitmapToVga.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'BitmapToVga' (9#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/BitmapToVga.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentControl' [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/SevenSegmentControl.sv:12]
	Parameter COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentControl' (10#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/SevenSegmentControl.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'top_pong' (11#1) [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/top_pong.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2017.090 ; gain = 263.438 ; free physical = 457 ; free virtual = 18980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.059 ; gain = 266.406 ; free physical = 454 ; free virtual = 18978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.059 ; gain = 266.406 ; free physical = 454 ; free virtual = 18978
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.965 ; gain = 0.000 ; free physical = 446 ; free virtual = 18970
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/synth.xdc]
Finished Parsing XDC File [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/synth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.777 ; gain = 0.000 ; free physical = 367 ; free virtual = 18891
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.777 ; gain = 0.000 ; free physical = 367 ; free virtual = 18891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 435 ; free virtual = 18959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 435 ; free virtual = 18959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 435 ; free virtual = 18959
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'BallDrawer'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'VLineDrawer'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/Pong.sv:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/Pong.sv:107]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'Pong'
INFO: [Synth 8-5546] ROM "lineX" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    DRAW |                               01 |                              001
                    DONE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'BallDrawer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    DRAW |                               01 |                              001
                    DONE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'VLineDrawer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                            00000
                PADDLE_L |                              001 |                            00010
                    BALL |                              010 |                            00001
                PADDLE_R |                              011 |                            00011
                    MOVE |                              100 |                            00101
              WAIT_TIMER |                              101 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Pong'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 427 ; free virtual = 18952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	             360K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 7     
	   5 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BallDrawer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module VLineDrawer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module Pong 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module VgaRam 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	             360K Bit         RAMs := 1     
Module BitmapToVga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SevenSegmentControl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_0/BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel' (FD) to 'i_0/BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'i_0/BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel__0' (FD) to 'i_0/BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel__1'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 409 ; free virtual = 18937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_pong    | BitmapToVga_inst/VgaRam_inst/ram_reg | 128 K x 3(NO_CHANGE)   | W |   | 128 K x 3(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 286 ; free virtual = 18814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_pong    | BitmapToVga_inst/VgaRam_inst/ram_reg | 128 K x 3(NO_CHANGE)   | W |   | 128 K x 3(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance BitmapToVga_inst/VgaRam_inst/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance BitmapToVga_inst/VgaRam_inst/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance BitmapToVga_inst/VgaRam_inst/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance BitmapToVga_inst/VgaRam_inst/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance BitmapToVga_inst/VgaRam_inst/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance BitmapToVga_inst/VgaRam_inst/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    29|
|3     |LUT1       |    18|
|4     |LUT2       |    59|
|5     |LUT3       |    29|
|6     |LUT4       |    56|
|7     |LUT5       |    57|
|8     |LUT6       |   108|
|9     |PLLE2_ADV  |     1|
|10    |RAMB36E1   |     6|
|11    |RAMB36E1_1 |     6|
|12    |FDRE       |   153|
|13    |FDSE       |     6|
|14    |IBUF       |     6|
|15    |OBUF       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |   563|
|2     |  BitmapToVga_inst   |BitmapToVga         |    73|
|3     |    VgaRam_inst      |VgaRam              |    17|
|4     |  Pong_inst          |Pong                |   427|
|5     |    BallDrawer_inst  |BallDrawer          |    52|
|6     |    VLineDrawer_inst |VLineDrawer         |    60|
|7     |  SSC                |SevenSegmentControl |    27|
|8     |  clk_generator_inst |clk_generator       |     5|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 275 ; free virtual = 18803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2189.777 ; gain = 266.406 ; free physical = 329 ; free virtual = 18857
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2189.777 ; gain = 436.125 ; free physical = 330 ; free virtual = 18857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2189.777 ; gain = 0.000 ; free physical = 398 ; free virtual = 18926
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.777 ; gain = 0.000 ; free physical = 342 ; free virtual = 18870
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2189.777 ; gain = 685.309 ; free physical = 476 ; free virtual = 19004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.777 ; gain = 0.000 ; free physical = 476 ; free virtual = 19004
INFO: [Common 17-1381] The checkpoint '/auto/fsi/nrbenn14/ECEn_220/labs/12lab_good/12lab_good.runs/synth_1/top_pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_pong_utilization_synth.rpt -pb top_pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 17:28:34 2022...
