-- generated by newgenasym Mon May 16 14:25:59 2022

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adi_ad9739a is
    port (    
	\cs#\:     INOUT  STD_LOGIC;    
	\dacclk*\: INOUT  STD_LOGIC;    
	DACCLK_P:  INOUT  STD_LOGIC;    
	\db0_0*\:  INOUT  STD_LOGIC;    
	DB0_0_P:   INOUT  STD_LOGIC;    
	\db0_1*\:  INOUT  STD_LOGIC;    
	\db0_10*\: INOUT  STD_LOGIC;    
	DB0_10_P:  INOUT  STD_LOGIC;    
	\db0_11*\: INOUT  STD_LOGIC;    
	DB0_11_P:  INOUT  STD_LOGIC;    
	\db0_12*\: INOUT  STD_LOGIC;    
	DB0_12_P:  INOUT  STD_LOGIC;    
	\db0_13*\: INOUT  STD_LOGIC;    
	DB0_13_P:  INOUT  STD_LOGIC;    
	DB0_1_P:   INOUT  STD_LOGIC;    
	\db0_2*\:  INOUT  STD_LOGIC;    
	DB0_2_P:   INOUT  STD_LOGIC;    
	\db0_3*\:  INOUT  STD_LOGIC;    
	DB0_3_P:   INOUT  STD_LOGIC;    
	\db0_4*\:  INOUT  STD_LOGIC;    
	DB0_4_P:   INOUT  STD_LOGIC;    
	\db0_5*\:  INOUT  STD_LOGIC;    
	DB0_5_P:   INOUT  STD_LOGIC;    
	\db0_6*\:  INOUT  STD_LOGIC;    
	DB0_6_P:   INOUT  STD_LOGIC;    
	\db0_7*\:  INOUT  STD_LOGIC;    
	DB0_7_P:   INOUT  STD_LOGIC;    
	\db0_8*\:  INOUT  STD_LOGIC;    
	DB0_8_P:   INOUT  STD_LOGIC;    
	\db0_9*\:  INOUT  STD_LOGIC;    
	DB0_9_P:   INOUT  STD_LOGIC;    
	\db1_0*\:  INOUT  STD_LOGIC;    
	DB1_0_P:   INOUT  STD_LOGIC;    
	\db1_1*\:  INOUT  STD_LOGIC;    
	\db1_10*\: INOUT  STD_LOGIC;    
	DB1_10_P:  INOUT  STD_LOGIC;    
	\db1_11*\: INOUT  STD_LOGIC;    
	DB1_11_P:  INOUT  STD_LOGIC;    
	\db1_12*\: INOUT  STD_LOGIC;    
	DB1_12_P:  INOUT  STD_LOGIC;    
	\db1_13*\: INOUT  STD_LOGIC;    
	DB1_13_P:  INOUT  STD_LOGIC;    
	DB1_1_P:   INOUT  STD_LOGIC;    
	\db1_2*\:  INOUT  STD_LOGIC;    
	DB1_2_P:   INOUT  STD_LOGIC;    
	\db1_3*\:  INOUT  STD_LOGIC;    
	DB1_3_P:   INOUT  STD_LOGIC;    
	\db1_4*\:  INOUT  STD_LOGIC;    
	DB1_4_P:   INOUT  STD_LOGIC;    
	\db1_5*\:  INOUT  STD_LOGIC;    
	DB1_5_P:   INOUT  STD_LOGIC;    
	\db1_6*\:  INOUT  STD_LOGIC;    
	DB1_6_P:   INOUT  STD_LOGIC;    
	\db1_7*\:  INOUT  STD_LOGIC;    
	DB1_7_P:   INOUT  STD_LOGIC;    
	\db1_8*\:  INOUT  STD_LOGIC;    
	DB1_8_P:   INOUT  STD_LOGIC;    
	\db1_9*\:  INOUT  STD_LOGIC;    
	DB1_9_P:   INOUT  STD_LOGIC;    
	\dci*\:    INOUT  STD_LOGIC;    
	DCI_P:     INOUT  STD_LOGIC;    
	\dco*\:    INOUT  STD_LOGIC;    
	DCO_P:     INOUT  STD_LOGIC;    
	I120:      INOUT  STD_LOGIC;    
	IOUTN:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	IOUTP:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	IRQ:       INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (5 DOWNTO 0);    
	RESET:     INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	SDIO:      INOUT  STD_LOGIC;    
	SDO:       INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC_VECTOR (5 DOWNTO 0);    
	VDD33:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	VDDA:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	VDDC:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	VREF:      INOUT  STD_LOGIC;    
	VSS:       INOUT  STD_LOGIC_VECTOR (9 DOWNTO 0);    
	VSSA:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	VSSA_SHIELD: INOUT  STD_LOGIC_VECTOR (17 DOWNTO 0);    
	VSSC:      INOUT  STD_LOGIC_VECTOR (13 DOWNTO 0));
end adi_ad9739a;
