{"Source Block": ["hdl/library/common/ad_dcfilter.v@74:84@HdlIdDef", "\n  reg     [15:0]  dc_offset = 'd0;\n  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg     [15:0]  data_dcfilt = 'd0;\n  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n\n"], "Clone Blocks": [["hdl/library/common/ad_dcfilter.v@71:81", "  input   [15:0]  dcfilt_offset;\n\n  // internal registers\n\n  reg     [15:0]  dc_offset = 'd0;\n  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg     [15:0]  data_dcfilt = 'd0;\n"], ["hdl/library/common/ad_dcfilter.v@75:85", "  reg     [15:0]  dc_offset = 'd0;\n  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg     [15:0]  data_dcfilt = 'd0;\n  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/ad_dcfilter.v@73:83", "  // internal registers\n\n  reg     [15:0]  dc_offset = 'd0;\n  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg     [15:0]  data_dcfilt = 'd0;\n  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n"], ["hdl/library/common/ad_dcfilter.v@72:82", "\n  // internal registers\n\n  reg     [15:0]  dc_offset = 'd0;\n  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg     [15:0]  data_dcfilt = 'd0;\n  reg             valid_out = 'd0;\n"], ["hdl/library/common/altera/ad_dcfilter_alt.v@70:80", "  input   [15:0]  dcfilt_coeff;\n  input   [15:0]  dcfilt_offset;\n\n  // internal registers\n\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n"], ["hdl/library/common/ad_dcfilter.v@76:86", "  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n  reg     [15:0]  data_dcfilt = 'd0;\n  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/ad_dcfilter.v@70:80", "  input   [15:0]  dcfilt_coeff;\n  input   [15:0]  dcfilt_offset;\n\n  // internal registers\n\n  reg     [15:0]  dc_offset = 'd0;\n  reg     [15:0]  dc_offset_d = 'd0;\n  reg             valid_d = 'd0;\n  reg     [15:0]  data_d = 'd0;\n  reg             valid_2d = 'd0;\n  reg     [15:0]  data_2d = 'd0;\n"]], "Diff Content": {"Delete": [[79, "  reg             valid_2d = 'd0;\n"]], "Add": []}}