0.7
2020.2
Nov 14 2025
19:37:27
A:/College/FPGA-Acceleration-for-Huffman-Coding/Hardware Design/Hardware_Acceleration_Encoding/Hardware_Acceleration_Encoding.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,uvm,,,,,,
A:/College/FPGA-Acceleration-for-Huffman-Coding/Hardware Design/Hardware_Acceleration_Encoding/Hardware_Acceleration_Encoding.srcs/sim_1/new/huffman_encoder_tb.sv,1770236718,systemVerilog,,,,huffman_encoder_tb,,uvm,../../../../../../../../Vivado/2025.2/Vivado/data/rsb/busdef,,,,,
A:/College/FPGA-Acceleration-for-Huffman-Coding/Hardware Design/Hardware_Acceleration_Encoding/Hardware_Acceleration_Encoding.srcs/sources_1/new/Encoder.sv,1770592156,systemVerilog,,A:/College/FPGA-Acceleration-for-Huffman-Coding/Hardware Design/Hardware_Acceleration_Encoding/Hardware_Acceleration_Encoding.srcs/sim_1/new/huffman_encoder_tb.sv,,huffman_encoder,,uvm,../../../../../../../../Vivado/2025.2/Vivado/data/rsb/busdef,,,,,
A:/College/FPGA-Acceleration-for-Huffman-Coding/Hardware Design/Hardware_Acceleration_Encoding/Hardware_Acceleration_Encoding.srcs/sources_1/new/huffman_interfaces.sv,1768686711,systemVerilog,,A:/College/FPGA-Acceleration-for-Huffman-Coding/Hardware Design/Hardware_Acceleration_Encoding/Hardware_Acceleration_Encoding.srcs/sources_1/new/Encoder.sv,,huffman_stream_if,,uvm,../../../../../../../../Vivado/2025.2/Vivado/data/rsb/busdef,,,,,
