{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition " "Info: Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 15:50:13 2006 " "Info: Processing started: Sun Dec 03 15:50:13 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off design -c design --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design -c design --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "FINAL:inst\|display:U4\|RED " "Warning: Node \"FINAL:inst\|display:U4\|RED\" is a latch" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "FINAL:inst\|display:U4\|GREEN " "Warning: Node \"FINAL:inst\|display:U4\|GREEN\" is a latch" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "FINAL:inst\|display:U4\|BLUE " "Warning: Node \"FINAL:inst\|display:U4\|BLUE\" is a latch" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "FINAL:inst\|display:U4\|BLUE " "Info: Node \"FINAL:inst\|display:U4\|BLUE\"" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "FINAL:inst\|display:U4\|GREEN " "Info: Node \"FINAL:inst\|display:U4\|GREEN\"" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "FINAL:inst\|display:U4\|RED " "Info: Node \"FINAL:inst\|display:U4\|RED\"" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst15\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_1Mhz_reg" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst15\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_100Khz_reg" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst15\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_10Khz_reg" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst15\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_1Khz_reg" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst16\|ready_set " "Info: Detected ripple clock \"keyboard:inst16\|ready_set\" as buffer" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 17 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "keyboard:inst16\|ready_set" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst16\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:inst16\|keyboard_clk_filtered\" as buffer" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 18 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "keyboard:inst16\|keyboard_clk_filtered" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst15\|clock_100hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 29 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_100hz_reg" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst15\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 15 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_100Hz" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst15\|clock_10Hz " "Info: Detected ripple clock \"clk_div:inst15\|clock_10Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 16 -1 0 } } { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst15\|clock_10Hz" } } } }  } 0}  } {  } 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register FINAL:inst\|display:U4\|Horiz_Count\[1\] memory FINAL:inst\|display:U4\|altsyncram:RGB_rtl_0\|altsyncram_uuj:auto_generated\|ram_block1a8~porta_address_reg0 31.818 ns " "Info: Slack time is 31.818 ns for clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"FINAL:inst\|display:U4\|Horiz_Count\[1\]\" and destination memory \"FINAL:inst\|display:U4\|altsyncram:RGB_rtl_0\|altsyncram_uuj:auto_generated\|ram_block1a8~porta_address_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.18 MHz 7.863 ns " "Info: Fmax is 127.18 MHz (period= 7.863 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.375 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.375 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.681 ns + " "Info: + Setup relationship between source and destination is 39.681 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.627 ns " "Info: + Latch edge is 37.627 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 39.681 ns -2.054 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.054 ns " "Info: - Launch edge is -2.054 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 39.681 ns -2.054 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns + Largest " "Info: + Largest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.534 ns + Shortest memory " "Info: + Shortest clock path from clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination memory is 2.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.722 ns) 2.534 ns FINAL:inst\|display:U4\|altsyncram:RGB_rtl_0\|altsyncram_uuj:auto_generated\|ram_block1a8~porta_address_reg0 2 MEM M4K_X19_Y16 9 " "Info: 2: + IC(1.812 ns) + CELL(0.722 ns) = 2.534 ns; Loc. = M4K_X19_Y16; Fanout = 9; MEM Node = 'FINAL:inst\|display:U4\|altsyncram:RGB_rtl_0\|altsyncram_uuj:auto_generated\|ram_block1a8~porta_address_reg0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_uuj.tdf" "" { Text "C:/Lime/design-lcd/design-lcd/design/db/altsyncram_uuj.tdf" 186 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.722 ns 28.49 % " "Info: Total cell delay = 0.722 ns ( 28.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns 71.51 % " "Info: Total interconnect delay = 1.812 ns ( 71.51 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } { 0.000ns 1.812ns } { 0.000ns 0.722ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.523 ns - Longest register " "Info: - Longest clock path from clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.711 ns) 2.523 ns FINAL:inst\|display:U4\|Horiz_Count\[1\] 2 REG LC_X15_Y17_N1 6 " "Info: 2: + IC(1.812 ns) + CELL(0.711 ns) = 2.523 ns; Loc. = LC_X15_Y17_N1; Fanout = 6; REG Node = 'FINAL:inst\|display:U4\|Horiz_Count\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns 28.18 % " "Info: Total cell delay = 0.711 ns ( 28.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns 71.82 % " "Info: Total interconnect delay = 1.812 ns ( 71.82 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } { 0.000ns 1.812ns } { 0.000ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } { 0.000ns 1.812ns } { 0.000ns 0.722ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } { 0.000ns 1.812ns } { 0.000ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns - " "Info: - Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_uuj.tdf" "" { Text "C:/Lime/design-lcd/design-lcd/design/db/altsyncram_uuj.tdf" 186 2 0 } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } { 0.000ns 1.812ns } { 0.000ns 0.722ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } { 0.000ns 1.812ns } { 0.000ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.557 ns - Longest register memory " "Info: - Longest register to memory delay is 7.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FINAL:inst\|display:U4\|Horiz_Count\[1\] 1 REG LC_X15_Y17_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y17_N1; Fanout = 6; REG Node = 'FINAL:inst\|display:U4\|Horiz_Count\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|display:U4|Horiz_Count[1] } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.114 ns) 1.287 ns FINAL:inst\|display:U4\|LessThan~1146 2 COMB LC_X16_Y17_N7 3 " "Info: 2: + IC(1.173 ns) + CELL(0.114 ns) = 1.287 ns; Loc. = LC_X16_Y17_N7; Fanout = 3; COMB Node = 'FINAL:inst\|display:U4\|LessThan~1146'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.287 ns" { FINAL:inst|display:U4|Horiz_Count[1] FINAL:inst|display:U4|LessThan~1146 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.292 ns) 2.809 ns FINAL:inst\|display:U4\|VIDEO_DISPLAY~541 3 COMB LC_X16_Y16_N5 1 " "Info: 3: + IC(1.230 ns) + CELL(0.292 ns) = 2.809 ns; Loc. = LC_X16_Y16_N5; Fanout = 1; COMB Node = 'FINAL:inst\|display:U4\|VIDEO_DISPLAY~541'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.522 ns" { FINAL:inst|display:U4|LessThan~1146 FINAL:inst|display:U4|VIDEO_DISPLAY~541 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 3.353 ns FINAL:inst\|display:U4\|VIDEO_DISPLAY~542 4 COMB LC_X16_Y16_N9 1 " "Info: 4: + IC(0.430 ns) + CELL(0.114 ns) = 3.353 ns; Loc. = LC_X16_Y16_N9; Fanout = 1; COMB Node = 'FINAL:inst\|display:U4\|VIDEO_DISPLAY~542'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.544 ns" { FINAL:inst|display:U4|VIDEO_DISPLAY~541 FINAL:inst|display:U4|VIDEO_DISPLAY~542 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 4.378 ns FINAL:inst\|display:U4\|VIDEO_DISPLAY~545 5 COMB LC_X16_Y16_N3 23 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 4.378 ns; Loc. = LC_X16_Y16_N3; Fanout = 23; COMB Node = 'FINAL:inst\|display:U4\|VIDEO_DISPLAY~545'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.025 ns" { FINAL:inst|display:U4|VIDEO_DISPLAY~542 FINAL:inst|display:U4|VIDEO_DISPLAY~545 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.442 ns) 5.231 ns FINAL:inst\|display:U4\|row_address\[7\]~229 6 COMB LC_X16_Y16_N4 19 " "Info: 6: + IC(0.411 ns) + CELL(0.442 ns) = 5.231 ns; Loc. = LC_X16_Y16_N4; Fanout = 19; COMB Node = 'FINAL:inst\|display:U4\|row_address\[7\]~229'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.853 ns" { FINAL:inst|display:U4|VIDEO_DISPLAY~545 FINAL:inst|display:U4|row_address[7]~229 } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.965 ns) 7.557 ns FINAL:inst\|display:U4\|altsyncram:RGB_rtl_0\|altsyncram_uuj:auto_generated\|ram_block1a8~porta_address_reg0 7 MEM M4K_X19_Y16 9 " "Info: 7: + IC(1.361 ns) + CELL(0.965 ns) = 7.557 ns; Loc. = M4K_X19_Y16; Fanout = 9; MEM Node = 'FINAL:inst\|display:U4\|altsyncram:RGB_rtl_0\|altsyncram_uuj:auto_generated\|ram_block1a8~porta_address_reg0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.326 ns" { FINAL:inst|display:U4|row_address[7]~229 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_uuj.tdf" "" { Text "C:/Lime/design-lcd/design-lcd/design/db/altsyncram_uuj.tdf" 186 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.517 ns 33.31 % " "Info: Total cell delay = 2.517 ns ( 33.31 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.040 ns 66.69 % " "Info: Total interconnect delay = 5.040 ns ( 66.69 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.557 ns" { FINAL:inst|display:U4|Horiz_Count[1] FINAL:inst|display:U4|LessThan~1146 FINAL:inst|display:U4|VIDEO_DISPLAY~541 FINAL:inst|display:U4|VIDEO_DISPLAY~542 FINAL:inst|display:U4|VIDEO_DISPLAY~545 FINAL:inst|display:U4|row_address[7]~229 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.557 ns" { FINAL:inst|display:U4|Horiz_Count[1] FINAL:inst|display:U4|LessThan~1146 FINAL:inst|display:U4|VIDEO_DISPLAY~541 FINAL:inst|display:U4|VIDEO_DISPLAY~542 FINAL:inst|display:U4|VIDEO_DISPLAY~545 FINAL:inst|display:U4|row_address[7]~229 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } { 0.000ns 1.173ns 1.230ns 0.430ns 0.435ns 0.411ns 1.361ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.590ns 0.442ns 0.965ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.534 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } { 0.000ns 1.812ns } { 0.000ns 0.722ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|Horiz_Count[1] } { 0.000ns 1.812ns } { 0.000ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.557 ns" { FINAL:inst|display:U4|Horiz_Count[1] FINAL:inst|display:U4|LessThan~1146 FINAL:inst|display:U4|VIDEO_DISPLAY~541 FINAL:inst|display:U4|VIDEO_DISPLAY~542 FINAL:inst|display:U4|VIDEO_DISPLAY~545 FINAL:inst|display:U4|row_address[7]~229 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.557 ns" { FINAL:inst|display:U4|Horiz_Count[1] FINAL:inst|display:U4|LessThan~1146 FINAL:inst|display:U4|VIDEO_DISPLAY~541 FINAL:inst|display:U4|VIDEO_DISPLAY~542 FINAL:inst|display:U4|VIDEO_DISPLAY~545 FINAL:inst|display:U4|row_address[7]~229 FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 } { 0.000ns 1.173ns 1.230ns 0.430ns 0.435ns 0.411ns 1.361ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.590ns 0.442ns 0.965ns } } }  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK48 register FINAL:inst\|PING:U3\|CURRENT_ROW\[4\] register FINAL:inst\|PING:U3\|b\[1\] 4.041 ns " "Info: Slack time is 4.041 ns for clock \"CLK48\" between source register \"FINAL:inst\|PING:U3\|CURRENT_ROW\[4\]\" and destination register \"FINAL:inst\|PING:U3\|b\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "59.55 MHz 16.792 ns " "Info: Fmax is 59.55 MHz (period= 16.792 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.572 ns + Largest register register " "Info: + Largest register to register requirement is 20.572 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK48 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK48\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK48 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK48\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 destination 7.753 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK48\" to destination register is 7.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.935 ns) 3.434 ns clk_div:inst15\|clock_10Hz 2 REG LC_X8_Y13_N2 57 " "Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N2; Fanout = 57; REG Node = 'clk_div:inst15\|clock_10Hz'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.965 ns" { CLK48 clk_div:inst15|clock_10Hz } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.608 ns) + CELL(0.711 ns) 7.753 ns FINAL:inst\|PING:U3\|b\[1\] 3 REG LC_X26_Y13_N9 5 " "Info: 3: + IC(3.608 ns) + CELL(0.711 ns) = 7.753 ns; Loc. = LC_X26_Y13_N9; Fanout = 5; REG Node = 'FINAL:inst\|PING:U3\|b\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "4.319 ns" { clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 40.18 % " "Info: Total cell delay = 3.115 ns ( 40.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns 59.82 % " "Info: Total interconnect delay = 4.638 ns ( 59.82 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 source 7.753 ns - Longest register " "Info: - Longest clock path from clock \"CLK48\" to source register is 7.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.935 ns) 3.434 ns clk_div:inst15\|clock_10Hz 2 REG LC_X8_Y13_N2 57 " "Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N2; Fanout = 57; REG Node = 'clk_div:inst15\|clock_10Hz'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.965 ns" { CLK48 clk_div:inst15|clock_10Hz } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.608 ns) + CELL(0.711 ns) 7.753 ns FINAL:inst\|PING:U3\|CURRENT_ROW\[4\] 3 REG LC_X26_Y14_N2 11 " "Info: 3: + IC(3.608 ns) + CELL(0.711 ns) = 7.753 ns; Loc. = LC_X26_Y14_N2; Fanout = 11; REG Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW\[4\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "4.319 ns" { clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 40.18 % " "Info: Total cell delay = 3.115 ns ( 40.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns 59.82 % " "Info: Total interconnect delay = 4.638 ns ( 59.82 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 30 -1 0 } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.531 ns - Longest register register " "Info: - Longest register to register delay is 16.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FINAL:inst\|PING:U3\|CURRENT_ROW\[4\] 1 REG LC_X26_Y14_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y14_N2; Fanout = 11; REG Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW\[4\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|PING:U3|CURRENT_ROW[4] } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.718 ns) 2.404 ns FINAL:inst\|PING:U3\|add~3684 2 COMB LC_X23_Y15_N4 3 " "Info: 2: + IC(1.686 ns) + CELL(0.718 ns) = 2.404 ns; Loc. = LC_X23_Y15_N4; Fanout = 3; COMB Node = 'FINAL:inst\|PING:U3\|add~3684'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.404 ns" { FINAL:inst|PING:U3|CURRENT_ROW[4] FINAL:inst|PING:U3|add~3684 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.025 ns FINAL:inst\|PING:U3\|add~3687 3 COMB LC_X23_Y15_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.621 ns) = 3.025 ns; Loc. = LC_X23_Y15_N5; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|add~3687'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.621 ns" { FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.292 ns) 4.091 ns FINAL:inst\|PING:U3\|LessThan~814 4 COMB LC_X24_Y15_N4 1 " "Info: 4: + IC(0.774 ns) + CELL(0.292 ns) = 4.091 ns; Loc. = LC_X24_Y15_N4; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|LessThan~814'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.066 ns" { FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 4.833 ns FINAL:inst\|PING:U3\|LessThan~815 5 COMB LC_X24_Y15_N7 2 " "Info: 5: + IC(0.450 ns) + CELL(0.292 ns) = 4.833 ns; Loc. = LC_X24_Y15_N7; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|LessThan~815'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.742 ns" { FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.442 ns) 5.990 ns FINAL:inst\|PING:U3\|CURRENT_ROW~3098 6 COMB LC_X25_Y15_N8 7 " "Info: 6: + IC(0.715 ns) + CELL(0.442 ns) = 5.990 ns; Loc. = LC_X25_Y15_N8; Fanout = 7; COMB Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW~3098'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.157 ns" { FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3098 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.590 ns) 8.124 ns FINAL:inst\|PING:U3\|CURRENT_ROW~3117 7 COMB LC_X30_Y15_N2 11 " "Info: 7: + IC(1.544 ns) + CELL(0.590 ns) = 8.124 ns; Loc. = LC_X30_Y15_N2; Fanout = 11; COMB Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW~3117'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.134 ns" { FINAL:inst|PING:U3|CURRENT_ROW~3098 FINAL:inst|PING:U3|CURRENT_ROW~3117 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.292 ns) 10.122 ns FINAL:inst\|PING:U3\|process0~673 8 COMB LC_X26_Y13_N6 2 " "Info: 8: + IC(1.706 ns) + CELL(0.292 ns) = 10.122 ns; Loc. = LC_X26_Y13_N6; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|process0~673'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.998 ns" { FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|process0~673 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.442 ns) 12.062 ns FINAL:inst\|PING:U3\|reduce_nor~529 9 COMB LC_X27_Y12_N6 1 " "Info: 9: + IC(1.498 ns) + CELL(0.442 ns) = 12.062 ns; Loc. = LC_X27_Y12_N6; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|reduce_nor~529'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.940 ns" { FINAL:inst|PING:U3|process0~673 FINAL:inst|PING:U3|reduce_nor~529 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.292 ns) 13.792 ns FINAL:inst\|PING:U3\|reduce_nor~530 10 COMB LC_X26_Y13_N0 4 " "Info: 10: + IC(1.438 ns) + CELL(0.292 ns) = 13.792 ns; Loc. = LC_X26_Y13_N0; Fanout = 4; COMB Node = 'FINAL:inst\|PING:U3\|reduce_nor~530'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.730 ns" { FINAL:inst|PING:U3|reduce_nor~529 FINAL:inst|PING:U3|reduce_nor~530 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.442 ns) 14.656 ns FINAL:inst\|PING:U3\|STATE~478 11 COMB LC_X26_Y13_N5 3 " "Info: 11: + IC(0.422 ns) + CELL(0.442 ns) = 14.656 ns; Loc. = LC_X26_Y13_N5; Fanout = 3; COMB Node = 'FINAL:inst\|PING:U3\|STATE~478'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.864 ns" { FINAL:inst|PING:U3|reduce_nor~530 FINAL:inst|PING:U3|STATE~478 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 15.200 ns FINAL:inst\|PING:U3\|b\[2\]~170 12 COMB LC_X26_Y13_N2 2 " "Info: 12: + IC(0.430 ns) + CELL(0.114 ns) = 15.200 ns; Loc. = LC_X26_Y13_N2; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|b\[2\]~170'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.544 ns" { FINAL:inst|PING:U3|STATE~478 FINAL:inst|PING:U3|b[2]~170 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.867 ns) 16.531 ns FINAL:inst\|PING:U3\|b\[1\] 13 REG LC_X26_Y13_N9 5 " "Info: 13: + IC(0.464 ns) + CELL(0.867 ns) = 16.531 ns; Loc. = LC_X26_Y13_N9; Fanout = 5; REG Node = 'FINAL:inst\|PING:U3\|b\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.331 ns" { FINAL:inst|PING:U3|b[2]~170 FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.404 ns 32.69 % " "Info: Total cell delay = 5.404 ns ( 32.69 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.127 ns 67.31 % " "Info: Total interconnect delay = 11.127 ns ( 67.31 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "16.531 ns" { FINAL:inst|PING:U3|CURRENT_ROW[4] FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3098 FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|process0~673 FINAL:inst|PING:U3|reduce_nor~529 FINAL:inst|PING:U3|reduce_nor~530 FINAL:inst|PING:U3|STATE~478 FINAL:inst|PING:U3|b[2]~170 FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "16.531 ns" { FINAL:inst|PING:U3|CURRENT_ROW[4] FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3098 FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|process0~673 FINAL:inst|PING:U3|reduce_nor~529 FINAL:inst|PING:U3|reduce_nor~530 FINAL:inst|PING:U3|STATE~478 FINAL:inst|PING:U3|b[2]~170 FINAL:inst|PING:U3|b[1] } { 0.000ns 1.686ns 0.000ns 0.774ns 0.450ns 0.715ns 1.544ns 1.706ns 1.498ns 1.438ns 0.422ns 0.430ns 0.464ns } { 0.000ns 0.718ns 0.621ns 0.292ns 0.292ns 0.442ns 0.590ns 0.292ns 0.442ns 0.292ns 0.442ns 0.114ns 0.867ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|b[1] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.753 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.753 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|CURRENT_ROW[4] } { 0.000ns 0.000ns 1.030ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "16.531 ns" { FINAL:inst|PING:U3|CURRENT_ROW[4] FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3098 FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|process0~673 FINAL:inst|PING:U3|reduce_nor~529 FINAL:inst|PING:U3|reduce_nor~530 FINAL:inst|PING:U3|STATE~478 FINAL:inst|PING:U3|b[2]~170 FINAL:inst|PING:U3|b[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "16.531 ns" { FINAL:inst|PING:U3|CURRENT_ROW[4] FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3098 FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|process0~673 FINAL:inst|PING:U3|reduce_nor~529 FINAL:inst|PING:U3|reduce_nor~530 FINAL:inst|PING:U3|STATE~478 FINAL:inst|PING:U3|b[2]~170 FINAL:inst|PING:U3|b[1] } { 0.000ns 1.686ns 0.000ns 0.774ns 0.450ns 0.715ns 1.544ns 1.706ns 1.498ns 1.438ns 0.422ns 0.430ns 0.464ns } { 0.000ns 0.718ns 0.621ns 0.292ns 0.292ns 0.442ns 0.590ns 0.292ns 0.442ns 0.292ns 0.442ns 0.114ns 0.867ns } } }  } 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register FINAL:inst\|display:U4\|row_count\[1\] register FINAL:inst\|display:U4\|row_count\[1\] 1.045 ns " "Info: Minimum slack time is 1.045 ns for clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"FINAL:inst\|display:U4\|row_count\[1\]\" and destination register \"FINAL:inst\|display:U4\|row_count\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.836 ns + Shortest register register " "Info: + Shortest register to register delay is 0.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FINAL:inst\|display:U4\|row_count\[1\] 1 REG LC_X17_Y16_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst\|display:U4\|row_count\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 23 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.309 ns) 0.836 ns FINAL:inst\|display:U4\|row_count\[1\] 2 REG LC_X17_Y16_N5 3 " "Info: 2: + IC(0.527 ns) + CELL(0.309 ns) = 0.836 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst\|display:U4\|row_count\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.836 ns" { FINAL:inst|display:U4|row_count[1] FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 23 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns 36.96 % " "Info: Total cell delay = 0.309 ns ( 36.96 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.527 ns 63.04 % " "Info: Total interconnect delay = 0.527 ns ( 63.04 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.836 ns" { FINAL:inst|display:U4|row_count[1] FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "0.836 ns" { FINAL:inst|display:U4|row_count[1] FINAL:inst|display:U4|row_count[1] } { 0.0ns 0.527ns } { 0.0ns 0.309ns } } }  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.209 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.209 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.054 ns " "Info: + Latch edge is -2.054 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 39.681 ns -2.054 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.054 ns " "Info: - Launch edge is -2.054 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 39.681 ns -2.054 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.523 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.711 ns) 2.523 ns FINAL:inst\|display:U4\|row_count\[1\] 2 REG LC_X17_Y16_N5 3 " "Info: 2: + IC(1.812 ns) + CELL(0.711 ns) = 2.523 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst\|display:U4\|row_count\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 23 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns 28.18 % " "Info: Total cell delay = 0.711 ns ( 28.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns 71.82 % " "Info: Total interconnect delay = 1.812 ns ( 71.82 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.523 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 763 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.711 ns) 2.523 ns FINAL:inst\|display:U4\|row_count\[1\] 2 REG LC_X17_Y16_N5 3 " "Info: 2: + IC(1.812 ns) + CELL(0.711 ns) = 2.523 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst\|display:U4\|row_count\[1\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 23 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns 28.18 % " "Info: Total cell delay = 0.711 ns ( 28.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns 71.82 % " "Info: Total interconnect delay = 1.812 ns ( 71.82 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 23 -1 0 } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 23 -1 0 } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.836 ns" { FINAL:inst|display:U4|row_count[1] FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "0.836 ns" { FINAL:inst|display:U4|row_count[1] FINAL:inst|display:U4|row_count[1] } { 0.0ns 0.527ns } { 0.0ns 0.309ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "2.523 ns" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 FINAL:inst|display:U4|row_count[1] } { 0.0ns 1.812ns } { 0.0ns 0.711ns } } }  } 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK48 register clk_div:inst15\|clock_1Mhz_int register clk_div:inst15\|clock_1Mhz_reg 862 ps " "Info: Minimum slack time is 862 ps for clock \"CLK48\" between source register \"clk_div:inst15\|clock_1Mhz_int\" and destination register \"clk_div:inst15\|clock_1Mhz_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.653 ns + Shortest register register " "Info: + Shortest register to register delay is 0.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst15\|clock_1Mhz_int 1 REG LC_X43_Y13_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y13_N8; Fanout = 1; REG Node = 'clk_div:inst15\|clock_1Mhz_int'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { clk_div:inst15|clock_1Mhz_int } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 26 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.115 ns) 0.653 ns clk_div:inst15\|clock_1Mhz_reg 2 REG LC_X43_Y13_N2 4 " "Info: 2: + IC(0.538 ns) + CELL(0.115 ns) = 0.653 ns; Loc. = LC_X43_Y13_N2; Fanout = 4; REG Node = 'clk_div:inst15\|clock_1Mhz_reg'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.653 ns" { clk_div:inst15|clock_1Mhz_int clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns 17.61 % " "Info: Total cell delay = 0.115 ns ( 17.61 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.538 ns 82.39 % " "Info: Total interconnect delay = 0.538 ns ( 82.39 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.653 ns" { clk_div:inst15|clock_1Mhz_int clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "0.653 ns" { clk_div:inst15|clock_1Mhz_int clk_div:inst15|clock_1Mhz_reg } { 0.0ns 0.538ns } { 0.0ns 0.115ns } } }  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.209 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.209 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK48 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK48\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK48 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK48\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 destination 3.177 ns + Longest register " "Info: + Longest clock path from clock \"CLK48\" to destination register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.711 ns) 3.177 ns clk_div:inst15\|clock_1Mhz_reg 2 REG LC_X43_Y13_N2 4 " "Info: 2: + IC(0.997 ns) + CELL(0.711 ns) = 3.177 ns; Loc. = LC_X43_Y13_N2; Fanout = 4; REG Node = 'clk_div:inst15\|clock_1Mhz_reg'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.708 ns" { CLK48 clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 68.62 % " "Info: Total cell delay = 2.180 ns ( 68.62 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns 31.38 % " "Info: Total interconnect delay = 0.997 ns ( 31.38 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_reg } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 source 3.177 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK48\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.711 ns) 3.177 ns clk_div:inst15\|clock_1Mhz_int 2 REG LC_X43_Y13_N8 1 " "Info: 2: + IC(0.997 ns) + CELL(0.711 ns) = 3.177 ns; Loc. = LC_X43_Y13_N8; Fanout = 1; REG Node = 'clk_div:inst15\|clock_1Mhz_int'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.708 ns" { CLK48 clk_div:inst15|clock_1Mhz_int } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 26 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 68.62 % " "Info: Total cell delay = 2.180 ns ( 68.62 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns 31.38 % " "Info: Total interconnect delay = 0.997 ns ( 31.38 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_int } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_int } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_reg } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_int } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_int } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 26 -1 0 } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_reg } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_int } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_int } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.653 ns" { clk_div:inst15|clock_1Mhz_int clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "0.653 ns" { clk_div:inst15|clock_1Mhz_int clk_div:inst15|clock_1Mhz_reg } { 0.0ns 0.538ns } { 0.0ns 0.115ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_reg } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_reg } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.177 ns" { CLK48 clk_div:inst15|clock_1Mhz_int } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.177 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_1Mhz_int } { 0.0ns 0.0ns 0.997ns } { 0.0ns 1.469ns 0.711ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst2\|CHAR_COUNT\[3\] RESETN CLK48 10.163 ns register " "Info: tsu for register \"LCD_Display:inst2\|CHAR_COUNT\[3\]\" (data pin = \"RESETN\", clock pin = \"CLK48\") is 10.163 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.237 ns + Longest pin register " "Info: + Longest pin to register delay is 13.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESETN 1 PIN PIN_23 112 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 112; PIN Node = 'RESETN'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { RESETN } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 168 56 224 184 "RESETN" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(8.911 ns) + CELL(0.114 ns) 10.494 ns LCD_Display:inst2\|CHAR_COUNT\[4\]~5 2 COMB LC_X28_Y12_N4 5 " "Info: 2: + IC(8.911 ns) + CELL(0.114 ns) = 10.494 ns; Loc. = LC_X28_Y12_N4; Fanout = 5; COMB Node = 'LCD_Display:inst2\|CHAR_COUNT\[4\]~5'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "9.025 ns" { RESETN LCD_Display:inst2|CHAR_COUNT[4]~5 } "NODE_NAME" } "" } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.867 ns) 13.237 ns LCD_Display:inst2\|CHAR_COUNT\[3\] 3 REG LC_X38_Y12_N3 15 " "Info: 3: + IC(1.876 ns) + CELL(0.867 ns) = 13.237 ns; Loc. = LC_X38_Y12_N3; Fanout = 15; REG Node = 'LCD_Display:inst2\|CHAR_COUNT\[3\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.743 ns" { LCD_Display:inst2|CHAR_COUNT[4]~5 LCD_Display:inst2|CHAR_COUNT[3] } "NODE_NAME" } "" } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns 18.51 % " "Info: Total cell delay = 2.450 ns ( 18.51 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.787 ns 81.49 % " "Info: Total interconnect delay = 10.787 ns ( 81.49 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "13.237 ns" { RESETN LCD_Display:inst2|CHAR_COUNT[4]~5 LCD_Display:inst2|CHAR_COUNT[3] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "13.237 ns" { RESETN RESETN~out0 LCD_Display:inst2|CHAR_COUNT[4]~5 LCD_Display:inst2|CHAR_COUNT[3] } { 0.000ns 0.000ns 8.911ns 1.876ns } { 0.000ns 1.469ns 0.114ns 0.867ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK48\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns LCD_Display:inst2\|CHAR_COUNT\[3\] 2 REG LC_X38_Y12_N3 15 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X38_Y12_N3; Fanout = 15; REG Node = 'LCD_Display:inst2\|CHAR_COUNT\[3\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.642 ns" { CLK48 LCD_Display:inst2|CHAR_COUNT[3] } "NODE_NAME" } "" } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 70.07 % " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns 29.93 % " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.111 ns" { CLK48 LCD_Display:inst2|CHAR_COUNT[3] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.111 ns" { CLK48 CLK48~out0 LCD_Display:inst2|CHAR_COUNT[3] } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "13.237 ns" { RESETN LCD_Display:inst2|CHAR_COUNT[4]~5 LCD_Display:inst2|CHAR_COUNT[3] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "13.237 ns" { RESETN RESETN~out0 LCD_Display:inst2|CHAR_COUNT[4]~5 LCD_Display:inst2|CHAR_COUNT[3] } { 0.000ns 0.000ns 8.911ns 1.876ns } { 0.000ns 1.469ns 0.114ns 0.867ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "3.111 ns" { CLK48 LCD_Display:inst2|CHAR_COUNT[3] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "3.111 ns" { CLK48 CLK48~out0 LCD_Display:inst2|CHAR_COUNT[3] } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK48 G FINAL:inst\|PING:U3\|SCORE22\[1\]~reg0 33.467 ns register " "Info: tco from clock \"CLK48\" to destination pin \"G\" through register \"FINAL:inst\|PING:U3\|SCORE22\[1\]~reg0\" is 33.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 source 7.718 ns + Longest register " "Info: + Longest clock path from clock \"CLK48\" to source register is 7.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.935 ns) 3.434 ns clk_div:inst15\|clock_10Hz 2 REG LC_X8_Y13_N2 57 " "Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N2; Fanout = 57; REG Node = 'clk_div:inst15\|clock_10Hz'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.965 ns" { CLK48 clk_div:inst15|clock_10Hz } "NODE_NAME" } "" } } { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.573 ns) + CELL(0.711 ns) 7.718 ns FINAL:inst\|PING:U3\|SCORE22\[1\]~reg0 3 REG LC_X18_Y12_N8 13 " "Info: 3: + IC(3.573 ns) + CELL(0.711 ns) = 7.718 ns; Loc. = LC_X18_Y12_N8; Fanout = 13; REG Node = 'FINAL:inst\|PING:U3\|SCORE22\[1\]~reg0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "4.284 ns" { clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|SCORE22[1]~reg0 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 33 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 40.36 % " "Info: Total cell delay = 3.115 ns ( 40.36 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.603 ns 59.64 % " "Info: Total interconnect delay = 4.603 ns ( 59.64 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.718 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|SCORE22[1]~reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.718 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|SCORE22[1]~reg0 } { 0.000ns 0.000ns 1.030ns 3.573ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 33 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.525 ns + Longest register pin " "Info: + Longest register to pin delay is 25.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FINAL:inst\|PING:U3\|SCORE22\[1\]~reg0 1 REG LC_X18_Y12_N8 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y12_N8; Fanout = 13; REG Node = 'FINAL:inst\|PING:U3\|SCORE22\[1\]~reg0'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|PING:U3|SCORE22[1]~reg0 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 33 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.590 ns) 2.596 ns FINAL:inst\|PING:U3\|OUT2\[1\]~160 2 COMB LC_X29_Y12_N3 1 " "Info: 2: + IC(2.006 ns) + CELL(0.590 ns) = 2.596 ns; Loc. = LC_X29_Y12_N3; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|OUT2\[1\]~160'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.596 ns" { FINAL:inst|PING:U3|SCORE22[1]~reg0 FINAL:inst|PING:U3|OUT2[1]~160 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.343 ns) + CELL(0.590 ns) 5.529 ns FINAL:inst\|display:U4\|RGB~401 3 COMB LC_X18_Y13_N3 1 " "Info: 3: + IC(2.343 ns) + CELL(0.590 ns) = 5.529 ns; Loc. = LC_X18_Y13_N3; Fanout = 1; COMB Node = 'FINAL:inst\|display:U4\|RGB~401'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.933 ns" { FINAL:inst|PING:U3|OUT2[1]~160 FINAL:inst|display:U4|RGB~401 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.590 ns) 7.759 ns FINAL:inst\|display:U4\|RGB~8010 4 COMB LC_X21_Y14_N5 1 " "Info: 4: + IC(1.640 ns) + CELL(0.590 ns) = 7.759 ns; Loc. = LC_X21_Y14_N5; Fanout = 1; COMB Node = 'FINAL:inst\|display:U4\|RGB~8010'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.230 ns" { FINAL:inst|display:U4|RGB~401 FINAL:inst|display:U4|RGB~8010 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.114 ns) 8.304 ns FINAL:inst\|display:U4\|RGB~8015 5 COMB LC_X21_Y14_N4 1 " "Info: 5: + IC(0.431 ns) + CELL(0.114 ns) = 8.304 ns; Loc. = LC_X21_Y14_N4; Fanout = 1; COMB Node = 'FINAL:inst\|display:U4\|RGB~8015'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.545 ns" { FINAL:inst|display:U4|RGB~8010 FINAL:inst|display:U4|RGB~8015 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.442 ns) 9.952 ns FINAL:inst\|display:U4\|RGB~8016 6 COMB LC_X18_Y14_N8 5 " "Info: 6: + IC(1.206 ns) + CELL(0.442 ns) = 9.952 ns; Loc. = LC_X18_Y14_N8; Fanout = 5; COMB Node = 'FINAL:inst\|display:U4\|RGB~8016'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.648 ns" { FINAL:inst|display:U4|RGB~8015 FINAL:inst|display:U4|RGB~8016 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.590 ns) 12.255 ns FINAL:inst\|display:U4\|RGB~8026 7 COMB LC_X21_Y18_N0 2 " "Info: 7: + IC(1.713 ns) + CELL(0.590 ns) = 12.255 ns; Loc. = LC_X21_Y18_N0; Fanout = 2; COMB Node = 'FINAL:inst\|display:U4\|RGB~8026'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.303 ns" { FINAL:inst|display:U4|RGB~8016 FINAL:inst|display:U4|RGB~8026 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.442 ns) 14.328 ns FINAL:inst\|display:U4\|RGB~8027 8 COMB LC_X18_Y15_N8 7 " "Info: 8: + IC(1.631 ns) + CELL(0.442 ns) = 14.328 ns; Loc. = LC_X18_Y15_N8; Fanout = 7; COMB Node = 'FINAL:inst\|display:U4\|RGB~8027'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.073 ns" { FINAL:inst|display:U4|RGB~8026 FINAL:inst|display:U4|RGB~8027 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.442 ns) 16.475 ns FINAL:inst\|display:U4\|RGB~488 9 COMB LC_X21_Y18_N2 4 " "Info: 9: + IC(1.705 ns) + CELL(0.442 ns) = 16.475 ns; Loc. = LC_X21_Y18_N2; Fanout = 4; COMB Node = 'FINAL:inst\|display:U4\|RGB~488'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.147 ns" { FINAL:inst|display:U4|RGB~8027 FINAL:inst|display:U4|RGB~488 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.031 ns) 17.506 ns FINAL:inst\|display:U4\|GREEN 10 COMB LOOP LC_X21_Y18_N3 2 " "Info: 10: + IC(0.000 ns) + CELL(1.031 ns) = 17.506 ns; Loc. = LC_X21_Y18_N3; Fanout = 2; COMB LOOP Node = 'FINAL:inst\|display:U4\|GREEN'" { { "Info" "ITDB_PART_OF_SCC" "FINAL:inst\|display:U4\|GREEN LC_X21_Y18_N3 " "Info: Loc. = LC_X21_Y18_N3; Node \"FINAL:inst\|display:U4\|GREEN\"" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|display:U4|GREEN } "NODE_NAME" } "" } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|display:U4|GREEN } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.031 ns" { FINAL:inst|display:U4|RGB~488 FINAL:inst|display:U4|GREEN } "NODE_NAME" } "" } } { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.895 ns) + CELL(2.124 ns) 25.525 ns G 11 PIN PIN_122 0 " "Info: 11: + IC(5.895 ns) + CELL(2.124 ns) = 25.525 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'G'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "8.019 ns" { FINAL:inst|display:U4|GREEN G } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 200 496 672 216 "G" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.955 ns 27.25 % " "Info: Total cell delay = 6.955 ns ( 27.25 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.570 ns 72.75 % " "Info: Total interconnect delay = 18.570 ns ( 72.75 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "25.525 ns" { FINAL:inst|PING:U3|SCORE22[1]~reg0 FINAL:inst|PING:U3|OUT2[1]~160 FINAL:inst|display:U4|RGB~401 FINAL:inst|display:U4|RGB~8010 FINAL:inst|display:U4|RGB~8015 FINAL:inst|display:U4|RGB~8016 FINAL:inst|display:U4|RGB~8026 FINAL:inst|display:U4|RGB~8027 FINAL:inst|display:U4|RGB~488 FINAL:inst|display:U4|GREEN G } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "25.525 ns" { FINAL:inst|PING:U3|SCORE22[1]~reg0 FINAL:inst|PING:U3|OUT2[1]~160 FINAL:inst|display:U4|RGB~401 FINAL:inst|display:U4|RGB~8010 FINAL:inst|display:U4|RGB~8015 FINAL:inst|display:U4|RGB~8016 FINAL:inst|display:U4|RGB~8026 FINAL:inst|display:U4|RGB~8027 FINAL:inst|display:U4|RGB~488 FINAL:inst|display:U4|GREEN G } { 0.000ns 2.006ns 2.343ns 1.640ns 0.431ns 1.206ns 1.713ns 1.631ns 1.705ns 0.000ns 5.895ns } { 0.000ns 0.590ns 0.590ns 0.590ns 0.114ns 0.442ns 0.590ns 0.442ns 0.442ns 1.031ns 2.124ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "7.718 ns" { CLK48 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|SCORE22[1]~reg0 } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "7.718 ns" { CLK48 CLK48~out0 clk_div:inst15|clock_10Hz FINAL:inst|PING:U3|SCORE22[1]~reg0 } { 0.000ns 0.000ns 1.030ns 3.573ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "25.525 ns" { FINAL:inst|PING:U3|SCORE22[1]~reg0 FINAL:inst|PING:U3|OUT2[1]~160 FINAL:inst|display:U4|RGB~401 FINAL:inst|display:U4|RGB~8010 FINAL:inst|display:U4|RGB~8015 FINAL:inst|display:U4|RGB~8016 FINAL:inst|display:U4|RGB~8026 FINAL:inst|display:U4|RGB~8027 FINAL:inst|display:U4|RGB~488 FINAL:inst|display:U4|GREEN G } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "25.525 ns" { FINAL:inst|PING:U3|SCORE22[1]~reg0 FINAL:inst|PING:U3|OUT2[1]~160 FINAL:inst|display:U4|RGB~401 FINAL:inst|display:U4|RGB~8010 FINAL:inst|display:U4|RGB~8015 FINAL:inst|display:U4|RGB~8016 FINAL:inst|display:U4|RGB~8026 FINAL:inst|display:U4|RGB~8027 FINAL:inst|display:U4|RGB~488 FINAL:inst|display:U4|GREEN G } { 0.000ns 2.006ns 2.343ns 1.640ns 0.431ns 1.206ns 1.713ns 1.631ns 1.705ns 0.000ns 5.895ns } { 0.000ns 0.590ns 0.590ns 0.590ns 0.114ns 0.442ns 0.590ns 0.442ns 0.442ns 1.031ns 2.124ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "keyboard:inst16\|INCNT\[0\] RESETN CLK48 -1.981 ns register " "Info: th for register \"keyboard:inst16\|INCNT\[0\]\" (data pin = \"RESETN\", clock pin = \"CLK48\") is -1.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK48 destination 8.211 ns + Longest register " "Info: + Longest clock path from clock \"CLK48\" to destination register is 8.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK48 1 CLK PIN_29 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.935 ns) 3.401 ns keyboard:inst16\|keyboard_clk_filtered 2 REG LC_X45_Y15_N1 26 " "Info: 2: + IC(0.997 ns) + CELL(0.935 ns) = 3.401 ns; Loc. = LC_X45_Y15_N1; Fanout = 26; REG Node = 'keyboard:inst16\|keyboard_clk_filtered'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.932 ns" { CLK48 keyboard:inst16|keyboard_clk_filtered } "NODE_NAME" } "" } } { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.099 ns) + CELL(0.711 ns) 8.211 ns keyboard:inst16\|INCNT\[0\] 3 REG LC_X29_Y14_N5 6 " "Info: 3: + IC(4.099 ns) + CELL(0.711 ns) = 8.211 ns; Loc. = LC_X29_Y14_N5; Fanout = 6; REG Node = 'keyboard:inst16\|INCNT\[0\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "4.810 ns" { keyboard:inst16|keyboard_clk_filtered keyboard:inst16|INCNT[0] } "NODE_NAME" } "" } } { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 37.94 % " "Info: Total cell delay = 3.115 ns ( 37.94 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns 62.06 % " "Info: Total interconnect delay = 5.096 ns ( 62.06 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "8.211 ns" { CLK48 keyboard:inst16|keyboard_clk_filtered keyboard:inst16|INCNT[0] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "8.211 ns" { CLK48 CLK48~out0 keyboard:inst16|keyboard_clk_filtered keyboard:inst16|INCNT[0] } { 0.000ns 0.000ns 0.997ns 4.099ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 14 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESETN 1 PIN PIN_23 112 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 112; PIN Node = 'RESETN'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { RESETN } "NODE_NAME" } "" } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 168 56 224 184 "RESETN" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(8.429 ns) + CELL(0.309 ns) 10.207 ns keyboard:inst16\|INCNT\[0\] 2 REG LC_X29_Y14_N5 6 " "Info: 2: + IC(8.429 ns) + CELL(0.309 ns) = 10.207 ns; Loc. = LC_X29_Y14_N5; Fanout = 6; REG Node = 'keyboard:inst16\|INCNT\[0\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "8.738 ns" { RESETN keyboard:inst16|INCNT[0] } "NODE_NAME" } "" } } { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns 17.42 % " "Info: Total cell delay = 1.778 ns ( 17.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.429 ns 82.58 % " "Info: Total interconnect delay = 8.429 ns ( 82.58 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "10.207 ns" { RESETN keyboard:inst16|INCNT[0] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "10.207 ns" { RESETN RESETN~out0 keyboard:inst16|INCNT[0] } { 0.000ns 0.000ns 8.429ns } { 0.000ns 1.469ns 0.309ns } } }  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "8.211 ns" { CLK48 keyboard:inst16|keyboard_clk_filtered keyboard:inst16|INCNT[0] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "8.211 ns" { CLK48 CLK48~out0 keyboard:inst16|keyboard_clk_filtered keyboard:inst16|INCNT[0] } { 0.000ns 0.000ns 0.997ns 4.099ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "10.207 ns" { RESETN keyboard:inst16|INCNT[0] } "NODE_NAME" } "" } } { "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/quatrus2/bin/Technology_Viewer.qrui" "10.207 ns" { RESETN RESETN~out0 keyboard:inst16|INCNT[0] } { 0.000ns 0.000ns 8.429ns } { 0.000ns 1.469ns 0.309ns } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 15:50:14 2006 " "Info: Processing ended: Sun Dec 03 15:50:14 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
