Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct  9 19:04:27 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   805 |
|    Minimum number of control sets                        |   805 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1383 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   805 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |   112 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |    38 |
| >= 16              |   531 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             784 |          371 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             633 |          288 |
| Yes          | No                    | No                     |           15222 |         4452 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           14834 |         5803 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                          Enable Signal                                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                  | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                    |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                  | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                       |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                               | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                  | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                    |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                              |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                         | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                              |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                       |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                    |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                              |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                              |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                  | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                    |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                       |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                               | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                       |                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                      |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_state_d_i_imm_2_fu_1654[18]_i_1_n_0                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                               | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3347_state5_i_1_n_0                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0                                                                | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_state_d_i_imm_2_fu_1654[18]_i_1_n_0                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3347_state5_i_1_n_0                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3347_state5_i_1_n_0                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                             | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                             | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_state_d_i_imm_2_fu_1654[18]_i_1_n_0                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                             | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0                                                                | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                             | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                               | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_state_d_i_imm_2_fu_1654[18]_i_1_n_0                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3347_state5_i_1_n_0                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                       | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                     | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                    | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                    | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                              | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                             | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                    | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                              | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                           | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                             | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                            | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                       | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                    | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                             | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                    | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                       | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                               | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                              | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                    | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                           | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                    | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                             | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[4]_i_1_n_0                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                    | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                             | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                       | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                       | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                            | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_full_1_fu_9941377_out                                                                               |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_full_1_fu_9941377_out                                                                               |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_full_1_fu_9941377_out                                                                               |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_full_1_fu_9941377_out                                                                               |                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[15]_i_1_n_0                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[31]_i_1_n_0                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                              | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[31]_i_1_n_0                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[15]_i_1_n_0                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                               | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[15]_i_1_n_0                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                                        | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                              | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[31]_i_1_n_0                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                                        | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[15]_i_1_n_0                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                     |                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                              | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                              | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln108_2_reg_17457[31]_i_1_n_0                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                              | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                              | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                                        | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                               | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                                        | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                    |                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                    |                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                    |                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                    |                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_20110                                                                                    | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_2011    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_20110                                                                                    | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_2011    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_20110                                                                                    | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_2011    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_20110                                                                                    | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_2011    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                      |                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175_ap_start_reg_reg[0] |                                                                                                                                                         |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175_ap_start_reg_reg[0] |                                                                                                                                                         |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175_ap_start_reg_reg[0] |                                                                                                                                                         |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175_ap_start_reg_reg[0] |                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                             |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_from_i_relative_pc_fu_762[13]_i_1_n_0                                                                        |                                                                                                                                                         |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state2                                                                                                                                                 |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                      |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                                      |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_from_i_relative_pc_fu_762[13]_i_1_n_0                                                                        |                                                                                                                                                         |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/ap_CS_fsm_state2                                                                                                                                                 |                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/ap_CS_fsm_state2                                                                                                                                                 |                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_from_i_relative_pc_fu_762[13]_i_1_n_0                                                                        |                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                      |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_from_i_relative_pc_fu_762[13]_i_1_n_0                                                                        |                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                                      |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                                                 |                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                      |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                                      |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q0[13]_i_1_n_0                                                                                                                      |                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                      |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/aw_hs                                                                                                                                            |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3376_state5_i_1_n_0                                   |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3390_state5_i_1_n_0                                   |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3835_state5_i_1_n_0                                   |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                                            |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3823_state5_i_1_n_0                                   |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3823_state5_i_1_n_0                                   |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3835_state5_i_1_n_0                                   |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3390_state5_i_1_n_0                                   |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3376_state5_i_1_n_0                                   |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3376_state5_i_1_n_0                                   |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3390_state5_i_1_n_0                                   |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3835_state5_i_1_n_0                                   |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3823_state5_i_1_n_0                                   |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/aw_hs                                                                                                                                            |                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3376_state5_i_1_n_0                                   |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3390_state5_i_1_n_0                                   |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3835_state5_i_1_n_0                                   |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/aw_hs                                                                                                                                            |                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3823_state5_i_1_n_0                                   |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[31]_i_1_n_0                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[15]_i_1_n_0                                       |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[31]_i_1_n_0                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                      |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                      |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                      |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[15]_i_1_n_0                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[31]_i_1_n_0                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                      |                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[15]_i_1_n_0                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[31]_i_1_n_0                                       |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/shl_ln95_2_reg_17462[15]_i_1_n_0                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                       |                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/and_ln215_1_reg_17003_reg[0][0]                                       |                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/and_ln215_1_reg_17003_reg[0][0]                                       |                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                       |                                                                                                                                                         |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/and_ln215_1_reg_17003_reg[0][0]                                       |                                                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/and_ln215_1_reg_17003_reg[0][0]                                       |                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               12 |             24 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                         |                                                                                                                                                         |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                                      |                                                                                                                                                         |               11 |             28 |         2.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                                      |                                                                                                                                                         |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                                      |                                                                                                                                                         |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                                      |                                                                                                                                                         |               13 |             28 |         2.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_3_fu_1350                                                    | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep          |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_35_fu_1478                                                   | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_1        |               14 |             29 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_3_fu_1350                                                    | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep          |               17 |             29 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_35_fu_1478                                                   | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_1        |               21 |             29 |         1.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_3_fu_1350                                                    | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep          |               17 |             29 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_35_fu_1478                                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_1        |               15 |             29 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_35_fu_1478                                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_1        |               16 |             29 |         1.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_3_fu_1350                                                    | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep          |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_11_fu_1382                                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0        |               13 |             30 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_11_fu_1382                                                   | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0        |               19 |             30 |         1.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_43_fu_1510                                                   | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_2        |               17 |             30 |         1.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_11_fu_1382                                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0        |               13 |             30 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_43_fu_1510                                                   | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_2        |               22 |             30 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_11_fu_1382                                                   | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0        |               18 |             30 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_43_fu_1510                                                   | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_2        |               14 |             30 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_43_fu_1510                                                   | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_2        |               19 |             30 |         1.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13[0]                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_0[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_1[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_2[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11[0]                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_0[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_1[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12[0]                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_0[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_1[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_2[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10[0]                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_0[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_1[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14[0]                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_0[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_1[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12[0]                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_0[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_2[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15[0]                                | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15_0[0]                              | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_2[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_0[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_0[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_2[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_1[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_1[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11[0]                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_2[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10[0]                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_2[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3791_state7_i_1_n_0                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3333_state7_i_1_n_0                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_4[0]                                             |                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep[0]                                    | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_0[0]                                  | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_1[0]                                  | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_2[0]                                  | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_1[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_2[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_2[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13[0]                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_0[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_1[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14[0]                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_0[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_1[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_2[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15[0]                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15_0[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_1[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_2[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_4[0]                                             |                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep[0]                                    | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_0[0]                                  | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_0[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_2[0]                                  | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_1[0]                                  | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_0[0]                                  | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep[0]                                    | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_4[0]                                             |                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10[0]                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_1[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_2[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11[0]                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_0[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_1[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12[0]                                | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_0[0]                              | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3333_state7_i_1_n_0                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3791_state7_i_1_n_0                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_2[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_2[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_2[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1459_in                                                                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter4_result_27_reg_2172[31]_i_1_n_0                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_1[0]                                  | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_2[0]                                  | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_2[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_2[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_2[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_0[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8[0]                                 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_1[0]                               | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_2[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1459_in                                                                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter4_result_27_reg_2172[31]_i_1_n_0                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10[0]                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_0[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_1[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__10_2[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_2[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_2[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_2[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep[0]                                    | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                |                                                                                                                                                         |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_0[0]                                  | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_1[0]                                  | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                    |                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                    |                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep_2[0]                                  | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11[0]                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                |                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                    |                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__0_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_1[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12[0]                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_2[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15_0[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15[0]                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_2[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_0[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14[0]                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_1[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_0[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13[0]                                | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_2[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_1[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__12_0[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_2[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_0[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__11_1[0]                              | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_2[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_1[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_0[0]                               | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3[0]                                 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_2[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__2_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3791_state7_i_1_n_0                                   |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3333_state7_i_1_n_0                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3333_state7_i_1_n_0                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1459_in                                                                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter4_result_27_reg_2172[31]_i_1_n_0                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__3_2[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__4_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_1[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_2[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9[0]                                 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13[0]                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_0[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__13_1[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_0[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14[0]                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_0[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                |                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_1[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__14_2[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_2[0]                               | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15[0]                                | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__15_0[0]                              | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__1_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                    |                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_4[0]                                             |                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__8_2[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__9_2[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_predicate_pred3791_state7_i_1_n_0                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1459_in                                                                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter4_result_27_reg_2172[31]_i_1_n_0                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                |                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__5_2[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                         | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_0[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__6_1[0]                               | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_rep__7[0]                                 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/E[0]                                                                  |                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/E[0]                                                                  |                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/E[0]                                                                  |                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    |                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                         |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/E[0]                                                                  |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                         |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    |                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    |                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_3_fu_16900                                                                                    |                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                          |                                                                                                                                                         |               16 |             34 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                         |                                                                                                                                                         |               16 |             35 |         2.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                    | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                   |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                   |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                    | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                   |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                    | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                   |                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                    | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/empty_44_reg_2069                                                     |                                                                                                                                                         |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/empty_44_reg_2069                                                     |                                                                                                                                                         |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/empty_44_reg_2069                                                     |                                                                                                                                                         |               16 |             41 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/empty_44_reg_2069                                                     |                                                                                                                                                         |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                         |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                         |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               13 |             52 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                         |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                               | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               10 |             53 |         5.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                               | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                7 |             53 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                               | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               13 |             53 |         4.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                8 |             53 |         6.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                7 |             53 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                               | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/push                                                                                                           |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/push                                                                                                           |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/push                                                                                                           |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_1                                                                |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_1                                                                |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/push                                                                                                           |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_1                                                                |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_1                                                                |                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                            |                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_16610_pp0_iter3_reg_reg[0][0]                    |                                                                                                                                                         |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state6                                                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/ap_CS_fsm_state6                                                                                                                                                 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                            |                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                             |                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/E[0]                                                                                                                                    |                                                                                                                                                         |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_16610_pp0_iter3_reg_reg[0][0]                    |                                                                                                                                                         |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                            |                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                       |                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_16610_pp0_iter3_reg_reg[0][0]                    |                                                                                                                                                         |               35 |             64 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                             |                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                             |                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                       |                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                          | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_3[0]                                             |                                                                                                                                                         |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                            |                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_3[0]                                             |                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state6                                                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                        |                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/E[0]                                                                                                                                    |                                                                                                                                                         |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                          | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                             |                                                                                                                                                         |               29 |             64 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/ap_CS_fsm_state6                                                                                                                                                 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                        |                                                                                                                                                         |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                       |                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/E[0]                                                                                                                                    |                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                          | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_3[0]                                             |                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                        |                                                                                                                                                         |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_1_reg_16610_pp0_iter3_reg_reg[0][0]                    |                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                        |                                                                                                                                                         |               31 |             64 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_3[0]                                             |                                                                                                                                                         |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726                    |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                       |                                                                                                                                                         |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                          | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/E[0]                                                                                                                                    |                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                        |                                                                                                                                                         |               13 |             66 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                        |                                                                                                                                                         |               13 |             66 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                     | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                    |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                              |                                                                                                                                                         |               19 |             66 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                        |                                                                                                                                                         |               17 |             66 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                        |                                                                                                                                                         |               12 |             66 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                              |                                                                                                                                                         |               20 |             66 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                    |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                     | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                    |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                              |                                                                                                                                                         |               17 |             66 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                              |                                                                                                                                                         |               20 |             66 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                     | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                    |                                                                                                                                                         |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                     | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                      |                                                                                                                                                         |               18 |             68 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               12 |             68 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                      |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               17 |             68 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                      |                                                                                                                                                         |               13 |             68 |         5.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               16 |             68 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                      |                                                                                                                                                         |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               17 |             68 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               13 |             68 |         5.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               18 |             68 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                      |                                                                                                                                                         |               19 |             68 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               17 |             71 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                            | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               19 |             71 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                             | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                             | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                            | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               14 |             77 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               19 |             77 |         4.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               15 |             77 |         5.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                             | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               13 |             77 |         5.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               15 |             77 |         5.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/ap_CS_fsm_state3                                                                                                                                                 |                                                                                                                                                         |               36 |             87 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                                                 |                                                                                                                                                         |               30 |             87 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/ap_CS_fsm_state3                                                                                                                                                 |                                                                                                                                                         |               23 |             87 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/ap_CS_fsm_state3                                                                                                                                                 |                                                                                                                                                         |               19 |             87 |         4.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                            | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               25 |            104 |         4.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                            | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               23 |            104 |         4.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                           | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               23 |            104 |         4.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                           | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               26 |            104 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                           | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               29 |            104 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                            | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               27 |            104 |         3.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                           | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               25 |            104 |         4.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                            | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               29 |            104 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               56 |            107 |         1.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               55 |            121 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               49 |            121 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               60 |            121 |         2.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                 |               59 |            121 |         2.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      |                                                                                                                                                         |               44 |            128 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      |                                                                                                                                                         |               40 |            128 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      |                                                                                                                                                         |               43 |            128 |         2.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_3_reg_174260                                                      |                                                                                                                                                         |               42 |            128 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                |                                                                                                                                                         |               62 |            199 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                |                                                                                                                                                         |               54 |            199 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                |                                                                                                                                                         |               55 |            199 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990                                                |                                                                                                                                                         |               55 |            199 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1220_in                                                                                                      |                                                                                                                                                         |               69 |            262 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1220_in                                                                                                      |                                                                                                                                                         |               60 |            262 |         4.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1220_in                                                                                                      |                                                                                                                                                         |               68 |            262 |         3.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/p_1220_in                                                                                                      |                                                                                                                                                         |               71 |            262 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      |                                                                                                                                                         |              133 |            378 |         2.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      |                                                                                                                                                         |              145 |            378 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      |                                                                                                                                                         |              132 |            378 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                      |                                                                                                                                                         |              160 |            378 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                           |                                                                                                                                                         |              120 |            461 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                           |                                                                                                                                                         |              119 |            461 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                           |                                                                                                                                                         |              109 |            461 |         4.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                           |                                                                                                                                                         |              125 |            461 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 |                                                                                                                                                         |              372 |            793 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in                                                             |                                                                                                                                                         |              200 |           1037 |         5.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in                                                             |                                                                                                                                                         |              226 |           1039 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in                                                             |                                                                                                                                                         |              232 |           1039 |         4.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in                                                             |                                                                                                                                                         |              206 |           1039 |         5.04 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


