TEST_F(RV32, RV32_OFFICIAL_TEST_ADD)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/add.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_ADDI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/addi.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_AND)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/and.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_ANDI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/andi.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_AUIPC)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/auipc.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_BEQ)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/beq.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_BGE)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/bge.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_BGEU)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/bgeu.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_BLT)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/blt.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_BLTU)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/bltu.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_BNE)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/bne.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_FENCE_I)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/fence_i.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_JAL)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/jal.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_JALR)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/jalr.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_LB)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/lb.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_LBU)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/lbu.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_LH)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/lh.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_LHU)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/lhu.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_LUI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/lui.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_LW)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/lw.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_MA_DATA)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/ma_data.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_OR)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/or.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_ORI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/ori.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SB)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sb.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SH)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sh.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SIMPLE)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/simple.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SLL)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sll.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SLLI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/slli.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SLT)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/slt.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SLTI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/slti.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SLTIU)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sltiu.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SLTU)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sltu.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SRA)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sra.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SRAI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/srai.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SRL)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/srl.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SRLI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/srli.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SUB)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sub.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_SW)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/sw.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_XOR)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/xor.bin", 4096);
}

TEST_F(RV32, RV32_OFFICIAL_TEST_XORI)
{
  run_test_bin("src/tests/riscv_tests/test_binaries/xori.bin", 4096);
}

