# Tiny Tapeout project information
project:
  title:        "ASAP CPU v1"      # Project title
  author:       "Aaron Libokuohai Bovensiepen"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A SAP-1 inspired CPU with a fibonacci program"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_libokuohai_asap_cpu_v1"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "RESET (manual, active-high)"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "SEG_G"
  uo[1]: "SEG_F"
  uo[2]: "SEG_E"
  uo[3]: "SEG_D"
  uo[4]: "SEG_C"
  uo[5]: "SEG_B"
  uo[6]: "SEG_A"
  uo[7]: "HEARTBEAT"

  # Bidirectional pins
  uio[0]: "DIG0_EN_N"   # active-low digit enable
  uio[1]: "DIG1_EN_N"   # active-low digit enable
  uio[2]: "DIG2_EN_N"   # active-low digit enable
  uio[3]: "DIG3_EN_N (unused/off by default)"   # active-low digit enable
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
