GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\gowin_dpb\gowin_dpb_8k.v'
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\gowin_sp\gowin_sp_32k.v'
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v'
Compiling module 'top'("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":12)
Compiling module 'Gowin_DPB_8k'("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\gowin_dpb\gowin_dpb_8k.v":10)
WARN  (EX1998) : Net 'wire_mem_src_clkb' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":39)
WARN  (EX1998) : Net 'wire_mem_src_oceb' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":40)
WARN  (EX1998) : Net 'wire_mem_src_ceb' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":41)
WARN  (EX1998) : Net 'wire_mem_src_resetb' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":42)
WARN  (EX1998) : Net 'wire_mem_src_wreb' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":43)
WARN  (EX1998) : Net 'wire_mem_src_adb[12]' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":46)
WARN  (EX1998) : Net 'wire_mem_src_dinb[7]' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":47)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input external_data_in is unused("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":13)
WARN  (CV0016) : Input external_data_bank is unused("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":15)
WARN  (CV0016) : Input external_data_clock is unused("C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\src\top.v":16)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\gwsynthesis\platform_ram_tang.vg" completed
[100%] Generate report file "C:\Users\james\OneDrive\verilog\hardware_accel\platform_ram\platform_ram_tang\impl\gwsynthesis\platform_ram_tang_syn.rpt.html" completed
GowinSynthesis finish
