TimeQuest Timing Analyzer report for trabalhofinal
Sat Dec 02 20:44:14 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Slow Corner Signal Integrity Metrics
 66. Fast Corner Signal Integrity Metrics
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; trabalhofinal                                      ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
;     Processors 13-16       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; clk_50MHz                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { clk_50MHz }                                      ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk_50MHz ; p3|altpll_component|auto_generated|pll1|inclk[0] ; { p3|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 120.99 MHz ; 120.99 MHz      ; p3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 75.068 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.307 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.825  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.402 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 75.068 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.869      ;
; 75.270 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.668      ;
; 75.322 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.615      ;
; 75.376 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.561      ;
; 75.386 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.552      ;
; 75.392 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.546      ;
; 75.438 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.499      ;
; 75.492 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.445      ;
; 75.502 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.436      ;
; 75.508 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.430      ;
; 75.554 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.383      ;
; 75.637 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.300      ;
; 75.652 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.286      ;
; 75.658 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.280      ;
; 75.699 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 7.238      ;
; 75.845 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 7.093      ;
; 75.866 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 7.083      ;
; 75.921 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 7.028      ;
; 75.983 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.966      ;
; 76.037 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.912      ;
; 76.063 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.874      ;
; 76.099 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.850      ;
; 76.153 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.796      ;
; 76.263 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.686      ;
; 76.302 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 6.636      ;
; 76.395 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.554      ;
; 76.583 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.354      ;
; 76.822 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 6.116      ;
; 76.827 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 6.122      ;
; 77.347 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 5.602      ;
; 77.492 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 5.445      ;
; 77.756 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.390     ; 5.182      ;
; 78.080 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.379     ; 4.869      ;
; 78.537 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 4.400      ;
; 78.554 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 4.383      ;
; 78.566 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 4.371      ;
; 78.609 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.385     ; 4.334      ;
; 78.622 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.385     ; 4.321      ;
; 78.624 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.385     ; 4.319      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 78.741 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.525      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.072 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.063     ; 4.193      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.081 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.185      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.092 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.175      ;
; 79.094 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 3.857      ;
; 79.101 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 3.850      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[14]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[17]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[9]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[10]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[11]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[12]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[13]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[15]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.161 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[16]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.106      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.220 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.047      ;
; 79.247 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.019      ;
; 79.247 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.019      ;
; 79.247 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.019      ;
; 79.247 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.019      ;
; 79.247 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.062     ; 4.019      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.307 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.871      ;
; 0.312 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.876      ;
; 0.312 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.879      ;
; 0.315 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.879      ;
; 0.317 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.886      ;
; 0.317 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.324 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.327 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.896      ;
; 0.328 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.897      ;
; 0.337 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.904      ;
; 0.352 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.363 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.927      ;
; 0.370 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.934      ;
; 0.374 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.943      ;
; 0.381 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
; 0.385 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.604      ;
; 0.390 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.487 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.056      ;
; 0.500 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.067      ;
; 0.505 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.072      ;
; 0.509 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.078      ;
; 0.513 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.082      ;
; 0.525 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.526 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.744      ;
; 0.526 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.548 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.566 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.568 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.785      ;
; 0.570 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; top:u01|servo:SERVO|counter[16]       ; top:u01|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.790      ;
; 0.573 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.402 ; 41.632       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[0]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[10]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[11]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[1]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[2]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[3]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[4]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[5]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[6]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[7]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[8]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[9]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[10]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[11]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[12]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[13]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[14]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[15]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[16]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[17]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[9]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; 4.456 ; 4.926 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.286 ; 4.732 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 4.485 ; 4.963 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; -3.765 ; -4.220 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -3.601 ; -4.034 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -3.781 ; -4.234 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 6.599 ; 6.686 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 4.982 ; 5.110 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 5.906 ; 5.983 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 6.042 ; 6.122 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 4.451 ; 4.569 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 5.376 ; 5.448 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 7.791 ;    ;    ; 8.242 ;
; switch3    ; pwm_casca3  ; 7.950 ;    ;    ; 8.409 ;
; switch4    ; pwm_casca1  ; 8.763 ;    ;    ; 9.295 ;
; switch4    ; pwm_casca2  ; 7.934 ;    ;    ; 8.549 ;
; switch4    ; pwm_casca3  ; 8.133 ;    ;    ; 8.694 ;
; switch5    ; led1        ; 5.515 ;    ;    ; 5.847 ;
; switch6    ; led2        ; 6.033 ;    ;    ; 6.356 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 7.584 ;    ;    ; 8.020 ;
; switch3    ; pwm_casca3  ; 7.739 ;    ;    ; 8.182 ;
; switch4    ; pwm_casca1  ; 8.515 ;    ;    ; 9.032 ;
; switch4    ; pwm_casca2  ; 7.683 ;    ;    ; 8.278 ;
; switch4    ; pwm_casca3  ; 7.909 ;    ;    ; 8.449 ;
; switch5    ; led1        ; 5.396 ;    ;    ; 5.721 ;
; switch6    ; led2        ; 5.894 ;    ;    ; 6.210 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 135.3 MHz ; 135.3 MHz       ; p3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 75.942 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.785  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.408 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 75.942 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 7.036      ;
; 76.118 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.860      ;
; 76.138 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.837      ;
; 76.215 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.763      ;
; 76.218 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.760      ;
; 76.238 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.737      ;
; 76.256 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.719      ;
; 76.315 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.663      ;
; 76.318 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.660      ;
; 76.338 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.637      ;
; 76.356 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.619      ;
; 76.440 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.538      ;
; 76.443 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.535      ;
; 76.464 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.511      ;
; 76.482 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.493      ;
; 76.596 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 6.379      ;
; 76.676 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.314      ;
; 76.691 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.299      ;
; 76.778 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.212      ;
; 76.791 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.199      ;
; 76.835 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.143      ;
; 76.878 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.112      ;
; 76.891 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.099      ;
; 77.043 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 5.947      ;
; 77.046 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 5.929      ;
; 77.112 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 5.878      ;
; 77.292 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.686      ;
; 77.512 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 5.463      ;
; 77.529 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 5.461      ;
; 77.984 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 5.006      ;
; 78.089 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 4.889      ;
; 78.327 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 4.648      ;
; 78.648 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 4.342      ;
; 79.029 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 3.946      ;
; 79.048 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 3.927      ;
; 79.056 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.353     ; 3.919      ;
; 79.080 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.346     ; 3.902      ;
; 79.090 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.346     ; 3.892      ;
; 79.115 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.346     ; 3.867      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.190 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 4.083      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.489 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.784      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.497 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.056     ; 3.775      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.514 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.760      ;
; 79.543 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 3.449      ;
; 79.550 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 3.442      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[14]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[17]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[9]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[10]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[11]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[12]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[13]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[15]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.564 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[16]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.710      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.631 ; top:u02|servo:SERVO|counter[0]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.642      ;
; 79.637 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.637      ;
; 79.637 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.637      ;
; 79.637 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.637      ;
; 79.637 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.637      ;
; 79.637 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.637      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.300 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.806      ;
; 0.303 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.809      ;
; 0.310 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.817      ;
; 0.311 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.820      ;
; 0.314 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.825      ;
; 0.314 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.820      ;
; 0.323 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.834      ;
; 0.329 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.840      ;
; 0.331 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.840      ;
; 0.341 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.847      ;
; 0.343 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.345 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.353 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.859      ;
; 0.357 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.863      ;
; 0.357 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.367 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.878      ;
; 0.473 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.984      ;
; 0.473 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.478 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.987      ;
; 0.488 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.997      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.005      ;
; 0.494 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.008      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.509 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.708      ;
; 0.512 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|servo:SERVO|counter[16]       ; top:u01|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; top:u03|counter:COUNTER|counter_i[0]  ; top:u03|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; top:u02|counter:COUNTER|counter_i[0]  ; top:u02|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; top:u01|counter:COUNTER|counter_i[0]  ; top:u01|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.408 ; 41.638       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[10]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[11]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[12]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[13]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[14]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[15]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[16]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[17]                                                                               ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[9]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|pwm                                                                                       ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[10]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[11]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[12]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[13]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[14]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[15]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[16]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[17]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[9]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|pwm                                                                                       ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.416 ; 41.632       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; 3.875 ; 4.275 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 3.711 ; 4.078 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 3.910 ; 4.270 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; -3.263 ; -3.652 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -3.104 ; -3.462 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -3.286 ; -3.630 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 6.369 ; 6.288 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 4.845 ; 4.866 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 5.730 ; 5.694 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 5.869 ; 5.791 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 4.373 ; 4.386 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 5.254 ; 5.219 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 7.225 ;    ;    ; 7.558 ;
; switch3    ; pwm_casca3  ; 7.388 ;    ;    ; 7.698 ;
; switch4    ; pwm_casca1  ; 8.125 ;    ;    ; 8.474 ;
; switch4    ; pwm_casca2  ; 7.346 ;    ;    ; 7.777 ;
; switch4    ; pwm_casca3  ; 7.542 ;    ;    ; 7.921 ;
; switch5    ; led1        ; 5.130 ;    ;    ; 5.397 ;
; switch6    ; led2        ; 5.606 ;    ;    ; 5.853 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 7.044 ;    ;    ; 7.366 ;
; switch3    ; pwm_casca3  ; 7.202 ;    ;    ; 7.503 ;
; switch4    ; pwm_casca1  ; 7.907 ;    ;    ; 8.246 ;
; switch4    ; pwm_casca2  ; 7.127 ;    ;    ; 7.545 ;
; switch4    ; pwm_casca3  ; 7.345 ;    ;    ; 7.711 ;
; switch5    ; led1        ; 5.031 ;    ;    ; 5.291 ;
; switch6    ; led2        ; 5.488 ;    ;    ; 5.729 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 78.777 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.585  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.413 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 78.777 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 4.316      ;
; 78.926 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.166      ;
; 78.951 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 4.142      ;
; 78.955 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 4.138      ;
; 78.990 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.102      ;
; 78.994 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.098      ;
; 79.019 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 4.074      ;
; 79.023 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 4.070      ;
; 79.059 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.033      ;
; 79.063 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.029      ;
; 79.103 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 3.990      ;
; 79.107 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 3.986      ;
; 79.141 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.951      ;
; 79.145 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.947      ;
; 79.247 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 3.846      ;
; 79.316 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.784      ;
; 79.339 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 3.754      ;
; 79.380 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.720      ;
; 79.384 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.716      ;
; 79.408 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.684      ;
; 79.448 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.652      ;
; 79.452 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.648      ;
; 79.508 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.584      ;
; 79.532 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.568      ;
; 79.536 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.564      ;
; 79.624 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 3.469      ;
; 79.676 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.424      ;
; 79.793 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.299      ;
; 79.864 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 3.236      ;
; 80.148 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 2.952      ;
; 80.154 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.227     ; 2.939      ;
; 80.355 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 2.737      ;
; 80.550 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.220     ; 2.550      ;
; 80.772 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.229     ; 2.319      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.782 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.502      ;
; 80.784 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.229     ; 2.307      ;
; 80.787 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.229     ; 2.304      ;
; 80.814 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.224     ; 2.282      ;
; 80.822 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.224     ; 2.274      ;
; 80.837 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.224     ; 2.259      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.928 ; top:u02|servo:SERVO|counter[12]                                                                               ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.356      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.980 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.305      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 80.987 ; top:u02|servo:SERVO|counter[1]                                                                                ; top:u02|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.297      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.042 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.243      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[14]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[17]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[9]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[10]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[11]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[12]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[13]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[15]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[2]                                                                                ; top:u02|servo:SERVO|counter[16]    ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.239      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
; 81.046 ; top:u02|servo:SERVO|counter[14]                                                                               ; top:u02|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.036     ; 2.238      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.154 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.157 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.159 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.166 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.175 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.178 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.187 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.513      ;
; 0.188 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.510      ;
; 0.198 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.242 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.568      ;
; 0.251 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.577      ;
; 0.254 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.580      ;
; 0.254 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.579      ;
; 0.258 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.583      ;
; 0.274 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.292 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.619      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.620      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.621      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.300 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.625      ;
; 0.304 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[0]  ; top:u02|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.413 ; 41.643       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[10]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[11]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[12]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[13]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[14]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[15]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[16]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[17]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[9]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|pwm                                                                                       ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[10]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[11]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[12]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[13]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[14]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[15]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[16]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[17]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[9]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|pwm                                                                                       ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.452 ; 41.668       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; 2.620 ; 3.241 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 2.487 ; 3.078 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 2.609 ; 3.250 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; -2.212 ; -2.826 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.084 ; -2.669 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -2.197 ; -2.822 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 3.819 ; 4.118 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 2.943 ; 3.119 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 3.434 ; 3.703 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 3.490 ; 3.778 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 2.628 ; 2.798 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 3.120 ; 3.378 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 4.603 ;    ;    ; 5.300 ;
; switch3    ; pwm_casca3  ; 4.650 ;    ;    ; 5.387 ;
; switch4    ; pwm_casca1  ; 5.163 ;    ;    ; 5.966 ;
; switch4    ; pwm_casca2  ; 4.713 ;    ;    ; 5.474 ;
; switch4    ; pwm_casca3  ; 4.771 ;    ;    ; 5.555 ;
; switch5    ; led1        ; 3.263 ;    ;    ; 3.803 ;
; switch6    ; led2        ; 3.564 ;    ;    ; 4.131 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 4.481 ;    ;    ; 5.168 ;
; switch3    ; pwm_casca3  ; 4.528 ;    ;    ; 5.251 ;
; switch4    ; pwm_casca1  ; 5.021 ;    ;    ; 5.808 ;
; switch4    ; pwm_casca2  ; 4.569 ;    ;    ; 5.316 ;
; switch4    ; pwm_casca3  ; 4.644 ;    ;    ; 5.410 ;
; switch5    ; led1        ; 3.196 ;    ;    ; 3.729 ;
; switch6    ; led2        ; 3.486 ;    ;    ; 4.045 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 75.068 ; 0.154 ; N/A      ; N/A     ; 9.585               ;
;  clk_50MHz                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  p3|altpll_component|auto_generated|pll1|clk[0] ; 75.068 ; 0.154 ; N/A      ; N/A     ; 41.402              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHz                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; 4.456 ; 4.926 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.286 ; 4.732 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 4.485 ; 4.963 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz  ; -2.212 ; -2.826 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.084 ; -2.669 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -2.197 ; -2.822 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 6.599 ; 6.686 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 4.982 ; 5.110 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 5.906 ; 5.983 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz  ; 3.490 ; 3.778 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz  ; 2.628 ; 2.798 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz  ; 3.120 ; 3.378 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 7.791 ;    ;    ; 8.242 ;
; switch3    ; pwm_casca3  ; 7.950 ;    ;    ; 8.409 ;
; switch4    ; pwm_casca1  ; 8.763 ;    ;    ; 9.295 ;
; switch4    ; pwm_casca2  ; 7.934 ;    ;    ; 8.549 ;
; switch4    ; pwm_casca3  ; 8.133 ;    ;    ; 8.694 ;
; switch5    ; led1        ; 5.515 ;    ;    ; 5.847 ;
; switch6    ; led2        ; 6.033 ;    ;    ; 6.356 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; switch2    ; pwm_casca2  ; 4.481 ;    ;    ; 5.168 ;
; switch3    ; pwm_casca3  ; 4.528 ;    ;    ; 5.251 ;
; switch4    ; pwm_casca1  ; 5.021 ;    ;    ; 5.808 ;
; switch4    ; pwm_casca2  ; 4.569 ;    ;    ; 5.316 ;
; switch4    ; pwm_casca3  ; 4.644 ;    ;    ; 5.410 ;
; switch5    ; led1        ; 3.196 ;    ;    ; 3.729 ;
; switch6    ; led2        ; 3.486 ;    ;    ; 4.045 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_casca1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca2    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca3    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch4                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch5                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch6                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 7707     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 7707     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Dec 02 20:44:12 2023
Info: Command: quartus_sta trabalhofinal -c trabalhofinal
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'trabalhofinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {p3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {p3|altpll_component|auto_generated|pll1|clk[0]} {p3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 75.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    75.068               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.825               0.000 clk_50MHz 
    Info (332119):    41.402               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 75.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    75.942               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.785               0.000 clk_50MHz 
    Info (332119):    41.408               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 78.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    78.777               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_50MHz 
    Info (332119):    41.413               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Sat Dec 02 20:44:14 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


