// Seed: 1022104692
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2
    , id_12,
    output tri id_3,
    output supply0 id_4,
    input tri id_5,
    output wor id_6,
    output wire id_7,
    output wire id_8,
    input uwire id_9,
    input uwire id_10
);
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd17
) (
    input tri1 id_0,
    output tri1 id_1,
    input tri0 _id_2,
    output uwire id_3
    , id_11,
    input wor id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input supply1 id_9
);
  assign id_3 = 1;
  assign id_11[id_2] = id_11;
  localparam  id_12  =  1  ,  id_13  =  1  ,  id_14  =  id_13  ,  id_15  =  1  ,  id_16  =  -1  ,  id_17  =  1  ,  id_18  =  -1  -  id_12  ;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_5,
      id_1,
      id_4,
      id_8,
      id_1,
      id_8,
      id_4,
      id_9
  );
  assign modCall_1.id_5 = 0;
endmodule
