# SystemVerilog
This repository contain all trainig codes and project used SystemVerilog language
