Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto df17a2bd8cc841329d5c5b535b4a9067 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fib_beh_tb_behav xil_defaultlib.fib_beh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.fib_str
Compiling module xil_defaultlib.fib_beh
Compiling module xil_defaultlib.fib_beh_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fib_beh_tb_behav
