Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 18:59:13 2022
| Host         : DESKTOP-9L1N67Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.157ns (51.253%)  route 3.954ns (48.747%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[1]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  actual/ENC_BCD/OUTPUT_I_reg[1]/Q
                         net (fo=10, routed)          1.010     1.466    actual/ENC_BCD/OUTPUT_I[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124     1.590 r  actual/ENC_BCD/SEGMENTO_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.944     4.534    SEGMENTO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.111 r  SEGMENTO_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.111    SEGMENTO[6]
    T10                                                               r  SEGMENTO[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.377ns (55.092%)  route 3.568ns (44.908%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[0]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  actual/ENC_BCD/OUTPUT_I_reg[0]/Q
                         net (fo=10, routed)          0.876     1.332    actual/ENC_BCD/OUTPUT_I[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.152     1.484 r  actual/ENC_BCD/SEGMENTO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.692     4.176    SEGMENTO_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.944 r  SEGMENTO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    SEGMENTO[1]
    T11                                                               r  SEGMENTO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.130ns (54.440%)  route 3.457ns (45.560%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[1]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  actual/ENC_BCD/OUTPUT_I_reg[1]/Q
                         net (fo=10, routed)          1.010     1.466    actual/ENC_BCD/OUTPUT_I[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124     1.590 r  actual/ENC_BCD/SEGMENTO_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.446     4.037    SEGMENTO_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.587 r  SEGMENTO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.587    SEGMENTO[3]
    K13                                                               r  SEGMENTO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.303ns (58.162%)  route 3.095ns (41.838%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[1]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  actual/ENC_BCD/OUTPUT_I_reg[1]/Q
                         net (fo=10, routed)          1.010     1.466    actual/ENC_BCD/OUTPUT_I[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.152     1.618 r  actual/ENC_BCD/SEGMENTO_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.085     3.703    SEGMENTO_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     7.398 r  SEGMENTO_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.398    SEGMENTO[4]
    K16                                                               r  SEGMENTO[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.114ns (58.029%)  route 2.975ns (41.971%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[0]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  actual/ENC_BCD/OUTPUT_I_reg[0]/Q
                         net (fo=10, routed)          0.883     1.339    actual/ENC_BCD/OUTPUT_I[0]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  actual/ENC_BCD/SEGMENTO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.092     3.555    SEGMENTO_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.089 r  SEGMENTO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.089    SEGMENTO[2]
    P15                                                               r  SEGMENTO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 4.011ns (57.525%)  route 2.962ns (42.475%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[3]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  actual/ENC_BCD/OUTPUT_I_reg[3]/Q
                         net (fo=12, routed)          2.962     3.418    SEGMENTO_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.973 r  SEGMENTO_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.973    SEGMENTO[5]
    R10                                                               r  SEGMENTO[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/ENC_BCD/OUTPUT_I_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEGMENTO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.347ns (62.807%)  route 2.574ns (37.193%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE                         0.000     0.000 r  actual/ENC_BCD/OUTPUT_I_reg[3]/C
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  actual/ENC_BCD/OUTPUT_I_reg[3]/Q
                         net (fo=12, routed)          0.857     1.313    actual/ENC_BCD/OUTPUT_I_reg[3]_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.152     1.465 r  actual/ENC_BCD/SEGMENTO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718     3.182    SEGMENTO_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     6.922 r  SEGMENTO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.922    SEGMENTO[0]
    L18                                                               r  SEGMENTO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PUERTA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 4.009ns (59.815%)  route 2.693ns (40.185%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE                         0.000     0.000 r  maq_est/FSM_onehot_state_reg[0]/C
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  maq_est/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           2.693     3.149    PUERTA_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.702 r  PUERTA_OBUF_inst/O
                         net (fo=0)                   0.000     6.702    PUERTA
    J13                                                               r  PUERTA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MOTOR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.607ns  (logic 3.976ns (60.184%)  route 2.631ns (39.816%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE                         0.000     0.000 r  maq_est/FSM_onehot_state_reg[1]/C
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  maq_est/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           2.631     3.087    MOTOR_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.607 r  MOTOR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.607    MOTOR[0]
    H17                                                               r  MOTOR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MOTOR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 4.127ns (65.921%)  route 2.134ns (34.079%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE                         0.000     0.000 r  maq_est/FSM_onehot_state_reg[2]/C
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  maq_est/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           2.134     2.553    MOTOR_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.708     6.261 r  MOTOR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.261    MOTOR[1]
    K15                                                               r  MOTOR[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deseado/BOTONES[0].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[0].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE                         0.000     0.000 r  deseado/BOTONES[0].sincronizador_I/sreg_reg[1]/C
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[0].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    deseado/BOTONES[0].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X1Y91          FDRE                                         r  deseado/BOTONES[0].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[1].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    deseado/BOTONES[1].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X0Y89          FDRE                                         r  deseado/BOTONES[1].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[0].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            actual/BOTONES[0].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  actual/BOTONES[0].sincronizador_I/sreg_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  actual/BOTONES[0].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.118     0.259    actual/BOTONES[0].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X1Y85          FDRE                                         r  actual/BOTONES[0].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[2].sincronizador_I/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.964%)  route 0.147ns (51.036%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  deseado/BOTONES[2].sincronizador_I/sreg_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[2].sincronizador_I/sreg_reg[1]/Q
                         net (fo=1, routed)           0.147     0.288    deseado/BOTONES[2].sincronizador_I/sreg_reg_n_0_[1]
    SLICE_X0Y89          FDRE                                         r  deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            deseado/ENC_BCD/OUTPUT_I_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.577%)  route 0.116ns (38.423%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/Q
                         net (fo=2, routed)           0.116     0.257    deseado/ENC_BCD/OUTPUT_I_reg[1]_3
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.302 r  deseado/ENC_BCD/OUTPUT_I[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    deseado/ENC_BCD/OUTPUT_I[0]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  deseado/ENC_BCD/OUTPUT_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            deseado/ENC_BCD/OUTPUT_I_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.374%)  route 0.117ns (38.626%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  deseado/BOTONES[2].sincronizador_I/SYNC_OUT_reg/Q
                         net (fo=2, routed)           0.117     0.258    deseado/ENC_BCD/OUTPUT_I_reg[1]_3
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  deseado/ENC_BCD/OUTPUT_I[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    deseado/ENC_BCD/OUTPUT_I[1]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  deseado/ENC_BCD/OUTPUT_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[1].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            actual/BOTONES[1].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  actual/BOTONES[1].sincronizador_I/sreg_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  actual/BOTONES[1].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    actual/BOTONES[1].sincronizador_I/p_1_in__1[1]
    SLICE_X1Y87          FDCE                                         r  actual/BOTONES[1].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[1].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[0]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[1].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.174     0.315    deseado/BOTONES[1].sincronizador_I/p_1_in__5[1]
    SLICE_X0Y90          FDCE                                         r  deseado/BOTONES[1].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deseado/BOTONES[3].sincronizador_I/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deseado/BOTONES[3].sincronizador_I/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  deseado/BOTONES[3].sincronizador_I/sreg_reg[0]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  deseado/BOTONES[3].sincronizador_I/sreg_reg[0]/Q
                         net (fo=1, routed)           0.174     0.315    deseado/BOTONES[3].sincronizador_I/p_1_in__3[1]
    SLICE_X0Y86          FDCE                                         r  deseado/BOTONES[3].sincronizador_I/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            actual/ENC_BCD/OUTPUT_I_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  actual/BOTONES[3].sincronizador_I/SYNC_OUT_reg/Q
                         net (fo=3, routed)           0.132     0.273    actual/ENC_BCD/SYNC_OUT
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.318 r  actual/ENC_BCD/OUTPUT_I[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    actual/ENC_BCD/OUTPUT_I[3]_i_1_n_0
    SLICE_X0Y88          FDPE                                         r  actual/ENC_BCD/OUTPUT_I_reg[3]/D
  -------------------------------------------------------------------    -------------------





