Info: Importing module test_top
Info: Rule checker, verifying imported design
Info: Checksum: 0x9a951805

Info: constrained 'i_clk' to bel 'X0/Y8/io1'
Info: constrained 'i_Switch_1' to bel 'X13/Y4/io1'
Info: constrained 'i_Switch_2' to bel 'X13/Y3/io1'
Info: constrained 'i_Switch_3' to bel 'X13/Y6/io0'
Info: constrained 'i_Switch_4' to bel 'X13/Y4/io0'
Info: constrained 'o_Segment1_A' to bel 'X0/Y13/io1'
Info: constrained 'o_Segment1_B' to bel 'X0/Y13/io0'
Info: constrained 'o_Segment1_C' to bel 'X5/Y17/io1'
Info: constrained 'o_Segment1_D' to bel 'X6/Y17/io0'
Info: constrained 'o_Segment1_E' to bel 'X6/Y17/io1'
Info: constrained 'o_Segment1_F' to bel 'X0/Y14/io1'
Info: constrained 'o_Segment1_G' to bel 'X0/Y14/io0'
Info: constrained 'o_Segment2_A' to bel 'X1/Y17/io1'
Info: constrained 'o_Segment2_B' to bel 'X2/Y17/io1'
Info: constrained 'o_Segment2_C' to bel 'X3/Y17/io1'
Info: constrained 'o_Segment2_D' to bel 'X4/Y17/io1'
Info: constrained 'o_Segment2_E' to bel 'X5/Y17/io0'
Info: constrained 'o_Segment2_F' to bel 'X0/Y12/io0'
Info: constrained 'o_Segment2_G' to bel 'X4/Y17/io0'
Info: constrained 'o_LED_1' to bel 'X13/Y6/io1'
Info: constrained 'o_LED_2' to bel 'X13/Y7/io0'
Info: constrained 'o_LED_3' to bel 'X13/Y7/io1'
Info: constrained 'o_LED_4' to bel 'X13/Y8/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       78 LCs used as LUT4 only
Info:       84 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       63 LCs used as DFF only
Info: Packing carries..
Info:        4 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting i_clk$SB_IO_IN (fanout 80)
Info: promoting clk_3 (fanout 41)
Info: promoting clk_0 (fanout 26)
Info: promoting gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E [cen] (fanout 20)
Info: promoting io_BUG_t5.has_inp0_SB_LUT4_I3_O [cen] (fanout 20)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0xb6a80f48

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xb3eca4fd

Info: Device utilisation:
Info: 	         ICESTORM_LC:   236/ 1280    18%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:    23/  112    20%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 23 cells based on constraints.
Info: Creating initial analytic placement for 228 cells, random placement wirelen = 2876.
Info:     at initial placer iter 0, wirelen = 204
Info:     at initial placer iter 1, wirelen = 193
Info:     at initial placer iter 2, wirelen = 199
Info:     at initial placer iter 3, wirelen = 204
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 183, spread = 602, legal = 930; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 920, spread = 946, legal = 950; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 201, spread = 714, legal = 1008; time = 0.02s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 233, spread = 550, legal = 893; time = 0.02s
Info:     at iteration #2, type SB_GB: wirelen solved = 879, spread = 882, legal = 893; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 174, spread = 531, legal = 846; time = 0.02s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 249, spread = 483, legal = 800; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 790, spread = 793, legal = 800; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 199, spread = 551, legal = 888; time = 0.02s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 257, spread = 494, legal = 879; time = 0.02s
Info:     at iteration #4, type SB_GB: wirelen solved = 872, spread = 876, legal = 879; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 204, spread = 519, legal = 823; time = 0.02s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 276, spread = 516, legal = 763; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 754, spread = 759, legal = 763; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 234, spread = 457, legal = 908; time = 0.02s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 290, spread = 494, legal = 907; time = 0.02s
Info:     at iteration #6, type SB_GB: wirelen solved = 899, spread = 902, legal = 907; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 242, spread = 421, legal = 953; time = 0.02s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 287, spread = 478, legal = 895; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 887, spread = 891, legal = 895; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 230, spread = 423, legal = 821; time = 0.02s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 310, spread = 473, legal = 834; time = 0.02s
Info:     at iteration #8, type SB_GB: wirelen solved = 820, spread = 838, legal = 837; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 257, spread = 405, legal = 942; time = 0.02s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 326, spread = 499, legal = 864; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 853, spread = 867, legal = 867; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 277, spread = 419, legal = 941; time = 0.02s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 331, spread = 494, legal = 879; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 864, spread = 873, legal = 879; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 283, spread = 414, legal = 891; time = 0.01s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 341, spread = 494, legal = 896; time = 0.02s
Info:     at iteration #11, type SB_GB: wirelen solved = 886, spread = 896, legal = 896; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 286, spread = 423, legal = 867; time = 0.02s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 324, spread = 487, legal = 811; time = 0.01s
Info:     at iteration #12, type SB_GB: wirelen solved = 801, spread = 805, legal = 811; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 308, spread = 446, legal = 877; time = 0.01s
Info: HeAP Placer Time: 0.46s
Info:   of which solving equations: 0.31s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.09s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 31, wirelen = 821
Info:   at iteration #5: temp = 0.000000, timing cost = 28, wirelen = 618
Info:   at iteration #10: temp = 0.000000, timing cost = 27, wirelen = 547
Info:   at iteration #15: temp = 0.000000, timing cost = 25, wirelen = 519
Info:   at iteration #20: temp = 0.000000, timing cost = 25, wirelen = 493
Info:   at iteration #25: temp = 0.000000, timing cost = 25, wirelen = 479
Info:   at iteration #25: temp = 0.000000, timing cost = 25, wirelen = 479 
Info: SA placement time 0.25s

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 131.49 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          'clk_3_$glb_clk': 153.54 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          'clk_0_$glb_clk': 160.18 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_0_$glb_clk          -> posedge i_clk$SB_IO_IN_$glb_clk: 9.08 ns
Info: Max delay posedge clk_3_$glb_clk          -> posedge i_clk$SB_IO_IN_$glb_clk: 3.44 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 2.86 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> posedge clk_0_$glb_clk         : 4.89 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> posedge clk_3_$glb_clk         : 5.88 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 74251,  74644) |*****+
Info: [ 74644,  75037) |**+
Info: [ 75037,  75430) | 
Info: [ 75430,  75823) |+
Info: [ 75823,  76216) |******+
Info: [ 76216,  76609) |*+
Info: [ 76609,  77002) |*****+
Info: [ 77002,  77395) |****+
Info: [ 77395,  77788) |**********+
Info: [ 77788,  78181) |******+
Info: [ 78181,  78574) |**************+
Info: [ 78574,  78967) |***+
Info: [ 78967,  79360) |**********+
Info: [ 79360,  79753) |**************+
Info: [ 79753,  80146) |****************+
Info: [ 80146,  80539) |*************+
Info: [ 80539,  80932) |*************+
Info: [ 80932,  81325) |*****************************************************+
Info: [ 81325,  81718) | 
Info: [ 81718,  82111) |************************************************************ 
Info: Checksum: 0xbf24dc7d

Info: Routing..
Info: Setting up routing queue.
Info: Routing 681 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:        707 |       18        689 |   18   689 |         0
Info: Routing complete.
Info: Route time 0.19s
Info: Checksum: 0x8c6494c6

Info: Critical path report for clock 'i_clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_1_LC.O
Info:  0.6  1.1    Net lnk_1_ack budget 15.568000 ns (5,11) -> (5,10)
Info:                Sink o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  2.0    Net o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2 budget 15.121000 ns (5,10) -> (5,10)
Info:                Sink gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_LC.I0
Info:  0.4  2.5  Source gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_LC.O
Info:  0.6  3.1    Net gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O budget 15.121000 ns (5,10) -> (5,11)
Info:                Sink gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.3  3.4  Source gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  1.4  4.8    Net gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E budget 16.021999 ns (5,11) -> (7,17)
Info:                Sink $gbuf_gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.6  5.4  Source $gbuf_gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  6.0    Net gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E_$glb_ce budget 16.021000 ns (7,17) -> (6,9)
Info:                Sink gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1  6.1  Setup gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_DFFLC.CEN
Info: 2.3 ns logic, 3.8 ns routing

Info: Critical path report for clock 'clk_3_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3 budget 13.194000 ns (1,13) -> (1,14)
Info:                Sink io_BUG_t5.inp0_ck_dat_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source io_BUG_t5.inp0_ck_dat_SB_LUT4_O_LC.O
Info:  0.6  2.0    Net io_BUG_t5.inp0_ck_dat[0] budget 13.046000 ns (1,14) -> (2,14)
Info:                Sink $nextpnr_ICESTORM_LC_2.I1
Info:  0.3  2.3  Source $nextpnr_ICESTORM_LC_2.COUT
Info:  0.0  2.3    Net $nextpnr_ICESTORM_LC_2$O budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O_LC.CIN
Info:  0.1  2.4  Source io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O_LC.COUT
Info:  0.0  2.4    Net io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.1  2.5  Source io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.3  2.8    Net io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] budget 0.260000 ns (2,14) -> (2,14)
Info:                Sink io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3  3.1  Source io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  3.7    Net io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 12.917000 ns (2,14) -> (2,14)
Info:                Sink io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4  4.2  Source io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  4.7    Net io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2 budget 12.916000 ns (2,14) -> (2,14)
Info:                Sink io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_LC.I2
Info:  0.4  5.1  Source io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  0.6  5.7    Net io_BUG_t5.inp0_err_SB_LUT4_I2_I3 budget 12.860000 ns (2,14) -> (2,14)
Info:                Sink io_BUG_t5.inp0_err_SB_LUT4_I3_LC.I2
Info:  0.4  6.1  Source io_BUG_t5.inp0_err_SB_LUT4_I3_LC.O
Info:  1.7  7.8    Net io_BUG_t5.inp0_err_SB_LUT4_I3_O budget 13.009000 ns (2,14) -> (2,15)
Info:                Sink io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_DFFLC.CEN
Info:  0.1  7.9  Setup io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_DFFLC.CEN
Info: 3.0 ns logic, 4.9 ns routing

Info: Critical path report for clock 'clk_0_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source io_BUG_t5.ro0_dst_SB_DFFE_Q_2_DFFLC.O
Info:  0.6  1.1    Net lnk_1_dst[3] budget 0.000000 ns (5,10) -> (4,10)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I3_1_LC.I3
Info:  0.3  1.4  Source io_BUG_t5.ro0_dst_SB_LUT4_I3_1_LC.O
Info:  0.6  2.0    Net io_BUG_t5.ro0_dst_SB_LUT4_I3_1_O budget 0.000000 ns (4,10) -> (4,9)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:  0.3  2.3  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  2.3    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1$CARRY.CIN
Info:  0.1  2.4  Source io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1$CARRY.COUT
Info:  0.0  2.4    Net io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1_CO[5] budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O_SB_CARRY_I1$CARRY.CIN
Info:  0.1  2.5  Source io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O_SB_CARRY_I1$CARRY.COUT
Info:  0.3  2.8    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.260000 ns (4,9) -> (4,9)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.3  3.1  Source $nextpnr_ICESTORM_LC_4.O
Info:  0.6  3.7    Net io_BUG_t5.ro0_dst_SB_LUT4_I1_I0 budget 29.877001 ns (4,9) -> (4,10)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I1_LC.I0
Info:  0.4  4.2  Source io_BUG_t5.ro0_dst_SB_LUT4_I1_LC.O
Info:  1.3  5.5    Net o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3 budget 20.197001 ns (4,10) -> (5,14)
Info:                Sink io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:  0.3  5.8  Source io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  1.7  7.5    Net io_BUG_t5.cnt_0_SB_DFFE_Q_E budget 19.754999 ns (5,14) -> (5,15)
Info:                Sink io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.6  Setup io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 2.5 ns logic, 5.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_0_$glb_clk' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source io_BUG_t5.ro0_dst_SB_DFFE_Q_2_DFFLC.O
Info:  0.6  1.1    Net lnk_1_dst[3] budget 0.000000 ns (5,10) -> (4,10)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I3_1_LC.I3
Info:  0.3  1.4  Source io_BUG_t5.ro0_dst_SB_LUT4_I3_1_LC.O
Info:  0.6  2.0    Net io_BUG_t5.ro0_dst_SB_LUT4_I3_1_O budget 0.000000 ns (4,10) -> (4,9)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:  0.3  2.3  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  2.3    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1$CARRY.CIN
Info:  0.1  2.4  Source io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1$CARRY.COUT
Info:  0.0  2.4    Net io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1_CO[5] budget 0.000000 ns (4,9) -> (4,9)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O_SB_CARRY_I1$CARRY.CIN
Info:  0.1  2.5  Source io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O_SB_CARRY_I1$CARRY.COUT
Info:  0.3  2.8    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.260000 ns (4,9) -> (4,9)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.3  3.1  Source $nextpnr_ICESTORM_LC_4.O
Info:  0.6  3.7    Net io_BUG_t5.ro0_dst_SB_LUT4_I1_I0 budget 29.877001 ns (4,9) -> (4,10)
Info:                Sink io_BUG_t5.ro0_dst_SB_LUT4_I1_LC.I0
Info:  0.4  4.2  Source io_BUG_t5.ro0_dst_SB_LUT4_I1_LC.O
Info:  0.6  4.7    Net o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3 budget 15.301000 ns (4,10) -> (5,11)
Info:                Sink gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:  0.4  5.1  Source gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  1.4  6.5    Net gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E budget 16.021999 ns (5,11) -> (7,17)
Info:                Sink $gbuf_gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.6  7.1  Source $gbuf_gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  7.7    Net gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E_$glb_ce budget 16.021000 ns (7,17) -> (6,9)
Info:                Sink gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1  7.8  Setup gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_DFFLC.CEN
Info: 3.2 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_3_$glb_clk' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_2_DFFLC.O
Info:  1.2  1.8    Net dbg1_disp0[1] budget 40.431999 ns (2,15) -> (6,15)
Info:                Sink Id0.o_Segment_G_SB_DFFSR_Q_R_SB_LUT4_O_LC.I0
Info:  0.4  2.2  Source Id0.o_Segment_G_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.7  3.9    Net Id0.o_Segment_G_SB_DFFSR_Q_R budget 40.632000 ns (6,15) -> (7,14)
Info:                Sink Id0.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_LC.SR
Info:  0.1  4.0  Setup Id0.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_LC.SR
Info: 1.1 ns logic, 2.9 ns routing

Info: Critical path report for cross-domain path 'posedge i_clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source Id1.o_Segment_F_SB_DFFSS_Q_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net w_Segment2_F budget 40.689999 ns (4,16) -> (1,13)
Info:                Sink o_Segment2_F_SB_LUT4_O_LC.I3
Info:  0.3  2.1  Source o_Segment2_F_SB_LUT4_O_LC.O
Info:  0.6  2.7    Net o_Segment2_F$SB_IO_OUT budget 40.655998 ns (1,13) -> (0,12)
Info:                Sink o_Segment2_F$sb_io.D_OUT_0
Info: 0.9 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge i_clk$SB_IO_IN_$glb_clk' -> 'posedge clk_0_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_1_LC.O
Info:  0.6  1.1    Net lnk_1_ack budget 19.955000 ns (5,11) -> (6,11)
Info:                Sink io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2_SB_LUT4_O_LC.I2
Info:  0.4  1.5  Source io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2_SB_LUT4_O_LC.O
Info:  0.6  2.1    Net io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2 budget 19.688999 ns (6,11) -> (7,11)
Info:                Sink io_BUG_t5.ro0_has_dat_SB_LUT4_I3_LC.I2
Info:  0.4  2.5  Source io_BUG_t5.ro0_has_dat_SB_LUT4_I3_LC.O
Info:  1.3  3.7    Net io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O budget 19.704000 ns (7,11) -> (5,14)
Info:                Sink io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O_SB_LUT4_I2_LC.I2
Info:  0.4  4.1  Source io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  1.7  5.8    Net io_BUG_t5.cnt_0_SB_DFFE_Q_E budget 19.754999 ns (5,14) -> (5,15)
Info:                Sink io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  5.9  Setup io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 1.8 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path 'posedge i_clk$SB_IO_IN_$glb_clk' -> 'posedge clk_3_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source gt_BUG_t5.rgo0_req_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net lnk_0_req budget 19.680000 ns (4,12) -> (1,11)
Info:                Sink gt_BUG_t5.rgo0_req_SB_LUT4_I2_LC.I2
Info:  0.4  2.2  Source gt_BUG_t5.rgo0_req_SB_LUT4_I2_LC.O
Info:  1.0  3.2    Net io_BUG_t5.has_inp0_SB_DFFE_Q_E budget 19.809999 ns (1,11) -> (1,13)
Info:                Sink io_BUG_t5.inp0_err_SB_DFFESS_Q_E_SB_LUT4_O_LC.I1
Info:  0.4  3.5  Source io_BUG_t5.inp0_err_SB_DFFESS_Q_E_SB_LUT4_O_LC.O
Info:  0.6  4.1    Net io_BUG_t5.inp0_err_SB_DFFESS_Q_E budget 19.775999 ns (1,13) -> (2,14)
Info:                Sink io_BUG_t5.inp0_err_SB_LUT4_I3_LC.I1
Info:  0.4  4.5  Source io_BUG_t5.inp0_err_SB_LUT4_I3_LC.O
Info:  1.7  6.2    Net io_BUG_t5.inp0_err_SB_LUT4_I3_O budget 13.009000 ns (2,14) -> (2,15)
Info:                Sink io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_DFFLC.CEN
Info:  0.1  6.3  Setup io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_DFFLC.CEN
Info: 1.8 ns logic, 4.5 ns routing

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 164.26 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          'clk_3_$glb_clk': 127.26 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          'clk_0_$glb_clk': 132.08 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_0_$glb_clk          -> posedge i_clk$SB_IO_IN_$glb_clk: 7.82 ns
Info: Max delay posedge clk_3_$glb_clk          -> posedge i_clk$SB_IO_IN_$glb_clk: 4.00 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 2.72 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> posedge clk_0_$glb_clk         : 5.90 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> posedge clk_3_$glb_clk         : 6.31 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 75475,  75795) |***************+
Info: [ 75795,  76115) | 
Info: [ 76115,  76435) | 
Info: [ 76435,  76755) |*+
Info: [ 76755,  77075) |*******+
Info: [ 77075,  77395) |**********+
Info: [ 77395,  77715) |***+
Info: [ 77715,  78035) |**+
Info: [ 78035,  78355) |*******+
Info: [ 78355,  78675) |***********+
Info: [ 78675,  78995) |********+
Info: [ 78995,  79315) |*********************+
Info: [ 79315,  79635) |**********+
Info: [ 79635,  79955) |**********+
Info: [ 79955,  80275) |**********+
Info: [ 80275,  80595) |***+
Info: [ 80595,  80915) |*****************+
Info: [ 80915,  81235) |*************************+
Info: [ 81235,  81555) |*************************+
Info: [ 81555,  81875) |************************************************************ 
