
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.982061                       # Number of seconds simulated
sim_ticks                                1982061039500                       # Number of ticks simulated
final_tick                               1982061039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 553244                       # Simulator instruction rate (inst/s)
host_op_rate                                   969630                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2193124724                       # Simulator tick rate (ticks/s)
host_mem_usage                                 822972                       # Number of bytes of host memory used
host_seconds                                   903.76                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           41184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       337313024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337354208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        41184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42210784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42210784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10541032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10542319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1319087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1319087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          170182965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170203743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21296410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21296410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21296410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         170182965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191500153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10542319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1319087                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10542319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1319087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              673309504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1398912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76414400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337354208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42210784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  21858                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125083                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9189732                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            672407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            652868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            688367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            644313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            664623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            640854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            646679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            645875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           649117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           666122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           669759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           660795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           665692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75238                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1982060738500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10542319                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1319087                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10520461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6066000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.594435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.046402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.179798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2258048     37.22%     37.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3577989     58.98%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87027      1.43%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24679      0.41%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16043      0.26%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10486      0.17%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10800      0.18%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9374      0.15%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71554      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6066000                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.679766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.995928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    215.883868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60223     83.39%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6082      8.42%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5262      7.29%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          274      0.38%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          147      0.20%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           78      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           51      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           34      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           17      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           16      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           10      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52573     72.80%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              879      1.22%     74.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18653     25.83%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72216                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 164280405750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            361539049500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52602305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15615.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34365.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       339.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5138256                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  510179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     167101.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22974136920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12535491375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             41037867000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3946294080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         129458525040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1073697267690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         247396447500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1531046029605                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.451807                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 405057200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   66185340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1510818126000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22884823080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12486758625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             41021721000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3790663920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         129458525040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1064757623670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         255238240500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1529638355835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.741600                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 417794889750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   66185340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1498080044000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3964122079                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3964122079                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          18897351                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.910723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274913475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18898375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.546937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         507836500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.910723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2369393175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2369393175                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    203483632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203483632                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71429843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71429843                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274913475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274913475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274913475                       # number of overall hits
system.cpu.dcache.overall_hits::total       274913475                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17849658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17849658                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1048717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1048717                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     18898375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       18898375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     18898375                       # number of overall misses
system.cpu.dcache.overall_misses::total      18898375                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 977568090500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 977568090500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45293533500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45293533500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1022861624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1022861624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1022861624000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1022861624000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.080646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080646                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014469                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.064321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064321                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54766.768669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54766.768669                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43189.471993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43189.471993                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54124.316191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54124.316191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54124.316191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54124.316191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4596551                       # number of writebacks
system.cpu.dcache.writebacks::total           4596551                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17849658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17849658                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1048717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1048717                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     18898375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18898375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     18898375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18898375                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 959718432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 959718432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  44244816500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44244816500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1003963249000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1003963249000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1003963249000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1003963249000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.080646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.080646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.064321                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064321                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.064321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064321                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53766.768669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53766.768669                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42189.471993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42189.471993                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53124.316191                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53124.316191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53124.316191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53124.316191                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            575423                       # number of replacements
system.cpu.icache.tags.tagsinuse           701.701504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676741799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1174.599189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   701.701504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.685255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.685255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677894093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677894093                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    676741799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676741799                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676741799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676741799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676741799                       # number of overall hits
system.cpu.icache.overall_hits::total       676741799                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       576147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576147                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       576147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       576147                       # number of overall misses
system.cpu.icache.overall_misses::total        576147                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7576514500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7576514500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7576514500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7576514500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7576514500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7576514500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000851                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000851                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13150.314937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13150.314937                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13150.314937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13150.314937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13150.314937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13150.314937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       575423                       # number of writebacks
system.cpu.icache.writebacks::total            575423                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       576147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576147                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       576147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       576147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576147                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   7000367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7000367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   7000367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7000367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   7000367500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7000367500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000851                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12150.314937                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12150.314937                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12150.314937                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12150.314937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12150.314937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12150.314937                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10576270                       # number of replacements
system.l2.tags.tagsinuse                 32447.448509                       # Cycle average of tags in use
system.l2.tags.total_refs                    26975578                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10608944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.542720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1618309593500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6134.632550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.244796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26308.571162                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.187214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.802874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990218                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8747                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50604956                       # Number of tag accesses
system.l2.tags.data_accesses                 50604956                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4596551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4596551                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       575422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           575422                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             591980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                591980                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          574860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             574860                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7765363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7765363                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                574860                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8357343                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8932203                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               574860                       # number of overall hits
system.l2.overall_hits::cpu.data              8357343                       # number of overall hits
system.l2.overall_hits::total                 8932203                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           456737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              456737                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1287                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10084295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10084295                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1287                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10541032                       # number of demand (read+write) misses
system.l2.demand_misses::total               10542319                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1287                       # number of overall misses
system.l2.overall_misses::cpu.data           10541032                       # number of overall misses
system.l2.overall_misses::total              10542319                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  36455951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36455951000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100116000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100116000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 851407634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 851407634000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100116000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  887863585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     887963701000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100116000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 887863585000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    887963701000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4596551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4596551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       575422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       575422                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1048717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1048717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       576147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         576147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     17849658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17849658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            576147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          18898375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19474522                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           576147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         18898375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19474522                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.435520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435520                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002234                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.564957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564957                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002234                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.557775                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.541339                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002234                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.557775                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.541339                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79818.256458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79818.256458                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77790.209790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77790.209790                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84429.068567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84429.068567                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77790.209790                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84229.284666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84228.498587                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77790.209790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84229.284666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84228.498587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1319087                       # number of writebacks
system.l2.writebacks::total                   1319087                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       312730                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        312730                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       456737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         456737                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1287                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10084295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10084295                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10541032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10542319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10541032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10542319                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31888581000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31888581000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     87246000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87246000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 750564684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 750564684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     87246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 782453265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 782540511000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     87246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 782453265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 782540511000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.435520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.564957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564957                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.557775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.557775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541339                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69818.256458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69818.256458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67790.209790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67790.209790                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74429.068567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74429.068567                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67790.209790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74229.284666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74228.498587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67790.209790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74229.284666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74228.498587                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10085582                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1319087                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9189732                       # Transaction distribution
system.membus.trans_dist::ReadExReq            456737                       # Transaction distribution
system.membus.trans_dist::ReadExResp           456737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10085582                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31593457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31593457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31593457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    379564992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    379564992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               379564992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          21051138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21051138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21051138                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23702981500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36411658500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38947296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19472774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         380181                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       380181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          18425805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5915638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       575422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23557983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1048717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1048717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        576147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17849658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1727716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     56694101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58421817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     36850208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    751837632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              788687840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10576270                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         30050792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012651                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111764                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29670610     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 380182      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30050792                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22059635000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         576147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18898375000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
