TimeQuest Timing Analyzer report for my9262
Wed Dec 27 00:09:15 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 13. Slow 1200mV 85C Model Setup: 'coe_clk_240m'
 14. Slow 1200mV 85C Model Hold: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 15. Slow 1200mV 85C Model Hold: 'coe_clk_240m'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'coe_clk_240m'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'csi_clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 31. Slow 1200mV 0C Model Setup: 'coe_clk_240m'
 32. Slow 1200mV 0C Model Hold: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 33. Slow 1200mV 0C Model Hold: 'coe_clk_240m'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'coe_clk_240m'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'csi_clk'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 48. Fast 1200mV 0C Model Setup: 'coe_clk_240m'
 49. Fast 1200mV 0C Model Hold: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 50. Fast 1200mV 0C Model Hold: 'coe_clk_240m'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'coe_clk_240m'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'csi_clk'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'my9262_logic:my9262_logic_init|my9262_Dclk'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; my9262                                              ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; coe_clk_240m                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { coe_clk_240m }                               ;
; csi_clk                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { csi_clk }                                    ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my9262_logic:my9262_logic_init|my9262_Dclk } ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 195.89 MHz ; 195.89 MHz      ; coe_clk_240m                               ;      ;
; 313.68 MHz ; 313.68 MHz      ; my9262_logic:my9262_logic_init|my9262_Dclk ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; my9262_logic:my9262_logic_init|my9262_Dclk ; -5.837 ; -5.837        ;
; coe_clk_240m                               ; -4.105 ; -177.527      ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; my9262_logic:my9262_logic_init|my9262_Dclk ; -1.392 ; -1.392        ;
; coe_clk_240m                               ; -0.056 ; -0.280        ;
+--------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; coe_clk_240m                               ; -3.000 ; -110.064      ;
; csi_clk                                    ; -3.000 ; -28.279       ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.416  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.837 ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.620     ; 3.357      ;
; -5.743 ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.620     ; 3.263      ;
; -5.555 ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.620     ; 3.075      ;
; -5.538 ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.620     ; 3.058      ;
; -5.382 ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.620     ; 2.902      ;
; -4.752 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.307     ; 2.585      ;
; -4.432 ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.715     ; 3.357      ;
; -4.338 ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.715     ; 3.263      ;
; -4.150 ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.715     ; 3.075      ;
; -4.133 ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.715     ; 3.058      ;
; -3.977 ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.715     ; 2.902      ;
; -3.952 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.307     ; 1.785      ;
; -3.347 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.402     ; 2.585      ;
; -2.547 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.402     ; 1.785      ;
; -1.094 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; 1.830      ; 2.345      ;
; -0.697 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; 1.830      ; 2.448      ;
; -0.292 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; 2.735      ; 2.448      ;
; 0.311  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; 2.735      ; 2.345      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'coe_clk_240m'                                                                                                                                     ;
+--------+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.105 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 5.047      ;
; -4.105 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 5.047      ;
; -4.105 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 5.047      ;
; -4.105 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 5.047      ;
; -4.095 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.049     ; 5.047      ;
; -4.011 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.953      ;
; -4.011 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.953      ;
; -4.011 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.953      ;
; -4.011 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.953      ;
; -4.001 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.049     ; 4.953      ;
; -3.948 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.673      ;
; -3.948 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.673      ;
; -3.948 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.673      ;
; -3.948 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.673      ;
; -3.948 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.673      ;
; -3.898 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.840      ;
; -3.898 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.840      ;
; -3.898 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.840      ;
; -3.898 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.840      ;
; -3.895 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.837      ;
; -3.895 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.837      ;
; -3.895 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.837      ;
; -3.895 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.837      ;
; -3.888 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.049     ; 4.840      ;
; -3.885 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.049     ; 4.837      ;
; -3.849 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.791      ;
; -3.849 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.791      ;
; -3.849 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.791      ;
; -3.849 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.059     ; 4.791      ;
; -3.839 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.049     ; 4.791      ;
; -3.798 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.523      ;
; -3.798 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.523      ;
; -3.798 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.523      ;
; -3.798 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.523      ;
; -3.798 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.523      ;
; -3.788 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.513      ;
; -3.788 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.513      ;
; -3.788 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.513      ;
; -3.788 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.513      ;
; -3.788 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.513      ;
; -3.750 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.475      ;
; -3.750 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.475      ;
; -3.750 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.475      ;
; -3.750 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.475      ;
; -3.750 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.475      ;
; -3.723 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.449      ;
; -3.723 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.449      ;
; -3.723 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.449      ;
; -3.723 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.449      ;
; -3.723 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.449      ;
; -3.691 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.416      ;
; -3.691 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.416      ;
; -3.691 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.416      ;
; -3.691 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.416      ;
; -3.691 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.416      ;
; -3.604 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.330      ;
; -3.604 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.330      ;
; -3.604 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.330      ;
; -3.604 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.330      ;
; -3.604 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.330      ;
; -3.570 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.472      ;
; -3.570 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.472      ;
; -3.570 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.472      ;
; -3.570 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.472      ;
; -3.570 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.472      ;
; -3.486 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.211      ;
; -3.486 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.211      ;
; -3.486 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.211      ;
; -3.486 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.211      ;
; -3.486 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.211      ;
; -3.459 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.185      ;
; -3.459 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.185      ;
; -3.459 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.185      ;
; -3.459 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.185      ;
; -3.459 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.725      ; 5.185      ;
; -3.371 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[2] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.273      ;
; -3.371 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[0] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.273      ;
; -3.371 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[1] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.273      ;
; -3.371 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[3] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.273      ;
; -3.371 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[5] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.273      ;
; -3.371 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[4] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.273      ;
; -3.362 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[2] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.264      ;
; -3.362 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[0] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.264      ;
; -3.362 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[1] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.264      ;
; -3.362 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[3] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.264      ;
; -3.362 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[5] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.264      ;
; -3.362 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[4] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.264      ;
; -3.335 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.237      ;
; -3.335 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.237      ;
; -3.335 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.237      ;
; -3.335 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.237      ;
; -3.335 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.237      ;
; -3.300 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.025      ;
; -3.300 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.025      ;
; -3.300 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.025      ;
; -3.300 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.025      ;
; -3.300 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.724      ; 5.025      ;
; -3.202 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.104      ;
; -3.202 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.104      ;
; -3.202 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.099     ; 4.104      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.392 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; 2.860      ; 1.729      ;
; -0.903 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; 2.860      ; 1.718      ;
; -0.457 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; 1.914      ; 1.718      ;
; 0.054  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; 1.914      ; 1.729      ;
; 1.765  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.160     ; 1.625      ;
; 1.765  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.160     ; 1.625      ;
; 3.024  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.460     ; 2.584      ;
; 3.045  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.460     ; 2.605      ;
; 3.183  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.460     ; 2.743      ;
; 3.195  ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.460     ; 2.755      ;
; 3.211  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.106     ; 1.625      ;
; 3.211  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.106     ; 1.625      ;
; 3.263  ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.460     ; 2.823      ;
; 4.470  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.406     ; 2.584      ;
; 4.491  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.406     ; 2.605      ;
; 4.629  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.406     ; 2.743      ;
; 4.641  ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.406     ; 2.755      ;
; 4.709  ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.406     ; 2.823      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'coe_clk_240m'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+
; -0.056 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.450      ; 3.887      ;
; -0.056 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.450      ; 3.887      ;
; -0.056 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.450      ; 3.887      ;
; -0.056 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.450      ; 3.887      ;
; -0.056 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.450      ; 3.887      ;
; 0.016  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.597      ; 3.106      ;
; 0.391  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.450      ; 3.834      ;
; 0.391  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.450      ; 3.834      ;
; 0.391  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.450      ; 3.834      ;
; 0.391  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.450      ; 3.834      ;
; 0.391  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.450      ; 3.834      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.419  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.596      ; 3.508      ;
; 0.445  ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.101      ; 0.758      ;
; 0.451  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.597      ; 3.041      ;
; 0.453  ; my9262_logic:my9262_logic_init|my9262_Pwm                         ; my9262_logic:my9262_logic_init|my9262_Pwm                         ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 0.746      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.473  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.598      ; 3.564      ;
; 0.485  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.049      ; 0.746      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.510  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.599      ; 3.602      ;
; 0.614  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.637      ; 1.463      ;
; 0.630  ; my9262_register:my9262_register_init|my9262_Data[2]               ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.978      ;
; 0.633  ; my9262_register:my9262_register_init|my9262_Data[6]               ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.981      ;
; 0.635  ; my9262_register:my9262_register_init|my9262_Data[10]              ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.983      ;
; 0.635  ; my9262_register:my9262_register_init|my9262_Data[1]               ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.983      ;
; 0.637  ; my9262_register:my9262_register_init|my9262_Data[5]               ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.985      ;
; 0.638  ; my9262_register:my9262_register_init|my9262_Data[4]               ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.986      ;
; 0.642  ; my9262_register:my9262_register_init|my9262_Data[3]               ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 0.990      ;
; 0.698  ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.991      ;
; 0.699  ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.992      ;
; 0.699  ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.992      ;
; 0.700  ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.993      ;
; 0.701  ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 0.994      ;
; 0.705  ; my9262_register:my9262_register_init|my9262_Data[11]              ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.053      ;
; 0.707  ; my9262_register:my9262_register_init|my9262_Data[12]              ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.055      ;
; 0.707  ; my9262_register:my9262_register_init|my9262_Data[9]               ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.055      ;
; 0.707  ; my9262_register:my9262_register_init|my9262_Data[7]               ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.055      ;
; 0.727  ; my9262_logic:my9262_logic_init|data_Times[1]                      ; my9262_logic:my9262_logic_init|data_Times[1]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.038      ;
; 0.727  ; my9262_logic:my9262_logic_init|data_Times[3]                      ; my9262_logic:my9262_logic_init|data_Times[3]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.038      ;
; 0.729  ; my9262_logic:my9262_logic_init|config_Times[1]                    ; my9262_logic:my9262_logic_init|config_Times[1]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.040      ;
; 0.729  ; my9262_logic:my9262_logic_init|config_Times[3]                    ; my9262_logic:my9262_logic_init|config_Times[3]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.040      ;
; 0.729  ; my9262_logic:my9262_logic_init|config_Times[5]                    ; my9262_logic:my9262_logic_init|config_Times[5]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.040      ;
; 0.730  ; my9262_logic:my9262_logic_init|data_Times[2]                      ; my9262_logic:my9262_logic_init|data_Times[2]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.041      ;
; 0.731  ; my9262_logic:my9262_logic_init|config_Times[2]                    ; my9262_logic:my9262_logic_init|config_Times[2]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.042      ;
; 0.735  ; my9262_register:my9262_register_init|my9262_Data[13]              ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.083      ;
; 0.736  ; my9262_register:my9262_register_init|my9262_Data[14]              ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.084      ;
; 0.737  ; my9262_register:my9262_register_init|my9262_Data[15]              ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.085      ;
; 0.737  ; my9262_register:my9262_register_init|my9262_Data[8]               ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.096      ; 1.085      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.740  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.596      ; 3.329      ;
; 0.747  ; my9262_logic:my9262_logic_init|data_Times[4]                      ; my9262_logic:my9262_logic_init|data_Times[4]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.099      ; 1.058      ;
; 0.754  ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.636      ; 1.602      ;
; 0.755  ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.081      ; 1.048      ;
; 0.763  ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 1.056      ;
; 0.767  ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 1.059      ;
; 0.768  ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 1.060      ;
; 0.770  ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 1.062      ;
; 0.773  ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.080      ; 1.065      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'coe_clk_240m'                                                                                                 ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; coe_clk_240m ; Rise       ; coe_clk_240m                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[7]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[8]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[9]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Data    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Idle          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|edge_Times[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Wait      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Lat                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Pwm                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|single_Data[4]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|single_Data[8]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[4]                      ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[0]                      ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[1]                      ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[2]                      ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[3]                      ;
; 0.129  ; 0.317        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[4]                      ;
; 0.163  ; 0.351        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ;
; 0.163  ; 0.351        ; 0.188          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[0]                    ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[1]                    ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[2]                    ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[3]                    ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[4]                    ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[5]                    ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[0]                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[1]                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[2]                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[3]                      ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[4]                      ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[0]|clk                               ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[1]|clk                               ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[2]|clk                               ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[3]|clk                               ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[4]|clk                               ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Data    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'csi_clk'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; csi_clk ; Rise       ; csi_clk                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[10]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[11]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[12]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[13]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[14]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[15]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[8]|clk              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[9]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[0]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[1]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[2]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[3]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[4]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[5]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[6]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[7]|clk              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Start|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~input|o                                      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~inputclkctrl|inclk[0]                        ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~inputclkctrl|outclk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~input|i                                      ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~inputclkctrl|inclk[0]                        ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~inputclkctrl|outclk                          ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~input|o                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[0]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[10]|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[11]|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[12]|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[13]|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[14]|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[15]|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[1]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[2]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[3]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[4]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[5]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[6]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[7]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[8]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[9]|clk              ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Start|clk                ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|datab      ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~0|datab      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|datad      ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~0|combout    ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|combout    ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|datac      ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|dataa      ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|combout    ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk|q              ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|combout    ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|dataa      ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|datac      ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|combout    ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~0|combout    ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|datad      ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~0|datab      ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|datab      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; 4.954 ; 5.265 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; 4.954 ; 4.946 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; 4.903 ; 5.265 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; 4.093 ; 4.158 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; 2.690 ; 2.904 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; 2.690 ; 2.904 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; 2.225 ; 2.446 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; 2.238 ; 2.433 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; 2.539 ; 2.794 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; 2.186 ; 2.405 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; 2.391 ; 2.636 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; 2.331 ; 2.579 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; 2.209 ; 2.431 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; 2.427 ; 2.568 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; 2.138 ; 2.375 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; 2.373 ; 2.528 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; 2.223 ; 2.437 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; 1.957 ; 2.250 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; 2.174 ; 2.399 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; 1.777 ; 2.035 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; 2.390 ; 2.637 ; Rise       ; csi_clk         ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; -2.064 ; -2.237 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; -2.064 ; -2.237 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; -2.296 ; -2.453 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; -1.372 ; -1.605 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; -1.323 ; -1.559 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; -2.204 ; -2.394 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; -1.752 ; -1.953 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; -1.770 ; -1.942 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; -2.056 ; -2.288 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; -1.715 ; -1.914 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; -1.913 ; -2.137 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; -1.851 ; -2.080 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; -1.738 ; -1.939 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; -1.946 ; -2.070 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; -1.669 ; -1.886 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; -1.895 ; -2.032 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; -1.755 ; -1.946 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; -1.492 ; -1.764 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; -1.704 ; -1.908 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; -1.323 ; -1.559 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; -1.913 ; -2.137 ; Rise       ; csi_clk         ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 9.467 ; 9.498 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 8.723 ; 8.490 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 9.006 ; 8.826 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 7.036 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 6.926 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 9.181 ; 9.214 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 8.415 ; 8.189 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 8.686 ; 8.512 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 6.775 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 6.668 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 207.43 MHz ; 207.43 MHz      ; coe_clk_240m                               ;      ;
; 335.8 MHz  ; 335.8 MHz       ; my9262_logic:my9262_logic_init|my9262_Dclk ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; my9262_logic:my9262_logic_init|my9262_Dclk ; -5.462 ; -5.462        ;
; coe_clk_240m                               ; -3.821 ; -159.673      ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; my9262_logic:my9262_logic_init|my9262_Dclk ; -1.219 ; -1.219        ;
; coe_clk_240m                               ; 0.049  ; 0.000         ;
+--------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; coe_clk_240m                               ; -3.000 ; -110.064      ;
; csi_clk                                    ; -3.000 ; -28.279       ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.423  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.462 ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.511     ; 3.206      ;
; -5.288 ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.511     ; 3.032      ;
; -5.107 ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.511     ; 2.851      ;
; -5.094 ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.511     ; 2.838      ;
; -5.004 ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.511     ; 2.748      ;
; -4.374 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.237     ; 2.392      ;
; -4.112 ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.661     ; 3.206      ;
; -3.938 ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.661     ; 3.032      ;
; -3.757 ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.661     ; 2.851      ;
; -3.744 ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.661     ; 2.838      ;
; -3.654 ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.661     ; 2.748      ;
; -3.605 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -1.237     ; 1.623      ;
; -3.024 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.387     ; 2.392      ;
; -2.255 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.387     ; 1.623      ;
; -0.989 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; 1.641      ; 2.145      ;
; -0.612 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; 1.641      ; 2.268      ;
; -0.262 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; 2.491      ; 2.268      ;
; 0.361  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; 2.491      ; 2.145      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'coe_clk_240m'                                                                                                                                      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.821 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.771      ;
; -3.821 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.771      ;
; -3.821 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.771      ;
; -3.821 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.771      ;
; -3.813 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 4.771      ;
; -3.658 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.308      ;
; -3.658 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.308      ;
; -3.658 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.308      ;
; -3.658 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.308      ;
; -3.658 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.308      ;
; -3.648 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.598      ;
; -3.648 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.598      ;
; -3.648 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.598      ;
; -3.648 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.598      ;
; -3.640 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 4.598      ;
; -3.541 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.491      ;
; -3.541 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.491      ;
; -3.541 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.491      ;
; -3.541 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.491      ;
; -3.536 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.486      ;
; -3.536 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.486      ;
; -3.536 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.486      ;
; -3.536 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.486      ;
; -3.536 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.186      ;
; -3.536 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.186      ;
; -3.536 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.186      ;
; -3.536 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.186      ;
; -3.536 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.186      ;
; -3.533 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 4.491      ;
; -3.528 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 4.486      ;
; -3.509 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.159      ;
; -3.509 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.159      ;
; -3.509 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.159      ;
; -3.509 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.159      ;
; -3.509 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.159      ;
; -3.505 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.455      ;
; -3.505 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.455      ;
; -3.505 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.455      ;
; -3.505 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.052     ; 4.455      ;
; -3.497 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 4.455      ;
; -3.487 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.137      ;
; -3.487 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.137      ;
; -3.487 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.137      ;
; -3.487 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.137      ;
; -3.487 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.137      ;
; -3.466 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.116      ;
; -3.466 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.116      ;
; -3.466 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.116      ;
; -3.466 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.116      ;
; -3.466 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.116      ;
; -3.400 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.050      ;
; -3.400 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.050      ;
; -3.400 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.050      ;
; -3.400 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.050      ;
; -3.400 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.050      ;
; -3.380 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.030      ;
; -3.380 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.030      ;
; -3.380 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.030      ;
; -3.380 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.030      ;
; -3.380 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 5.030      ;
; -3.248 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.898      ;
; -3.248 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.898      ;
; -3.248 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.898      ;
; -3.248 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.898      ;
; -3.248 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.898      ;
; -3.231 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 4.143      ;
; -3.231 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 4.143      ;
; -3.231 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 4.143      ;
; -3.231 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 4.143      ;
; -3.231 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 4.143      ;
; -3.217 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.867      ;
; -3.217 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.867      ;
; -3.217 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.867      ;
; -3.217 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.867      ;
; -3.217 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.867      ;
; -3.046 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[2] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.958      ;
; -3.046 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[0] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.958      ;
; -3.046 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[1] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.958      ;
; -3.046 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[3] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.958      ;
; -3.046 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[5] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.958      ;
; -3.046 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[4] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.958      ;
; -3.039 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[2] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.951      ;
; -3.039 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[0] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.951      ;
; -3.039 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[1] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.951      ;
; -3.039 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[3] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.951      ;
; -3.039 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[5] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.951      ;
; -3.039 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[4] ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.951      ;
; -3.036 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.686      ;
; -3.036 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.686      ;
; -3.036 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.686      ;
; -3.036 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.686      ;
; -3.036 ; my9262_logic:my9262_logic_init|bit_Count[0]    ; my9262_logic:my9262_logic_init|time_Count[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.648      ; 4.686      ;
; -3.030 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.942      ;
; -3.030 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.942      ;
; -3.030 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.942      ;
; -3.030 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[2]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.942      ;
; -3.030 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[3]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.942      ;
; -2.907 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[1]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.819      ;
; -2.907 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[0]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.819      ;
; -2.907 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[4]   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.090     ; 3.819      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.219 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; 2.603      ; 1.624      ;
; -0.798 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; 2.603      ; 1.545      ;
; -0.412 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; 1.717      ; 1.545      ;
; 0.167  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; 1.717      ; 1.624      ;
; 1.618  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.170     ; 1.468      ;
; 1.619  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.170     ; 1.469      ;
; 2.735  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.433     ; 2.322      ;
; 2.791  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.433     ; 2.378      ;
; 2.897  ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.433     ; 2.484      ;
; 2.945  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.433     ; 2.532      ;
; 3.004  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.056     ; 1.468      ;
; 3.005  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.056     ; 1.469      ;
; 3.034  ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.433     ; 2.621      ;
; 4.121  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.319     ; 2.322      ;
; 4.177  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.319     ; 2.378      ;
; 4.283  ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.319     ; 2.484      ;
; 4.331  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.319     ; 2.532      ;
; 4.420  ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -1.319     ; 2.621      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'coe_clk_240m'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+
; 0.049 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.389      ; 2.893      ;
; 0.069 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.152      ; 3.676      ;
; 0.069 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.152      ; 3.676      ;
; 0.069 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.152      ; 3.676      ;
; 0.069 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.152      ; 3.676      ;
; 0.069 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 3.152      ; 3.676      ;
; 0.383 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.152      ; 3.490      ;
; 0.383 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.152      ; 3.490      ;
; 0.383 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.152      ; 3.490      ;
; 0.383 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.152      ; 3.490      ;
; 0.383 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 3.152      ; 3.490      ;
; 0.398 ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.091      ; 0.684      ;
; 0.401 ; my9262_logic:my9262_logic_init|my9262_Pwm                         ; my9262_logic:my9262_logic_init|my9262_Pwm                         ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.669      ;
; 0.437 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.389      ; 2.781      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.512 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.388      ; 3.355      ;
; 0.537 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.576      ; 1.308      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.543 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.391      ; 3.389      ;
; 0.556 ; my9262_register:my9262_register_init|my9262_Data[2]               ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.877      ;
; 0.558 ; my9262_register:my9262_register_init|my9262_Data[6]               ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.879      ;
; 0.559 ; my9262_register:my9262_register_init|my9262_Data[10]              ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.880      ;
; 0.559 ; my9262_register:my9262_register_init|my9262_Data[1]               ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.880      ;
; 0.563 ; my9262_register:my9262_register_init|my9262_Data[5]               ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.884      ;
; 0.564 ; my9262_register:my9262_register_init|my9262_Data[4]               ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.885      ;
; 0.566 ; my9262_register:my9262_register_init|my9262_Data[3]               ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.887      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.581 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 2.392      ; 3.428      ;
; 0.645 ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.916      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.653 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.388      ; 2.996      ;
; 0.658 ; my9262_register:my9262_register_init|my9262_Data[11]              ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.979      ;
; 0.659 ; my9262_register:my9262_register_init|my9262_Data[7]               ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.980      ;
; 0.660 ; my9262_register:my9262_register_init|my9262_Data[9]               ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.981      ;
; 0.661 ; my9262_register:my9262_register_init|my9262_Data[12]              ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 0.982      ;
; 0.674 ; my9262_logic:my9262_logic_init|data_Times[1]                      ; my9262_logic:my9262_logic_init|data_Times[1]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.959      ;
; 0.676 ; my9262_logic:my9262_logic_init|data_Times[3]                      ; my9262_logic:my9262_logic_init|data_Times[3]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.961      ;
; 0.678 ; my9262_logic:my9262_logic_init|config_Times[1]                    ; my9262_logic:my9262_logic_init|config_Times[1]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.963      ;
; 0.678 ; my9262_logic:my9262_logic_init|config_Times[5]                    ; my9262_logic:my9262_logic_init|config_Times[5]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.963      ;
; 0.679 ; my9262_logic:my9262_logic_init|config_Times[3]                    ; my9262_logic:my9262_logic_init|config_Times[3]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.964      ;
; 0.681 ; my9262_logic:my9262_logic_init|data_Times[2]                      ; my9262_logic:my9262_logic_init|data_Times[2]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.966      ;
; 0.681 ; my9262_logic:my9262_logic_init|config_Times[2]                    ; my9262_logic:my9262_logic_init|config_Times[2]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.966      ;
; 0.682 ; my9262_register:my9262_register_init|my9262_Data[14]              ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 1.003      ;
; 0.682 ; my9262_register:my9262_register_init|my9262_Data[13]              ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 1.003      ;
; 0.683 ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.575      ; 1.453      ;
; 0.683 ; my9262_register:my9262_register_init|my9262_Data[8]               ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 1.004      ;
; 0.684 ; my9262_register:my9262_register_init|my9262_Data[15]              ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.086      ; 1.005      ;
; 0.698 ; my9262_logic:my9262_logic_init|data_Times[4]                      ; my9262_logic:my9262_logic_init|data_Times[4]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.090      ; 0.983      ;
; 0.704 ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.391      ; 3.051      ;
; 0.705 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.391      ; 3.051      ;
; 0.705 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.391      ; 3.051      ;
; 0.705 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.391      ; 3.051      ;
; 0.705 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.391      ; 3.051      ;
; 0.705 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; -0.500       ; 2.391      ; 3.051      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'coe_clk_240m'                                                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; coe_clk_240m ; Rise       ; coe_clk_240m                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[7]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[8]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[9]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Data    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Idle          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|edge_Times[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Wait      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Lat                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Pwm                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|single_Data[4]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|single_Data[8]                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[4]                      ;
; 0.001  ; 0.185        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[0]                      ;
; 0.001  ; 0.185        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[1]                      ;
; 0.001  ; 0.185        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[2]                      ;
; 0.001  ; 0.185        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[3]                      ;
; 0.001  ; 0.185        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[4]                      ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[0]|clk                               ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[1]|clk                               ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[2]|clk                               ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[3]|clk                               ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|time_Count[4]|clk                               ;
; 0.203  ; 0.203        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch|clk           ;
; 0.203  ; 0.203        ; 0.000          ; Low Pulse Width  ; coe_clk_240m ; Rise       ; my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data|clk          ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[0]                      ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[1]                      ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[2]                      ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[3]                      ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[4]                      ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[0]                    ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[1]                    ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[2]                    ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[3]                    ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[4]                    ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[5]                    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'csi_clk'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; csi_clk ; Rise       ; csi_clk                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Start|clk                ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[0]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[10]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[11]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[12]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[13]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[14]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[15]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[1]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[2]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[3]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[4]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[5]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[6]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[7]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[8]|clk              ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[9]|clk              ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~input|o                                      ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~inputclkctrl|inclk[0]                        ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~inputclkctrl|outclk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~input|i                                      ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~inputclkctrl|inclk[0]                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~inputclkctrl|outclk                          ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~input|o                                      ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[0]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[10]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[11]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[12]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[13]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[14]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[15]|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[1]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[2]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[3]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[4]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[5]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[6]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[7]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[8]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[9]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Start|clk                ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~0|datab      ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|datab      ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|datac      ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~0|combout    ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|datad      ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|combout    ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|dataa      ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|combout    ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk|q              ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|combout    ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|combout    ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|dataa      ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|datad      ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~0|combout    ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|datac      ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~0|datab      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|datab      ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; 4.574 ; 4.698 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; 4.574 ; 4.280 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; 4.389 ; 4.698 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; 3.756 ; 3.573 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; 2.417 ; 2.440 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; 2.417 ; 2.440 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; 1.969 ; 2.024 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; 1.984 ; 2.017 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; 2.261 ; 2.347 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; 1.931 ; 1.990 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; 2.123 ; 2.206 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; 2.061 ; 2.156 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; 1.954 ; 2.012 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; 2.163 ; 2.129 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; 1.881 ; 1.965 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; 2.114 ; 2.096 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; 1.970 ; 2.022 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; 1.694 ; 1.858 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; 1.915 ; 1.990 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; 1.530 ; 1.660 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; 2.120 ; 2.206 ; Rise       ; csi_clk         ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; -1.825 ; -1.860 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; -1.825 ; -1.860 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; -2.041 ; -2.040 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; -1.173 ; -1.280 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; -1.123 ; -1.240 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; -1.978 ; -1.988 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; -1.545 ; -1.590 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; -1.562 ; -1.582 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; -1.824 ; -1.897 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; -1.508 ; -1.556 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; -1.692 ; -1.762 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; -1.630 ; -1.714 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; -1.530 ; -1.578 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; -1.731 ; -1.691 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; -1.461 ; -1.533 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; -1.685 ; -1.658 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; -1.549 ; -1.587 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; -1.277 ; -1.429 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; -1.493 ; -1.557 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; -1.123 ; -1.240 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; -1.690 ; -1.762 ; Rise       ; csi_clk         ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 8.640 ; 8.489 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 8.088 ; 7.640 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 8.345 ; 7.956 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 6.576 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 6.171 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 8.359 ; 8.216 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 7.782 ; 7.350 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 8.029 ; 7.654 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 6.312 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 5.921 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; my9262_logic:my9262_logic_init|my9262_Dclk ; -2.334 ; -2.334        ;
; coe_clk_240m                               ; -1.137 ; -38.636       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.635 ; -0.635        ;
; coe_clk_240m                               ; -0.278 ; -1.674        ;
+--------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; coe_clk_240m                               ; -3.000 ; -79.280       ;
; csi_clk                                    ; -3.000 ; -21.071       ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.418  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.334 ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.823     ; 1.415      ;
; -2.259 ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.823     ; 1.340      ;
; -2.218 ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.823     ; 1.299      ;
; -2.204 ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.823     ; 1.285      ;
; -2.175 ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.823     ; 1.256      ;
; -1.853 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.673     ; 1.084      ;
; -1.530 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; -0.673     ; 0.761      ;
; -1.464 ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.453     ; 1.415      ;
; -1.389 ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.453     ; 1.340      ;
; -1.348 ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.453     ; 1.299      ;
; -1.334 ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.453     ; 1.285      ;
; -1.305 ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.453     ; 1.256      ;
; -0.983 ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.303     ; 1.084      ;
; -0.660 ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; -0.303     ; 0.761      ;
; -0.163 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; 0.795      ; 0.987      ;
; 0.199  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.500        ; 1.165      ; 0.995      ;
; 0.329  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; 0.795      ; 0.995      ;
; 0.707  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 1.000        ; 1.165      ; 0.987      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'coe_clk_240m'                                                                                                                                                      ;
+--------+------------------------------------------------+----------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.137 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.098      ;
; -1.137 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.098      ;
; -1.137 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.098      ;
; -1.137 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.098      ;
; -1.133 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.022     ; 2.098      ;
; -1.061 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.022      ;
; -1.061 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.022      ;
; -1.061 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.022      ;
; -1.061 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 2.022      ;
; -1.057 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.022     ; 2.022      ;
; -1.010 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.971      ;
; -1.010 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.971      ;
; -1.010 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.971      ;
; -1.010 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.971      ;
; -1.006 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.022     ; 1.971      ;
; -1.006 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.967      ;
; -1.006 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.967      ;
; -1.006 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.967      ;
; -1.006 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.967      ;
; -1.002 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.022     ; 1.967      ;
; -0.994 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.955      ;
; -0.994 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.955      ;
; -0.994 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.955      ;
; -0.994 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.026     ; 1.955      ;
; -0.993 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.356      ;
; -0.993 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.356      ;
; -0.993 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.356      ;
; -0.993 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.356      ;
; -0.993 ; my9262_logic:my9262_logic_init|bit_Count[5]    ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.356      ;
; -0.990 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.022     ; 1.955      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[8]    ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.977 ; my9262_logic:my9262_logic_init|bit_Count[9]    ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.340      ;
; -0.955 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.318      ;
; -0.955 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.318      ;
; -0.955 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.318      ;
; -0.955 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.318      ;
; -0.955 ; my9262_logic:my9262_logic_init|bit_Count[4]    ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.318      ;
; -0.935 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.878      ;
; -0.935 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.878      ;
; -0.935 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.878      ;
; -0.935 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.878      ;
; -0.935 ; my9262_logic:my9262_logic_init|data_Times[3]   ; my9262_logic:my9262_logic_init|data_Times[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.878      ;
; -0.931 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.294      ;
; -0.931 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.294      ;
; -0.931 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.294      ;
; -0.931 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.294      ;
; -0.931 ; my9262_logic:my9262_logic_init|bit_Count[6]    ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.294      ;
; -0.914 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.279      ;
; -0.914 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.279      ;
; -0.914 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.279      ;
; -0.914 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.279      ;
; -0.914 ; my9262_logic:my9262_logic_init|single_Data[4]  ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.279      ;
; -0.900 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.265      ;
; -0.900 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.265      ;
; -0.900 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.265      ;
; -0.900 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.265      ;
; -0.900 ; my9262_logic:my9262_logic_init|single_Data[8]  ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.265      ;
; -0.897 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch  ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.482     ; 1.402      ;
; -0.844 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.209      ;
; -0.844 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.209      ;
; -0.844 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.209      ;
; -0.844 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.209      ;
; -0.844 ; my9262_logic:my9262_logic_init|edge_Times[0]   ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.378      ; 2.209      ;
; -0.834 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.197      ;
; -0.834 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.197      ;
; -0.834 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.197      ;
; -0.834 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.197      ;
; -0.834 ; my9262_logic:my9262_logic_init|bit_Count[7]    ; my9262_logic:my9262_logic_init|time_Count[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; 0.376      ; 2.197      ;
; -0.833 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[2]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.776      ;
; -0.833 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[0]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.776      ;
; -0.833 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[1]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.776      ;
; -0.833 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[3]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.776      ;
; -0.833 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[5]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.776      ;
; -0.833 ; my9262_logic:my9262_logic_init|config_Times[5] ; my9262_logic:my9262_logic_init|config_Times[4]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.776      ;
; -0.827 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[2]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.770      ;
; -0.827 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[0]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.770      ;
; -0.827 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[1]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.770      ;
; -0.827 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[3]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.770      ;
; -0.827 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[5]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.770      ;
; -0.827 ; my9262_logic:my9262_logic_init|config_Times[3] ; my9262_logic:my9262_logic_init|config_Times[4]                 ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.770      ;
; -0.817 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.760      ;
; -0.817 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.760      ;
; -0.817 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[4]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.760      ;
; -0.817 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[2]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.760      ;
; -0.817 ; my9262_logic:my9262_logic_init|data_Times[2]   ; my9262_logic:my9262_logic_init|data_Times[3]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.760      ;
; -0.811 ; my9262_logic:my9262_logic_init|time_Count[2]   ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch  ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.482     ; 1.316      ;
; -0.802 ; my9262_logic:my9262_logic_init|time_Count[1]   ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.482     ; 1.307      ;
; -0.795 ; my9262_logic:my9262_logic_init|time_Count[3]   ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.482     ; 1.300      ;
; -0.794 ; my9262_logic:my9262_logic_init|time_Count[0]   ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.482     ; 1.299      ;
; -0.773 ; my9262_logic:my9262_logic_init|time_Count[4]   ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.482     ; 1.278      ;
; -0.767 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[1]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.710      ;
; -0.767 ; my9262_logic:my9262_logic_init|data_Times[1]   ; my9262_logic:my9262_logic_init|data_Times[0]                   ; coe_clk_240m ; coe_clk_240m ; 1.000        ; -0.044     ; 1.710      ;
+--------+------------------------------------------------+----------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.635 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; 1.213      ; 0.683      ;
; -0.208 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; 0.829      ; 0.726      ;
; -0.092 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; 1.213      ; 0.726      ;
; 0.249  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; 0.829      ; 0.683      ;
; 0.819  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.198     ; 0.641      ;
; 0.827  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.198     ; 0.649      ;
; 1.354  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.342     ; 1.032      ;
; 1.417  ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.342     ; 1.095      ;
; 1.422  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.342     ; 1.100      ;
; 1.448  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.342     ; 1.126      ;
; 1.495  ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 0.000        ; -0.342     ; 1.173      ;
; 1.703  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.582     ; 0.641      ;
; 1.711  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.582     ; 0.649      ;
; 2.238  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.726     ; 1.032      ;
; 2.301  ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.726     ; 1.095      ;
; 2.306  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.726     ; 1.100      ;
; 2.332  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.726     ; 1.126      ;
; 2.379  ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk_N ; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; -0.500       ; -0.726     ; 1.173      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'coe_clk_240m'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                               ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+
; -0.278 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.618      ; 1.549      ;
; -0.278 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.618      ; 1.549      ;
; -0.278 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[0]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.618      ; 1.549      ;
; -0.278 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.618      ; 1.549      ;
; -0.278 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|time_Count[3]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.618      ; 1.549      ;
; -0.114 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.275      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; -0.017 ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.179      ; 1.371      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.001  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.180      ; 1.390      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.013  ; my9262_logic:my9262_logic_init|my9262_Dclk                        ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m ; 0.000        ; 1.181      ; 1.403      ;
; 0.160  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.335      ; 0.579      ;
; 0.185  ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|my9262_Pwm                         ; my9262_logic:my9262_logic_init|my9262_Pwm                         ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.307      ;
; 0.201  ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.022      ; 0.307      ;
; 0.213  ; my9262_register:my9262_register_init|my9262_Data[6]               ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.381      ;
; 0.213  ; my9262_register:my9262_register_init|my9262_Data[5]               ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.381      ;
; 0.213  ; my9262_register:my9262_register_init|my9262_Data[1]               ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.381      ;
; 0.214  ; my9262_register:my9262_register_init|my9262_Data[10]              ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.382      ;
; 0.214  ; my9262_register:my9262_register_init|my9262_Data[4]               ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.382      ;
; 0.214  ; my9262_register:my9262_register_init|my9262_Data[3]               ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.382      ;
; 0.214  ; my9262_register:my9262_register_init|my9262_Data[2]               ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.382      ;
; 0.239  ; my9262_logic:my9262_logic_init|bit_Count[3]                       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.334      ; 0.657      ;
; 0.253  ; my9262_register:my9262_register_init|my9262_Data[11]              ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.421      ;
; 0.255  ; my9262_register:my9262_register_init|my9262_Data[12]              ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.423      ;
; 0.255  ; my9262_register:my9262_register_init|my9262_Data[9]               ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.423      ;
; 0.255  ; my9262_register:my9262_register_init|my9262_Data[7]               ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.423      ;
; 0.267  ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.387      ;
; 0.268  ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.388      ;
; 0.268  ; my9262_register:my9262_register_init|my9262_Data[13]              ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.436      ;
; 0.269  ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.389      ;
; 0.269  ; my9262_register:my9262_register_init|my9262_Data[14]              ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.437      ;
; 0.270  ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.390      ;
; 0.270  ; my9262_register:my9262_register_init|my9262_Data[8]               ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.438      ;
; 0.271  ; my9262_register:my9262_register_init|my9262_Data[15]              ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.044      ; 0.439      ;
; 0.290  ; my9262_logic:my9262_logic_init|data_Times[1]                      ; my9262_logic:my9262_logic_init|data_Times[1]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.418      ;
; 0.291  ; my9262_logic:my9262_logic_init|data_Times[3]                      ; my9262_logic:my9262_logic_init|data_Times[3]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.419      ;
; 0.291  ; my9262_logic:my9262_logic_init|config_Times[5]                    ; my9262_logic:my9262_logic_init|config_Times[5]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.419      ;
; 0.292  ; my9262_logic:my9262_logic_init|config_Times[2]                    ; my9262_logic:my9262_logic_init|config_Times[2]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.420      ;
; 0.292  ; my9262_logic:my9262_logic_init|config_Times[1]                    ; my9262_logic:my9262_logic_init|config_Times[1]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.420      ;
; 0.292  ; my9262_logic:my9262_logic_init|config_Times[3]                    ; my9262_logic:my9262_logic_init|config_Times[3]                    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.420      ;
; 0.293  ; my9262_logic:my9262_logic_init|data_Times[2]                      ; my9262_logic:my9262_logic_init|data_Times[2]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.421      ;
; 0.302  ; my9262_logic:my9262_logic_init|data_Times[4]                      ; my9262_logic:my9262_logic_init|data_Times[4]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.044      ; 0.430      ;
; 0.304  ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.426      ;
; 0.308  ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; my9262_logic:my9262_logic_init|bit_Count[1]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.429      ;
; 0.310  ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; my9262_logic:my9262_logic_init|bit_Count[2]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; my9262_logic:my9262_logic_init|bit_Count[7]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; my9262_logic:my9262_logic_init|bit_Count[6]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; my9262_logic:my9262_logic_init|bit_Count[8]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.432      ;
; 0.317  ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; my9262_logic:my9262_logic_init|bit_Count[9]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.438      ;
; 0.318  ; my9262_logic:my9262_logic_init|overrall_Latch[0]                  ; my9262_logic:my9262_logic_init|overrall_Latch[0]                  ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.438      ;
; 0.320  ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; my9262_logic:my9262_logic_init|bit_Count[0]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.037      ; 0.441      ;
; 0.325  ; my9262_logic:my9262_logic_init|time_Count[1]                      ; my9262_logic:my9262_logic_init|time_Count[1]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.022      ; 0.431      ;
; 0.328  ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Data    ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.448      ;
; 0.329  ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.449      ;
; 0.329  ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.449      ;
; 0.330  ; my9262_register:my9262_register_init|my9262_Data[0]               ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ; csi_clk                                    ; coe_clk_240m ; 0.000        ; 0.043      ; 0.497      ;
; 0.332  ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.452      ;
; 0.333  ; my9262_logic:my9262_logic_init|time_Count[4]                      ; my9262_logic:my9262_logic_init|time_Count[4]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.022      ; 0.439      ;
; 0.335  ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.455      ;
; 0.335  ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.036      ; 0.455      ;
; 0.336  ; my9262_logic:my9262_logic_init|time_Count[2]                      ; my9262_logic:my9262_logic_init|time_Count[2]                      ; coe_clk_240m                               ; coe_clk_240m ; 0.000        ; 0.022      ; 0.442      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'coe_clk_240m'                                                                                                 ;
+--------+--------------+----------------+-----------------+--------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+-----------------+--------------+------------+-------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; coe_clk_240m ; Rise       ; coe_clk_240m                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[7]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|bit_Count[9]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Data    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Config        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Idle          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Fsm_Cs.data_Fsm_Send          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|edge_Times[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Wait      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Lat                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Pwm                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[10]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[11]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[12]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[13]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[14]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[15]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[7]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|shift_Reg[9]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|single_Data[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|single_Data[8]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|time_Count[4]                      ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|pwm_Count[0]                       ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[0]                    ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[1]                    ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[2]                    ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[3]                    ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[4]                    ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|config_Times[5]                    ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[0]                      ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[1]                      ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[2]                      ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[3]                      ;
; -0.079 ; 0.105        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|data_Times[4]                      ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Config  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Data    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|edge_Times[0]                      ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle            ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait            ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle      ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Wait      ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Lat                         ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|my9262_Pwm                         ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[0]                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; coe_clk_240m ; Rise       ; my9262_logic:my9262_logic_init|overrall_Latch[1]                  ;
+--------+--------------+----------------+-----------------+--------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'csi_clk'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; csi_clk ; Rise       ; csi_clk                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[0]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[10]|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[11]|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[12]|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[13]|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[14]|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[15]|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[1]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[2]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[3]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[4]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[5]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[6]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[7]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[8]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[9]|clk              ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; my9262_register_init|my9262_Start|clk                ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~input|o                                      ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~inputclkctrl|inclk[0]                        ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~inputclkctrl|outclk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; csi_clk ; Rise       ; csi_clk~input|i                                      ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Start    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[0]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[10] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[11] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[12] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[13] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[14] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[15] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[1]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[2]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[3]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[4]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[5]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[6]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[7]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[8]  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register:my9262_register_init|my9262_Data[9]  ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~inputclkctrl|inclk[0]                        ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~inputclkctrl|outclk                          ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; csi_clk~input|o                                      ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Start|clk                ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[0]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[10]|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[11]|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[12]|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[13]|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[14]|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[15]|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[1]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[2]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[3]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[4]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[5]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[6]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[7]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[8]|clk              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; csi_clk ; Rise       ; my9262_register_init|my9262_Data[9]|clk              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my9262_logic:my9262_logic_init|my9262_Dclk'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|datad      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~0|datab      ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|datab      ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~0|combout    ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|combout    ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|datac      ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|dataa      ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|combout    ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|combout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk|q              ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~5|dataa      ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|datac      ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|combout    ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N~0|combout    ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~0|datab      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~4|datab      ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|combout    ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N~6|datad      ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; my9262_logic:my9262_logic_init|my9262_Dclk ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk_N ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; my9262_logic:my9262_logic_init|my9262_Dclk ; Rise       ; my9262_logic_init|my9262_Dclk_N|dataa        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; 2.266 ; 2.800 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; 2.139 ; 2.793 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; 2.266 ; 2.800 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; 1.781 ; 2.407 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; 1.235 ; 1.866 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; 1.235 ; 1.866 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; 1.052 ; 1.643 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; 1.030 ; 1.623 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; 1.170 ; 1.791 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; 1.034 ; 1.624 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; 1.099 ; 1.706 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; 1.096 ; 1.695 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; 1.045 ; 1.638 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; 1.105 ; 1.693 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; 1.029 ; 1.612 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; 1.088 ; 1.677 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; 1.036 ; 1.627 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; 0.944 ; 1.520 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; 1.033 ; 1.625 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; 0.868 ; 1.431 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; 1.102 ; 1.707 ; Rise       ; csi_clk         ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; -0.979 ; -1.539 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; -0.979 ; -1.539 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; -1.070 ; -1.651 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; -0.686 ; -1.239 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; -0.671 ; -1.220 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; -1.022 ; -1.638 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; -0.847 ; -1.424 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; -0.825 ; -1.404 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; -0.960 ; -1.566 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; -0.831 ; -1.406 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; -0.891 ; -1.483 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; -0.891 ; -1.473 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; -0.841 ; -1.419 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; -0.898 ; -1.471 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; -0.826 ; -1.394 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; -0.882 ; -1.456 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; -0.830 ; -1.408 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; -0.745 ; -1.305 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; -0.830 ; -1.406 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; -0.671 ; -1.220 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; -0.894 ; -1.484 ; Rise       ; csi_clk         ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 4.653 ; 4.857 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 3.972 ; 4.121 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 4.154 ; 4.356 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 3.282 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 3.562 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 4.533 ; 4.730 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 3.840 ; 3.983 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 4.018 ; 4.213 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 3.174 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 3.443 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+---------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                       ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                            ; -5.837   ; -1.392 ; N/A      ; N/A     ; -3.000              ;
;  coe_clk_240m                               ; -4.105   ; -0.278 ; N/A      ; N/A     ; -3.000              ;
;  csi_clk                                    ; N/A      ; N/A    ; N/A      ; N/A     ; -3.000              ;
;  my9262_logic:my9262_logic_init|my9262_Dclk ; -5.837   ; -1.392 ; N/A      ; N/A     ; 0.416               ;
; Design-wide TNS                             ; -183.364 ; -2.309 ; 0.0      ; 0.0     ; -138.343            ;
;  coe_clk_240m                               ; -177.527 ; -1.674 ; N/A      ; N/A     ; -110.064            ;
;  csi_clk                                    ; N/A      ; N/A    ; N/A      ; N/A     ; -28.279             ;
;  my9262_logic:my9262_logic_init|my9262_Dclk ; -5.837   ; -1.392 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; 4.954 ; 5.265 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; 4.954 ; 4.946 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; 4.903 ; 5.265 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; 4.093 ; 4.158 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; 2.690 ; 2.904 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; 2.690 ; 2.904 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; 2.225 ; 2.446 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; 2.238 ; 2.433 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; 2.539 ; 2.794 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; 2.186 ; 2.405 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; 2.391 ; 2.636 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; 2.331 ; 2.579 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; 2.209 ; 2.431 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; 2.427 ; 2.568 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; 2.138 ; 2.375 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; 2.373 ; 2.528 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; 2.223 ; 2.437 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; 1.957 ; 2.250 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; 2.174 ; 2.399 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; 1.777 ; 2.035 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; 2.390 ; 2.637 ; Rise       ; csi_clk         ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; avs_address[*]     ; csi_clk    ; -0.979 ; -1.539 ; Rise       ; csi_clk         ;
;  avs_address[0]    ; csi_clk    ; -0.979 ; -1.539 ; Rise       ; csi_clk         ;
;  avs_address[1]    ; csi_clk    ; -1.070 ; -1.651 ; Rise       ; csi_clk         ;
; avs_write          ; csi_clk    ; -0.686 ; -1.239 ; Rise       ; csi_clk         ;
; avs_writedata[*]   ; csi_clk    ; -0.671 ; -1.220 ; Rise       ; csi_clk         ;
;  avs_writedata[0]  ; csi_clk    ; -1.022 ; -1.638 ; Rise       ; csi_clk         ;
;  avs_writedata[1]  ; csi_clk    ; -0.847 ; -1.424 ; Rise       ; csi_clk         ;
;  avs_writedata[2]  ; csi_clk    ; -0.825 ; -1.404 ; Rise       ; csi_clk         ;
;  avs_writedata[3]  ; csi_clk    ; -0.960 ; -1.566 ; Rise       ; csi_clk         ;
;  avs_writedata[4]  ; csi_clk    ; -0.831 ; -1.406 ; Rise       ; csi_clk         ;
;  avs_writedata[5]  ; csi_clk    ; -0.891 ; -1.483 ; Rise       ; csi_clk         ;
;  avs_writedata[6]  ; csi_clk    ; -0.891 ; -1.473 ; Rise       ; csi_clk         ;
;  avs_writedata[7]  ; csi_clk    ; -0.841 ; -1.419 ; Rise       ; csi_clk         ;
;  avs_writedata[8]  ; csi_clk    ; -0.898 ; -1.471 ; Rise       ; csi_clk         ;
;  avs_writedata[9]  ; csi_clk    ; -0.826 ; -1.394 ; Rise       ; csi_clk         ;
;  avs_writedata[10] ; csi_clk    ; -0.882 ; -1.456 ; Rise       ; csi_clk         ;
;  avs_writedata[11] ; csi_clk    ; -0.830 ; -1.408 ; Rise       ; csi_clk         ;
;  avs_writedata[12] ; csi_clk    ; -0.745 ; -1.305 ; Rise       ; csi_clk         ;
;  avs_writedata[13] ; csi_clk    ; -0.830 ; -1.406 ; Rise       ; csi_clk         ;
;  avs_writedata[14] ; csi_clk    ; -0.671 ; -1.220 ; Rise       ; csi_clk         ;
;  avs_writedata[15] ; csi_clk    ; -0.894 ; -1.484 ; Rise       ; csi_clk         ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 9.467 ; 9.498 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 8.723 ; 8.490 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 9.006 ; 8.826 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 7.036 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 6.926 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; coe_my9262_Di   ; coe_clk_240m                               ; 4.533 ; 4.730 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Gck  ; coe_clk_240m                               ; 3.840 ; 3.983 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Lat  ; coe_clk_240m                               ; 4.018 ; 4.213 ; Rise       ; coe_clk_240m                               ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 3.174 ;       ; Rise       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
; coe_my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ;       ; 3.443 ; Fall       ; my9262_logic:my9262_logic_init|my9262_Dclk ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; coe_my9262_Lat  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; coe_my9262_Dclk ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; coe_my9262_Gck  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; coe_my9262_Di   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------+
; Input Transition Times                                               ;
+-------------------+--------------+-----------------+-----------------+
; Pin               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------+--------------+-----------------+-----------------+
; avs_writedata[16] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[17] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[18] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[19] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[20] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[21] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[22] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[23] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[24] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[25] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[26] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[27] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[28] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[29] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[30] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[31] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; coe_clk_240m      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rsi_reset_n       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_write         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_address[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_address[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; csi_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; avs_writedata[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; coe_my9262_Lat  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Dclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Gck  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Di   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; coe_my9262_Lat  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Dclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Gck  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Di   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; coe_my9262_Lat  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; coe_my9262_Dclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; coe_my9262_Gck  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; coe_my9262_Di   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; coe_clk_240m                               ; coe_clk_240m                               ; 1601     ; 0        ; 0        ; 0        ;
; csi_clk                                    ; coe_clk_240m                               ; 79       ; 0        ; 0        ; 0        ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m                               ; 63       ; 63       ; 0        ; 0        ;
; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 26       ; 0        ; 26       ; 0        ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 4        ; 4        ; 4        ; 4        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; coe_clk_240m                               ; coe_clk_240m                               ; 1601     ; 0        ; 0        ; 0        ;
; csi_clk                                    ; coe_clk_240m                               ; 79       ; 0        ; 0        ; 0        ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; coe_clk_240m                               ; 63       ; 63       ; 0        ; 0        ;
; coe_clk_240m                               ; my9262_logic:my9262_logic_init|my9262_Dclk ; 26       ; 0        ; 26       ; 0        ;
; my9262_logic:my9262_logic_init|my9262_Dclk ; my9262_logic:my9262_logic_init|my9262_Dclk ; 4        ; 4        ; 4        ; 4        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 156   ; 156  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Dec 27 00:09:11 2017
Info: Command: quartus_sta my9262 -c my9262
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'my9262.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name coe_clk_240m coe_clk_240m
    Info (332105): create_clock -period 1.000 -name csi_clk csi_clk
    Info (332105): create_clock -period 1.000 -name my9262_logic:my9262_logic_init|my9262_Dclk my9262_logic:my9262_logic_init|my9262_Dclk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my9262_logic_init|my9262_Dclk_N~6  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.837              -5.837 my9262_logic:my9262_logic_init|my9262_Dclk 
    Info (332119):    -4.105            -177.527 coe_clk_240m 
Info (332146): Worst-case hold slack is -1.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.392              -1.392 my9262_logic:my9262_logic_init|my9262_Dclk 
    Info (332119):    -0.056              -0.280 coe_clk_240m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.064 coe_clk_240m 
    Info (332119):    -3.000             -28.279 csi_clk 
    Info (332119):     0.416               0.000 my9262_logic:my9262_logic_init|my9262_Dclk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my9262_logic_init|my9262_Dclk_N~6  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.462              -5.462 my9262_logic:my9262_logic_init|my9262_Dclk 
    Info (332119):    -3.821            -159.673 coe_clk_240m 
Info (332146): Worst-case hold slack is -1.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.219              -1.219 my9262_logic:my9262_logic_init|my9262_Dclk 
    Info (332119):     0.049               0.000 coe_clk_240m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.064 coe_clk_240m 
    Info (332119):    -3.000             -28.279 csi_clk 
    Info (332119):     0.423               0.000 my9262_logic:my9262_logic_init|my9262_Dclk 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my9262_logic_init|my9262_Dclk_N~6  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.334              -2.334 my9262_logic:my9262_logic_init|my9262_Dclk 
    Info (332119):    -1.137             -38.636 coe_clk_240m 
Info (332146): Worst-case hold slack is -0.635
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.635              -0.635 my9262_logic:my9262_logic_init|my9262_Dclk 
    Info (332119):    -0.278              -1.674 coe_clk_240m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -79.280 coe_clk_240m 
    Info (332119):    -3.000             -21.071 csi_clk 
    Info (332119):     0.418               0.000 my9262_logic:my9262_logic_init|my9262_Dclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 584 megabytes
    Info: Processing ended: Wed Dec 27 00:09:15 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


