D:/Courses/EHD/VHDL/HalfAdder.vhd {0 {vcom -work work -2002 -explicit D:/Courses/EHD/VHDL/HalfAdder.vhd
Model Technology ModelSim PE Student Edition vcom 10.0c Compiler 2011.07 Jul 22 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ha
-- Compiling architecture df of ha
** Error: D:/Courses/EHD/VHDL/HalfAdder.vhd(15): Labels do not match: 'df' and 'behave'.
** Error: D:/Courses/EHD/VHDL/HalfAdder.vhd(15): VHDL Compiler exiting

} {8.0 10.0} {}}
