--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 950 paths analyzed, 379 endpoints analyzed, 74 failing endpoints
 74 timing errors detected. (74 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.976ns.
--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y30.RSTA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM_1 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.955ns (0.061 - 6.016)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RESET_IMM_1 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y59.CQ      Tcko                  0.408   RESET_IMM_1
                                                       RESET_IMM_1
    SLICE_X87Y59.B6      net (fanout=1)        0.286   RESET_IMM_1
    SLICE_X87Y59.B       Tilo                  0.259   RESET1
                                                       RESET1_1
    RAMB16_X3Y30.RSTA    net (fanout=2)        0.680   RESET1
    RAMB16_X3Y30.CLKA    Trcck_RST             0.115   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.782ns logic, 0.966ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y28.RSTA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM_1 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.963ns (0.053 - 6.016)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RESET_IMM_1 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y59.CQ      Tcko                  0.408   RESET_IMM_1
                                                       RESET_IMM_1
    SLICE_X87Y59.B6      net (fanout=1)        0.286   RESET_IMM_1
    SLICE_X87Y59.B       Tilo                  0.259   RESET1
                                                       RESET1_1
    RAMB16_X3Y28.RSTA    net (fanout=2)        0.503   RESET1
    RAMB16_X3Y28.CLKA    Trcck_RST             0.115   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.782ns logic, 0.789ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_SER_RST_DLY_3 (SLICE_X93Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_SER_RST_DLY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Clock Path Skew:      -7.588ns (0.183 - 7.771)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_SER_RST_DLY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X93Y87.SR      net (fanout=131)      0.782   RESET
    SLICE_X93Y87.CLK     Trck                  0.313   DIGIF_SER_RST_DLY<3>
                                                       DIGIF_SER_RST_DLY_3
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.980ns logic, 1.566ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (SLICE_X88Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y93.AQ      Tcko                  0.200   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<0>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    SLICE_X88Y93.A6      net (fanout=3)        0.025   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<0>
    SLICE_X88Y93.CLK     Tah         (-Th)    -0.190   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<0>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mcount_rx_state_counter_xor<0>11_INV_0
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0 (SLICE_X91Y89.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y89.BQ      Tcko                  0.198   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits<8>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2
    SLICE_X91Y89.B5      net (fanout=5)        0.093   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<2>
    SLICE_X91Y89.CLK     Tah         (-Th)    -0.155   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_bits<8>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mmux_tx_state_next_nbits11
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.353ns logic, 0.093ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready (SLICE_X91Y86.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y86.AQ      Tcko                  0.198   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
    SLICE_X91Y86.A6      net (fanout=18)       0.039   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
    SLICE_X91Y86.CLK     Tah         (-Th)    -0.215   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready_rstpot
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_ready
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.413ns logic, 0.039ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_100_BUFG/I0
  Logical resource: CLOCK_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 934 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  73.848ns.
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (SLICE_X94Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 1)
  Clock Path Skew:      -4.651ns (3.120 - 7.771)
  Source Clock:         CLOCK_I rising at 70.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.369ns

  Clock Uncertainty:          0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X94Y106.SR     net (fanout=131)      2.532   RESET
    SLICE_X94Y106.CLK    Trck                  0.228   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (0.895ns logic, 3.316ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (SLICE_X94Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 1)
  Clock Path Skew:      -4.651ns (3.120 - 7.771)
  Source Clock:         CLOCK_I rising at 70.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.369ns

  Clock Uncertainty:          0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X94Y106.SR     net (fanout=131)      2.532   RESET
    SLICE_X94Y106.CLK    Trck                  0.225   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (0.892ns logic, 3.316ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (SLICE_X94Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 1)
  Clock Path Skew:      -4.651ns (3.120 - 7.771)
  Source Clock:         CLOCK_I rising at 70.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.369ns

  Clock Uncertainty:          0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X94Y106.SR     net (fanout=131)      2.532   RESET
    SLICE_X94Y106.CLK    Trck                  0.217   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.884ns logic, 3.316ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0 (SLICE_X88Y96.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0 (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0 to G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y96.AQ      Tcko                  0.200   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter<1>
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0
    SLICE_X88Y96.A6      net (fanout=6)        0.035   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter<0>
    SLICE_X88Y96.CLK     Tah         (-Th)    -0.190   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter<1>
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/Mmux_pdcounter[5]_pdcounter[5]_mux_30_OUT12
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9 (SLICE_X94Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5 to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y94.BQ      Tcko                  0.234   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_5
    SLICE_X94Y94.B5      net (fanout=2)        0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<5>
    SLICE_X94Y94.CLK     Tah         (-Th)    -0.131   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<5>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_9
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9 (SLICE_X94Y91.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5 to G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y91.BQ      Tcko                  0.234   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_5
    SLICE_X94Y91.B5      net (fanout=2)        0.064   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<5>
    SLICE_X94Y91.CLK     Tah         (-Th)    -0.131   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<5>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_9
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.270ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_DESER_INST/clkout2_buf/I0
  Logical resource: PLL_DESER_INST/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_DESER_INST/clkout1
--------------------------------------------------------------------------------
Slack: 79.570ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/CLK
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/CK
  Location pin: SLICE_X96Y88.CLK
  Clock network: CLOCK_DESER_4BIT
--------------------------------------------------------------------------------
Slack: 79.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/SR
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/SR
  Location pin: SLICE_X96Y88.SR
  Clock network: RESET
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 0.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 317 paths analyzed, 187 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.800ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/R_EDGE_FLAG (SLICE_X89Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/R_EDGE_FLAG (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.587ns (Levels of Logic = 1)
  Clock Path Skew:      2.617ns (2.308 - -0.309)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/R_EDGE_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X93Y94.D4      net (fanout=14)       3.395   d_digif_serial_rst_OBUF
    SLICE_X93Y94.D       Tilo                  0.259   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       DIGIF_INST/_n01821
    SLICE_X89Y93.SR      net (fanout=2)        0.681   DIGIF_INST/_n0182
    SLICE_X89Y93.CLK     Tsrck                 0.402   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/R_EDGE_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      6.587ns (2.511ns logic, 4.076ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_INST/R_EDGE_FLAG (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Clock Path Skew:      -5.463ns (2.308 - 7.771)
  Source Clock:         CLOCK_I rising at 10.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.340ns

  Clock Uncertainty:          0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_INST/R_EDGE_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y94.D5      net (fanout=136)      0.824   RESET_IMM
    SLICE_X93Y94.D       Tilo                  0.259   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       DIGIF_INST/_n01821
    SLICE_X89Y93.SR      net (fanout=2)        0.681   DIGIF_INST/_n0182
    SLICE_X89Y93.CLK     Tsrck                 0.402   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/R_EDGE_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (1.069ns logic, 1.505ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_var_2 (SLICE_X89Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.preamble_var_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.564ns (Levels of Logic = 1)
  Clock Path Skew:      2.617ns (2.308 - -0.309)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.preamble_var_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X93Y94.D4      net (fanout=14)       3.395   d_digif_serial_rst_OBUF
    SLICE_X93Y94.D       Tilo                  0.259   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       DIGIF_INST/_n01821
    SLICE_X89Y93.SR      net (fanout=2)        0.681   DIGIF_INST/_n0182
    SLICE_X89Y93.CLK     Tsrck                 0.379   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/rising_edge_process.preamble_var_2
    -------------------------------------------------  ---------------------------
    Total                                      6.564ns (2.488ns logic, 4.076ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_var_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 1)
  Clock Path Skew:      -5.463ns (2.308 - 7.771)
  Source Clock:         CLOCK_I rising at 10.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.340ns

  Clock Uncertainty:          0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_INST/rising_edge_process.preamble_var_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y94.D5      net (fanout=136)      0.824   RESET_IMM
    SLICE_X93Y94.D       Tilo                  0.259   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       DIGIF_INST/_n01821
    SLICE_X89Y93.SR      net (fanout=2)        0.681   DIGIF_INST/_n0182
    SLICE_X89Y93.CLK     Tsrck                 0.379   DIGIF_INST/R_EDGE_FLAG
                                                       DIGIF_INST/rising_edge_process.preamble_var_2
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.046ns logic, 1.505ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/F_EDGE_FLAG_DAT (SLICE_X90Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/F_EDGE_FLAG_DAT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.497ns (Levels of Logic = 1)
  Clock Path Skew:      2.617ns (2.308 - -0.309)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/F_EDGE_FLAG_DAT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X93Y94.D4      net (fanout=14)       3.395   d_digif_serial_rst_OBUF
    SLICE_X93Y94.DMUX    Tilo                  0.313   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       DIGIF_INST/_n01841
    SLICE_X90Y92.SR      net (fanout=3)        0.500   DIGIF_INST/_n0184
    SLICE_X90Y92.CLK     Tsrck                 0.439   DIGIF_INST/F_EDGE_FLAG_DAT
                                                       DIGIF_INST/F_EDGE_FLAG_DAT
    -------------------------------------------------  ---------------------------
    Total                                      6.497ns (2.602ns logic, 3.895ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          DIGIF_INST/F_EDGE_FLAG_DAT (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      -5.463ns (2.308 - 7.771)
  Source Clock:         CLOCK_I rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.340ns

  Clock Uncertainty:          0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to DIGIF_INST/F_EDGE_FLAG_DAT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X93Y94.D5      net (fanout=136)      0.824   RESET_IMM
    SLICE_X93Y94.DMUX    Tilo                  0.313   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       DIGIF_INST/_n01841
    SLICE_X90Y92.SR      net (fanout=3)        0.500   DIGIF_INST/_n0184
    SLICE_X90Y92.CLK     Tsrck                 0.439   DIGIF_INST/F_EDGE_FLAG_DAT
                                                       DIGIF_INST/F_EDGE_FLAG_DAT
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.160ns logic, 1.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_3 (SLICE_X91Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y90.CQ      Tcko                  0.198   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X91Y90.C5      net (fanout=3)        0.068   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X91Y90.CLK     Tah         (-Th)    -0.155   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Result<3>1
                                                       DIGIF_INST/rising_edge_process.preamble_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.sck_toggle (SLICE_X93Y85.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_toggle to DIGIF_INST/falling_edge_process.sck_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y85.AQ      Tcko                  0.198   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X93Y85.A6      net (fanout=1)        0.017   DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X93Y85.CLK     Tah         (-Th)    -0.215   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle_falling_edge_process.sck_toggle_MUX_147_o1_INV_0
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.sck_counter_2 (SLICE_X91Y91.SR), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_counter_4 (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_counter_4 to DIGIF_INST/falling_edge_process.sck_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y91.AQ      Tcko                  0.234   DIGIF_INST/falling_edge_process.sck_counter<4>
                                                       DIGIF_INST/falling_edge_process.sck_counter_4
    SLICE_X91Y91.B6      net (fanout=3)        0.031   DIGIF_INST/falling_edge_process.sck_counter<4>
    SLICE_X91Y91.B       Tilo                  0.156   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/Mcount_falling_edge_process.sck_counter_val
    SLICE_X91Y91.SR      net (fanout=2)        0.157   DIGIF_INST/Mcount_falling_edge_process.sck_counter_val
    SLICE_X91Y91.CLK     Tcksr       (-Th)     0.138   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/falling_edge_process.sck_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.252ns logic, 0.188ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_counter_0 (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_counter_0 to DIGIF_INST/falling_edge_process.sck_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y91.AQ      Tcko                  0.198   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/falling_edge_process.sck_counter_0
    SLICE_X91Y91.B1      net (fanout=6)        0.281   DIGIF_INST/falling_edge_process.sck_counter<0>
    SLICE_X91Y91.B       Tilo                  0.156   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/Mcount_falling_edge_process.sck_counter_val
    SLICE_X91Y91.SR      net (fanout=2)        0.157   DIGIF_INST/Mcount_falling_edge_process.sck_counter_val
    SLICE_X91Y91.CLK     Tcksr       (-Th)     0.138   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/falling_edge_process.sck_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.216ns logic, 0.438ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_counter_2 (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_counter_2 to DIGIF_INST/falling_edge_process.sck_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y91.DMUX    Tshcko                0.244   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/falling_edge_process.sck_counter_2
    SLICE_X91Y91.B3      net (fanout=4)        0.269   DIGIF_INST/falling_edge_process.sck_counter<2>
    SLICE_X91Y91.B       Tilo                  0.156   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/Mcount_falling_edge_process.sck_counter_val
    SLICE_X91Y91.SR      net (fanout=2)        0.157   DIGIF_INST/Mcount_falling_edge_process.sck_counter_val
    SLICE_X91Y91.CLK     Tcksr       (-Th)     0.138   DIGIF_INST/falling_edge_process.sck_counter<3>
                                                       DIGIF_INST/falling_edge_process.sck_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.262ns logic, 0.426ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: DIGIF_INST/rising_edge_process.sck_toggle/SR
  Logical resource: DIGIF_INST/rising_edge_process.sck_toggle/SR
  Location pin: SLICE_X90Y86.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: DIGIF_INST/rising_edge_process.sck_toggle/CLK
  Logical resource: DIGIF_INST/rising_edge_process.sck_toggle/CK
  Location pin: SLICE_X90Y86.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: DIGIF_INST/falling_edge_process.sck_counter<4>/CLK
  Logical resource: DIGIF_INST/falling_edge_process.sck_counter_4/CK
  Location pin: SLICE_X90Y91.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout2" TS_CLOCK /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3579 paths analyzed, 1999 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  56.014ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30 (SLICE_X93Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 1)
  Clock Path Skew:      -4.707ns (3.064 - 7.771)
  Source Clock:         CLOCK_I rising at 50.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X93Y71.SR      net (fanout=131)      2.502   RESET
    SLICE_X93Y71.CLK     Trck                  0.313   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_30
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (0.980ns logic, 3.286ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29 (SLICE_X93Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 1)
  Clock Path Skew:      -4.707ns (3.064 - 7.771)
  Source Clock:         CLOCK_I rising at 50.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X93Y71.SR      net (fanout=131)      2.502   RESET
    SLICE_X93Y71.CLK     Trck                  0.289   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_29
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (0.956ns logic, 3.286ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_28 (SLICE_X93Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RESET_IMM (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Clock Path Skew:      -4.707ns (3.064 - 7.771)
  Source Clock:         CLOCK_I rising at 50.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.235ns

  Maximum Data Path at Slow Process Corner: RESET_IMM to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y92.BQ      Tcko                  0.408   RESET_IMM
                                                       RESET_IMM
    SLICE_X91Y88.C5      net (fanout=136)      0.784   RESET_IMM
    SLICE_X91Y88.C       Tilo                  0.259   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       RESET1
    SLICE_X93Y71.SR      net (fanout=131)      2.502   RESET
    SLICE_X93Y71.CLK     Trck                  0.269   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<30>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_28
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.936ns logic, 3.286ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4 (SLICE_X96Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y49.CQ      Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4
    SLICE_X96Y49.C5      net (fanout=2)        0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<4>
    SLICE_X96Y49.CLK     Tah         (-Th)    -0.121   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<4>_rt
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8 (SLICE_X93Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y52.AQ      Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<11>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8
    SLICE_X93Y52.AX      net (fanout=2)        0.135   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<8>
    SLICE_X93Y52.CLK     Tckdi       (-Th)    -0.059   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<11>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_12 (SLICE_X93Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_12 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_12 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y53.AQ      Tcko                  0.200   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<13>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_12
    SLICE_X93Y53.AX      net (fanout=2)        0.135   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<12>
    SLICE_X93Y53.CLK     Tckdi       (-Th)    -0.059   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<13>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y12.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|     15.976ns|            0|           74|            0|         5780|
| TS_PLL_250_INST_clk0          |     10.000ns|     15.976ns|          N/A|           74|            0|          950|            0|
| TS_PLL_DESER_INST_clkout1     |     80.000ns|     73.848ns|          N/A|            0|            0|          934|            0|
| TS_CLOCK_DESER_1BIT           |     20.000ns|     17.800ns|          N/A|            0|            0|          317|            0|
| TS_PLL_DESER_INST_clkout2     |     60.000ns|     56.014ns|          N/A|            0|            0|         3579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.419|    4.490|    9.178|    4.360|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 74  Score: 19510  (Setup/Max: 19510, Hold: 0)

Constraints cover 5780 paths, 0 nets, and 2888 connections

Design statistics:
   Minimum period:  73.848ns{1}   (Maximum frequency:  13.541MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 19:25:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 581 MB



