<stg><name>softmax_latency<ap_fixed,ap_fixed,sa_softmax_config0></name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:0  %res_V_offset3_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %res_V_offset3)

]]></Node>
<StgValue><ssdm name="res_V_offset3_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:1  %res_V_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %res_V_offset)

]]></Node>
<StgValue><ssdm name="res_V_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:2  %data_V_offset1_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %data_V_offset1)

]]></Node>
<StgValue><ssdm name="data_V_offset1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:3  %data_V_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %data_V_offset)

]]></Node>
<StgValue><ssdm name="data_V_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %data_V_offset_read, i1 %data_V_offset1_read, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:11  %zext_ln306 = zext i3 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %data_V_addr = getelementptr [8 x i16]* %data_V, i64 0, i64 %zext_ln306

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:13  %or_ln306 = or i3 %tmp_2, 1

]]></Node>
<StgValue><ssdm name="or_ln306"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:14  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln306)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %data_V_addr_1 = getelementptr [8 x i16]* %data_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="data_V_addr_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:17  %p_Val2_s = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:22  %p_Val2_8 = load i16* %data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:17  %p_Val2_s = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %y_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_s, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:19  %zext_ln307 = zext i12 %y_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln307"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %exp_table13_addr = getelementptr [4096 x i16]* @exp_table13, i64 0, i64 %zext_ln307

]]></Node>
<StgValue><ssdm name="exp_table13_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:21  %exp_res_0_V = load i16* %exp_table13_addr, align 2

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:22  %p_Val2_8 = load i16* %data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %y_V_6 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %p_Val2_8, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:24  %zext_ln307_1 = zext i12 %y_V_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln307_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %exp_table13_addr_1 = getelementptr [4096 x i16]* @exp_table13, i64 0, i64 %zext_ln307_1

]]></Node>
<StgValue><ssdm name="exp_table13_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:26  %exp_res_1_V = load i16* %exp_table13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:21  %exp_res_0_V = load i16* %exp_table13_addr, align 2

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:26  %exp_res_1_V = load i16* %exp_table13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:27  %exp_sum_V = add i16 %exp_res_1_V, %exp_res_0_V

]]></Node>
<StgValue><ssdm name="exp_sum_V"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %y_V_7 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %exp_sum_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="y_V_7"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:29  %zext_ln319 = zext i12 %y_V_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:30  %invert_table15_addr = getelementptr [4096 x i16]* @invert_table15, i64 0, i64 %zext_ln319

]]></Node>
<StgValue><ssdm name="invert_table15_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:31  %inv_exp_sum_V = load i16* %invert_table15_addr, align 2

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
arrayctor.loop1.preheader:4  %tmp = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %res_V_offset_read, i1 %res_V_offset3_read, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:5  %zext_ln203 = zext i3 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %res_V_addr = getelementptr [8 x i32]* %res_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="res_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:7  %or_ln203 = or i3 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:8  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln203)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %res_V_addr_32 = getelementptr [8 x i32]* %res_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="res_V_addr_32"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln275"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:31  %inv_exp_sum_V = load i16* %invert_table15_addr, align 2

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:32  %sext_ln1118 = sext i16 %inv_exp_sum_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:33  %sext_ln1116 = sext i16 %exp_res_0_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:34  %mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:35  store i32 %mul_ln1118, i32* %res_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:36  %sext_ln1116_1 = sext i16 %exp_res_1_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:37  %mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:38  store i32 %mul_ln1118_1, i32* %res_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
arrayctor.loop1.preheader:39  ret void

]]></Node>
<StgValue><ssdm name="ret_ln331"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
