MIG: 11:37:25 : Running customizer.xit
MIG: 11:37:25 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:37:25 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19256-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0
MIG: 11:37:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:37:25 : outputDirectory: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19256-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/_tmp/
MIG: 11:37:25 : vivado_mode: xpg_bd
MIG: 11:37:25 :  locked false  
MIG: 11:37:25 : HDL Language: Verilog
MIG: 11:37:25 : compInfo: false
MIG: 11:37:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:37:25 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 11:37:25 : I am in catch area
MIG: 11:37:25 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19256-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19256-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:49:59 : Prasad before: xmlPropertyPrj -- .prj
MIG: 11:49:59 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 11:49:59 : XML_INPUT_FILE: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19256-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/mig_a.prj
MIG: 11:49:59 : Component_Name: mbsys_mig_7series_0_0
MIG: 11:49:59 : Moving mbsys_mig_7series_0_0 ...
MIG: 11:50:00 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 11:50:00 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:50:00 : Sending back 0
MIG: 11:50:01 : xml_input_file: mig_a.prj
MIG: 11:50:02 : Absolute path of xml_input_file: e:/fpga/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 11:50:02 : xml_input_file: mig_a.prj
MIG: 11:50:02 : Absolute path of xml_input_file: e:/fpga/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 11:50:02 : In updateAllModelParams
MIG: 11:50:02 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:50:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:50:02 : XGUI hdlLanguage: Verilog
MIG: 11:50:02 : xgui vivado_mode: xpg_bd
MIG: 11:50:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:50:02 : Reading E:/fpga/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mbsys_mig_7series_0_0/user_design/rtl/mbsys_mig_7series_0_0_mig.v ...
MIG: 11:50:03 : 1
MIG: 11:50:03 : Inside fn mem: DDR3
MIG: 11:50:03 : detect_uiclk: 100000000
MIG: 11:50:03 : cntrl:  memtype: DDR3
MIG: 11:50:03 : 800
MIG: 11:50:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:50:03 : 
MIG: 11:50:03 : 1
MIG: 11:50:03 : 100000000
MIG: 11:50:03 : 
MIG: 11:50:03 :  polarity_value: 1
MIG: 11:50:03 : 
MIG: 11:50:03 : 
MIG: 11:50:03 : cntrl:  memtype: DDR3
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:50:03 : TRUE
MIG: 11:50:03 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 11:50:03 : TRUE
MIG: 11:50:03 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:50:03 : 
MIG: 11:50:03 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:50:03 : 
MIG: 11:50:03 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:50:03 : 
MIG: 11:50:03 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 11:50:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 11:50:03 : 100000000
MIG: 11:50:03 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 11:50:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 11:50:03 : 200000000
MIG: 11:50:03 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:50:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 11:50:03 : 800000000
MIG: 11:50:03 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:50:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 11:50:03 : 800000000
MIG: 11:50:03 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:50:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:50:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 11:50:03 : 800000000
MIG: 11:50:03 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:50:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 11:50:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:50:03 : 2
MIG: 11:50:03 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 11:50:03 : 16
MIG: 11:50:03 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 11:50:03 : 2
MIG: 11:50:03 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: ECC ==> OFF
MIG: 11:50:03 : 16
MIG: 11:50:03 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 11:50:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:50:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:50:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:50:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:50:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:50:03 : 13
MIG: 11:50:03 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 11:50:03 : 27
MIG: 11:50:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 11:50:03 : 0
MIG: 11:50:03 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:50:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:50:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:50:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 11:50:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:50:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:50:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:50:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:50:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:50:03 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:50:03 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:50:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:50:03 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:50:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:50:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:50:03 : 
MIG: 11:50:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:50:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:50:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:50:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 11:50:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:50:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:50:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:50:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:50:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:50:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:50:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:50:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:50:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:50:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 11:50:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:50:04 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:50:04 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 11:50:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:50:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 11:50:04 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 11:50:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:50:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:50:04 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 11:50:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:50:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:50:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:50:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:50:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:50:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0110
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:50:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFB_3FD_37F_CFF
MIG: 11:50:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 11:50:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_00B_006_00A_007_004_034_000_03A_005_035_039_001_031
MIG: 11:50:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h038_002_036
MIG: 11:50:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h033
MIG: 11:50:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:50:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_003
MIG: 11:50:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_03B
MIG: 11:50:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:50:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h037
MIG: 11:50:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h030
MIG: 11:50:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_01
MIG: 11:50:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_019_011_016_010_015_012_018
MIG: 11:50:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_024_020_026_023_025_029_027
MIG: 11:50:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_022_014
MIG: 11:50:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:50:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:50:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:50:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:50:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:50:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:50:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:50:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:50:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:50:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:50:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:50:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:50:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:50:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:50:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:50:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 11:50:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 11:50:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 11:50:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:50:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:50:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:50:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:50:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:50:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:50:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:50:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:50:04 : 4
MIG: 11:50:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:50:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:50:04 : TRUE
MIG: 11:50:04 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:50:04 : 
MIG: 11:50:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:50:04 : 134217728
MIG: 11:50:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:50:04 : 27
MIG: 11:50:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 11:50:04 : 128
MIG: 11:50:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 11:50:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:50:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:50:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:50:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:50:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:50:04 : 
MIG: 11:50:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:50:04 : 
MIG: 11:50:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:50:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:50:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:50:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:50:04 : 
MIG: 11:50:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:50:04 : 
MIG: 11:50:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:50:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:50:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:50:04 : SINGLE
MIG: 11:50:04 : NOBUF
MIG: 11:50:04 : 
MIG: 11:50:04 : Same Interface
MIG: 12:40:51 : Running synthesis.xit
MIG: 12:40:51 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:40:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:51 : Running vlog_synth_rpr.xit
MIG: 12:40:51 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:40:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:51 : Running simulation.xit
MIG: 12:40:51 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:40:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:40:52 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:40:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:40:52 : Running implementation.xit
MIG: 12:40:52 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:40:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:32:11 : Running synthesis.xit
MIG: 19:32:11 : ################# RUNNING MIG BATCH ###################
MIG: 19:32:11 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0
MIG: 19:32:11 : synp_flow:  -- synthesis_mode: Other
MIG: 19:32:11 : outputDirectory: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/_tmp/
MIG: 19:32:11 : vivado_mode: xpg_bd
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:11 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:12 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:13 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 1
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 : isPortInterface: 0
MIG: 19:32:14 :  locked false  
MIG: 19:32:14 : HDL Language: Verilog
MIG: 19:32:14 : compInfo: false
MIG: 19:32:14 : Vivado Options xc7a35t ftg256 -1
MIG: 19:32:14 : 1: xc7a35t 2: ftg256 3: -1
MIG: 19:32:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:32:14 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 19:32:14 : I am in catch area
MIG: 19:32:14 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 19:32:36 : XML_INPUT_FILE: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 19:32:36 : Component_Name: mbsys_mig_7series_0_0
MIG: 19:32:36 : Moving mbsys_mig_7series_0_0 ...
MIG: 19:32:39 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 19:32:39 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 19:32:40 : Running vlog_synth_rpr.xit
MIG: 19:32:41 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 19:32:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:32:41 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 19:32:41 : ################# RUNNING MIG BATCH ###################
MIG: 19:32:41 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0
MIG: 19:32:41 : synp_flow:  -- synthesis_mode: Other
MIG: 19:32:41 : outputDirectory: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/_tmp/
MIG: 19:32:41 : vivado_mode: xpg_bd
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:41 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:42 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:43 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 1
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:44 : isPortInterface: 0
MIG: 19:32:45 :  locked false  
MIG: 19:32:45 : HDL Language: Verilog
MIG: 19:32:45 : compInfo: false
MIG: 19:32:45 : Vivado Options xc7a35t ftg256 -1
MIG: 19:32:45 : 1: xc7a35t 2: ftg256 3: -1
MIG: 19:32:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:32:45 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 19:32:45 : I am in catch area
MIG: 19:32:45 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:04 : XML_INPUT_FILE: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 19:33:04 : Component_Name: mbsys_mig_7series_0_0
MIG: 19:33:04 : Moving mbsys_mig_7series_0_0 ...
MIG: 19:33:08 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 19:33:08 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:09 : Running simulation.xit
MIG: 19:33:09 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:09 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0
MIG: 19:33:09 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:09 : outputDirectory: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/_tmp/
MIG: 19:33:09 : vivado_mode: xpg_bd
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:09 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:10 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:11 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 1
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 : isPortInterface: 0
MIG: 19:33:12 :  locked false  
MIG: 19:33:12 : HDL Language: Verilog
MIG: 19:33:12 : compInfo: false
MIG: 19:33:12 : Vivado Options xc7a35t ftg256 -1
MIG: 19:33:12 : 1: xc7a35t 2: ftg256 3: -1
MIG: 19:33:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:33:12 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 19:33:12 : I am in catch area
MIG: 19:33:12 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:35 : XML_INPUT_FILE: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 19:33:35 : Component_Name: mbsys_mig_7series_0_0
MIG: 19:33:35 : Moving mbsys_mig_7series_0_0 ...
MIG: 19:33:38 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 19:33:38 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 19:33:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:33:40 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 19:33:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:33:40 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 19:33:40 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:40 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0
MIG: 19:33:40 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:40 : outputDirectory: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/_tmp/
MIG: 19:33:40 : vivado_mode: xpg_bd
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:40 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:41 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 1
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 : isPortInterface: 0
MIG: 19:33:42 :  locked false  
MIG: 19:33:42 : HDL Language: Verilog
MIG: 19:33:42 : compInfo: false
MIG: 19:33:42 : Vivado Options xc7a35t ftg256 -1
MIG: 19:33:42 : 1: xc7a35t 2: ftg256 3: -1
MIG: 19:33:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:33:42 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 19:33:42 : I am in catch area
MIG: 19:33:42 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 19:33:59 : XML_INPUT_FILE: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 19:33:59 : Component_Name: mbsys_mig_7series_0_0
MIG: 19:33:59 : Moving mbsys_mig_7series_0_0 ...
MIG: 19:34:03 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 19:34:03 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:03 : Running implementation.xit
MIG: 19:34:03 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 19:34:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:03 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 19:34:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:03 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0
MIG: 19:34:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:03 : outputDirectory: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/_tmp/
MIG: 19:34:03 : vivado_mode: xpg_bd
MIG: 19:34:03 : isPortInterface: 0
MIG: 19:34:03 : isPortInterface: 0
MIG: 19:34:03 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:04 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 1
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:05 : isPortInterface: 0
MIG: 19:34:06 : isPortInterface: 0
MIG: 19:34:06 : isPortInterface: 0
MIG: 19:34:06 : isPortInterface: 0
MIG: 19:34:06 : isPortInterface: 0
MIG: 19:34:06 :  locked false  
MIG: 19:34:06 : HDL Language: Verilog
MIG: 19:34:06 : compInfo: false
MIG: 19:34:06 : Vivado Options xc7a35t ftg256 -1
MIG: 19:34:06 : 1: xc7a35t 2: ftg256 3: -1
MIG: 19:34:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:34:06 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 19:34:06 : I am in catch area
MIG: 19:34:06 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:23 : XML_INPUT_FILE: g:/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 19:34:23 : Component_Name: mbsys_mig_7series_0_0
MIG: 19:34:23 : Moving mbsys_mig_7series_0_0 ...
MIG: 19:34:27 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 19:34:27 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 10:16:02 : xml_input_file: mig_a.prj
MIG: 10:16:02 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 10:16:02 : xml_input_file: mig_a.prj
MIG: 10:16:02 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 10:30:38 : Running customizer.xit
MIG: 10:30:38 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 10:30:38 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0
MIG: 10:30:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:30:38 : outputDirectory: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/_tmp/
MIG: 10:30:38 : vivado_mode: xpg_bd
MIG: 10:30:38 :  locked false  
MIG: 10:30:38 : HDL Language: Verilog
MIG: 10:30:38 : compInfo: false
MIG: 10:30:38 : Vivado Options xc7a35t ftg256 -1
MIG: 10:30:38 : 1: xc7a35t 2: ftg256 3: -1
MIG: 10:30:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:30:38 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 10:30:38 : I am in catch area
MIG: 10:30:38 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 10:37:24 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 10:37:24 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 10:37:24 : XML_INPUT_FILE: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6376-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/mig_b.prj
MIG: 10:37:24 : Component_Name: mbsys_mig_7series_0_0
MIG: 10:37:24 : Moving mbsys_mig_7series_0_0 ...
MIG: 10:37:24 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 10:37:24 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 10:37:24 : Sending back 0
MIG: 10:37:27 : xml_input_file: mig_b.prj
MIG: 10:37:27 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 10:37:27 : xml_input_file: mig_b.prj
MIG: 10:37:27 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 10:37:27 : In updateAllModelParams
MIG: 10:37:27 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 10:37:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:37:27 : XGUI hdlLanguage: Verilog
MIG: 10:37:27 : xgui vivado_mode: xpg_bd
MIG: 10:37:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:37:27 : Reading F:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mbsys_mig_7series_0_0/user_design/rtl/mbsys_mig_7series_0_0_mig.v ...
MIG: 10:37:29 : 
MIG: 10:37:29 : Inside fn mem: DDR3
MIG: 10:37:29 : detect_uiclk: 100000000
MIG: 10:37:29 : cntrl:  memtype: DDR3
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:37:29 : 
MIG: 10:37:29 : 
MIG: 10:37:29 : 
MIG: 10:37:29 : 
MIG: 10:37:29 :  polarity_value: 1
MIG: 10:37:29 : 
MIG: 10:37:29 : 
MIG: 10:37:29 : cntrl:  memtype: DDR3
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 10:37:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 10:37:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 10:37:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 10:37:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 10:37:29 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 10:37:29 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 10:37:29 : 
MIG: 10:37:29 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:37:29 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:37:29 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:37:29 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 10:37:29 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 10:37:29 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: ECC ==> OFF
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 10:37:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:37:29 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:37:29 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:37:29 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:37:29 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:37:29 : 
MIG: 10:37:29 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:37:29 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:37:29 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:37:29 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:37:29 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 10:37:29 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:37:29 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:37:29 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:37:29 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:37:29 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:37:29 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:37:29 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:37:29 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:37:29 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 10:37:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:37:30 : 
MIG: 10:37:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:37:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:37:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 10:37:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:37:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 10:37:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:37:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:37:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 10:37:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:37:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 10:37:30 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 10:37:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:37:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:37:30 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 10:37:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:37:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:37:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:37:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:37:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:37:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0110
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:37:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFB_3FD_37F_CFF
MIG: 10:37:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 10:37:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_00B_006_00A_007_004_034_000_03A_005_035_039_001_031
MIG: 10:37:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h038_002_036
MIG: 10:37:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h033
MIG: 10:37:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:37:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_003
MIG: 10:37:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_03B
MIG: 10:37:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:37:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h037
MIG: 10:37:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h030
MIG: 10:37:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_01
MIG: 10:37:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_019_011_016_010_015_012_018
MIG: 10:37:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_024_020_026_023_025_029_027
MIG: 10:37:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_022_014
MIG: 10:37:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:37:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:37:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:37:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:37:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 10:37:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:37:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:37:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:37:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:37:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:37:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:37:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:37:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 10:37:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:37:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 10:37:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 10:37:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 10:37:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 10:37:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:37:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:37:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:37:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:37:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 10:37:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:37:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:37:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:37:30 : 
MIG: 10:37:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:37:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:37:30 : 
MIG: 10:37:30 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 10:37:30 : 
MIG: 10:37:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:37:30 : 
MIG: 10:37:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 10:37:31 : 
MIG: 10:37:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 10:37:31 : 
MIG: 10:37:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 10:37:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:37:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:37:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:37:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:37:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:37:31 : 
MIG: 10:37:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:37:31 : 
MIG: 10:37:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:37:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:37:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:37:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:37:31 : 
MIG: 10:37:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:37:31 : 
MIG: 10:37:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:37:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 10:37:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:37:31 : 
MIG: 10:37:31 : 
MIG: 10:37:31 : 
MIG: 10:37:31 : Same Interface
MIG: 10:39:01 : Running synthesis.xit
MIG: 10:39:01 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 10:39:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:39:02 : Running vlog_synth_rpr.xit
MIG: 10:39:02 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 10:39:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:39:03 : Running simulation.xit
MIG: 10:39:03 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 10:39:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:39:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:39:04 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 10:39:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:39:04 : Running implementation.xit
MIG: 10:39:04 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 10:39:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:25:56 : xml_input_file: mig_b.prj
MIG: 11:25:56 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 11:25:56 : xml_input_file: mig_b.prj
MIG: 11:25:56 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 11:27:55 : Running customizer.xit
MIG: 11:27:55 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:27:55 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0
MIG: 11:27:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:27:55 : outputDirectory: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/_tmp/
MIG: 11:27:55 : vivado_mode: xpg_bd
MIG: 11:27:55 :  locked false  
MIG: 11:27:55 : HDL Language: Verilog
MIG: 11:27:56 : compInfo: false
MIG: 11:27:56 : Vivado Options xc7a35t ftg256 -1
MIG: 11:27:56 : 1: xc7a35t 2: ftg256 3: -1
MIG: 11:27:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:27:56 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 11:27:56 : I am in catch area
MIG: 11:27:56 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:28:35 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 11:28:35 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 11:28:35 : XML_INPUT_FILE: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/mig_a.prj
MIG: 11:28:35 : Component_Name: mbsys_mig_7series_0_0
MIG: 11:28:35 : Moving mbsys_mig_7series_0_0 ...
MIG: 11:28:35 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 11:28:36 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:28:36 : Sending back 0
MIG: 11:28:39 : xml_input_file: mig_a.prj
MIG: 11:28:39 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 11:28:39 : xml_input_file: mig_a.prj
MIG: 11:28:39 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_a.prj
MIG: 11:28:39 : In updateAllModelParams
MIG: 11:28:39 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:28:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:28:39 : XGUI hdlLanguage: Verilog
MIG: 11:28:39 : xgui vivado_mode: xpg_bd
MIG: 11:28:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:28:39 : Reading F:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mbsys_mig_7series_0_0/user_design/rtl/mbsys_mig_7series_0_0_mig.v ...
MIG: 11:28:40 : 
MIG: 11:28:40 : Inside fn mem: DDR3
MIG: 11:28:40 : detect_uiclk: 100000000
MIG: 11:28:40 : cntrl:  memtype: DDR3
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:28:40 : 
MIG: 11:28:40 : 
MIG: 11:28:40 : 
MIG: 11:28:40 : 
MIG: 11:28:40 :  polarity_value: 1
MIG: 11:28:40 : 
MIG: 11:28:40 : 
MIG: 11:28:40 : cntrl:  memtype: DDR3
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 11:28:40 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 11:28:40 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:28:40 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:28:40 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:28:40 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:28:40 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 11:28:40 : 
MIG: 11:28:40 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:28:40 : 
MIG: 11:28:40 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:28:40 : 
MIG: 11:28:40 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:28:40 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:28:40 : 
MIG: 11:28:40 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:28:40 : 
MIG: 11:28:40 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:28:40 : 
MIG: 11:28:40 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:28:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 11:28:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: ECC ==> OFF
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 11:28:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:28:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:28:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:28:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:28:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:28:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:28:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:28:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 11:28:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:28:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:28:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:28:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:28:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:28:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:28:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:28:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:28:41 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:28:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:28:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:28:41 : 
MIG: 11:28:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:28:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:28:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:28:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 11:28:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:28:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:28:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:28:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:28:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:28:41 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 11:28:41 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:28:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:28:41 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 11:28:41 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 11:28:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:28:41 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:28:41 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 11:28:41 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:28:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:28:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:28:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:28:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:28:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:28:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:28:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:28:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0110
MIG: 11:28:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:28:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFB_3FD_37F_CFF
MIG: 11:28:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:28:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:28:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 11:28:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_00B_006_00A_007_004_034_000_03A_005_035_039_001_031
MIG: 11:28:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h038_002_036
MIG: 11:28:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h033
MIG: 11:28:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:28:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_003
MIG: 11:28:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_03B
MIG: 11:28:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:28:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h037
MIG: 11:28:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h030
MIG: 11:28:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_01
MIG: 11:28:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_019_011_016_010_015_012_018
MIG: 11:28:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_024_020_026_023_025_029_027
MIG: 11:28:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_022_014
MIG: 11:28:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:28:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:28:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:28:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:28:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:28:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:28:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:28:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:28:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:28:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:28:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:28:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:28:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:28:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:28:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:28:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:28:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:28:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:28:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:28:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:28:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:28:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 11:28:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 11:28:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:28:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 11:28:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:28:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:28:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:28:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:28:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:28:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:28:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:28:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:28:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 11:28:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:28:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:28:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:28:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:28:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:28:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:28:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:28:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:28:42 : 
MIG: 11:28:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:28:42 : 
MIG: 11:28:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:28:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:28:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:28:42 : 
MIG: 11:28:42 : 
MIG: 11:28:42 : 
MIG: 11:28:42 : Same Interface
MIG: 11:30:50 : Running synthesis.xit
MIG: 11:30:50 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:30:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:51 : Running vlog_synth_rpr.xit
MIG: 11:30:51 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:51 : Running simulation.xit
MIG: 11:30:51 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:30:52 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:30:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:52 : Running implementation.xit
MIG: 11:30:52 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:30:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:33:47 : Running customizer.xit
MIG: 11:33:47 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:33:47 : Writing IN file for 'mbsys_mig_7series_0_0'...compDirPath: d:/vivado17.4/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0
MIG: 11:33:47 : synp_flow:  -- synthesis_mode: Other
MIG: 11:33:47 : outputDirectory: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/_tmp/
MIG: 11:33:47 : vivado_mode: xpg_bd
MIG: 11:33:47 :  locked false  
MIG: 11:33:47 : HDL Language: Verilog
MIG: 11:33:47 : compInfo: false
MIG: 11:33:47 : Vivado Options xc7a35t ftg256 -1
MIG: 11:33:47 : 1: xc7a35t 2: ftg256 3: -1
MIG: 11:33:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:33:47 : xilinx_path: D:/vivado17.4/Vivado/2017.4/ids_lite/ISE
MIG: 11:33:47 : I am in catch area
MIG: 11:33:47 : Running D:/vivado17.4/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/xil_txt.out ... 
MIG: 11:34:38 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 11:34:38 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 11:34:38 : XML_INPUT_FILE: c:/Users/hxflq/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19396-DESKTOP-I809L9R/coregen/mbsys_mig_7series_0_0/mig_b.prj
MIG: 11:34:38 : Component_Name: mbsys_mig_7series_0_0
MIG: 11:34:38 : Moving mbsys_mig_7series_0_0 ...
MIG: 11:34:39 : Moving mbsys_mig_7series_0_0.veo ...
MIG: 11:34:39 : Moving mbsys_mig_7series_0_0_xmdf.tcl ...
MIG: 11:34:39 : Sending back 0
MIG: 11:34:41 : xml_input_file: mig_b.prj
MIG: 11:34:41 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 11:34:41 : xml_input_file: mig_b.prj
MIG: 11:34:41 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 11:34:41 : In updateAllModelParams
MIG: 11:34:41 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:34:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:34:41 : XGUI hdlLanguage: Verilog
MIG: 11:34:41 : xgui vivado_mode: xpg_bd
MIG: 11:34:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:34:41 : Reading F:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mbsys_mig_7series_0_0/user_design/rtl/mbsys_mig_7series_0_0_mig.v ...
MIG: 11:34:43 : 
MIG: 11:34:43 : Inside fn mem: DDR3
MIG: 11:34:43 : detect_uiclk: 100000000
MIG: 11:34:43 : cntrl:  memtype: DDR3
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:34:43 : 
MIG: 11:34:43 : 
MIG: 11:34:43 : 
MIG: 11:34:43 : 
MIG: 11:34:43 :  polarity_value: 1
MIG: 11:34:43 : 
MIG: 11:34:43 : 
MIG: 11:34:43 : cntrl:  memtype: DDR3
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 11:34:43 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 11:34:43 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:34:43 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:34:43 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:34:43 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:34:43 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 11:34:43 : 
MIG: 11:34:43 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:34:43 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:34:43 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:34:43 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 11:34:43 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 11:34:43 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: ECC ==> OFF
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 11:34:43 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:34:43 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:34:43 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:34:43 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:34:43 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:34:43 : 
MIG: 11:34:43 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:34:43 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:34:43 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:34:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:34:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 11:34:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:34:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:34:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:34:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:34:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:34:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:34:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:34:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:34:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 11:34:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:34:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:34:44 : 
MIG: 11:34:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:34:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:34:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:34:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 11:34:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:34:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:34:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 11:34:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 11:34:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:34:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:34:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:34:44 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:34:44 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 11:34:44 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:34:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 11:34:44 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 11:34:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:34:44 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:34:44 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 11:34:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:34:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:34:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:34:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:34:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:34:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:34:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:34:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0110
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:34:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFB_3FD_37F_CFF
MIG: 11:34:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 11:34:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_00B_006_00A_007_004_034_000_03A_005_035_039_001_031
MIG: 11:34:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h038_002_036
MIG: 11:34:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h033
MIG: 11:34:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:34:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_003
MIG: 11:34:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_03B
MIG: 11:34:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:34:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h037
MIG: 11:34:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h030
MIG: 11:34:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_01
MIG: 11:34:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_019_011_016_010_015_012_018
MIG: 11:34:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_024_020_026_023_025_029_027
MIG: 11:34:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_022_014
MIG: 11:34:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:34:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:34:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:34:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:34:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 11:34:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:34:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:34:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:34:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:34:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:34:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:34:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:34:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:34:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:34:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:34:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:34:45 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:34:45 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:34:45 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:34:45 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MBSYS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:34:45 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 11:34:45 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 11:34:45 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:34:45 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 11:34:45 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:34:45 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:34:45 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:34:45 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:34:45 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:34:45 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:34:45 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:34:45 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:34:45 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 11:34:45 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:34:45 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:34:45 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:34:45 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:34:45 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:34:45 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:34:45 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:34:45 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:34:45 : 
MIG: 11:34:45 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:34:45 : 
MIG: 11:34:45 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:34:45 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:34:45 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 11:34:45 : 
MIG: 11:34:45 : 
MIG: 11:34:45 : 
MIG: 11:34:45 : Same Interface
MIG: 11:37:29 : Running synthesis.xit
MIG: 11:37:29 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:37:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:37:30 : Running vlog_synth_rpr.xit
MIG: 11:37:30 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:37:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:37:30 : Running simulation.xit
MIG: 11:37:30 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:37:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:37:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:37:31 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:37:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:37:31 : Running implementation.xit
MIG: 11:37:31 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 11:37:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:13:06 : xml_input_file: mig_b.prj
MIG: 12:13:06 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 12:13:07 : xml_input_file: mig_b.prj
MIG: 12:13:07 : Absolute path of xml_input_file: f:/first/micro17/micro17.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_0/mig_b.prj
MIG: 12:22:55 : Running synthesis.xit
MIG: 12:22:55 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:22:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:22:55 : Running vlog_synth_rpr.xit
MIG: 12:22:55 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:22:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:22:56 : Running simulation.xit
MIG: 12:22:56 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:22:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:22:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:22:56 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:22:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:22:56 : Running implementation.xit
MIG: 12:22:57 : IGN:     <ModuleName>mbsys_mig_7series_0_0</ModuleName> <==>     <ModuleName>mbsys_mig_7series_0_0</ModuleName> 
MIG: 12:22:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
