<stg><name>copy_input_fmem2buff.4</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="14" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %nLoops_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %nLoops)

]]></Node>
<StgValue><ssdm name="nLoops_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %n_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)

]]></Node>
<StgValue><ssdm name="inputs_offset1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)

]]></Node>
<StgValue><ssdm name="inputs_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="31">
<![CDATA[
:4  %inputs_offset_cast = zext i31 %inputs_offset_read to i32

]]></Node>
<StgValue><ssdm name="inputs_offset_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="10">
<![CDATA[
:9  %tmp_594 = trunc i10 %n_read to i9

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:10  %base_addr1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_594, i8 0)

]]></Node>
<StgValue><ssdm name="base_addr1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="17">
<![CDATA[
:11  %base_addr1_cast4 = zext i17 %base_addr1 to i18

]]></Node>
<StgValue><ssdm name="base_addr1_cast4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="18">
<![CDATA[
:12  %inputs_offset_cast_c = zext i18 %inputs_offset1_read to i19

]]></Node>
<StgValue><ssdm name="inputs_offset_cast_c"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:0  %base_addr1_d2 = phi i18 [ %base_addr1_cast4, %0 ], [ %base_addr1_d1_4, %5 ]

]]></Node>
<StgValue><ssdm name="base_addr1_d2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %tn = phi i2 [ 0, %0 ], [ %tn_13, %5 ]

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond1 = icmp eq i2 %tn, %nLoops_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tn_13 = add i2 %tn, 1

]]></Node>
<StgValue><ssdm name="tn_13"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str146)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)

]]></Node>
<StgValue><ssdm name="full_n_i18_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:0  %base_addr1_d = phi i18 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_4, %.loopexit ]

]]></Node>
<StgValue><ssdm name="base_addr1_d"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %tr = phi i5 [ 0, %2 ], [ %tr_5, %.loopexit ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %exitcond3 = icmp eq i5 %tr, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %tr_5 = add i5 %tr, 1

]]></Node>
<StgValue><ssdm name="tr_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %5, label %.preheader34.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="18">
<![CDATA[
.preheader34.preheader:1  %tmp_s = zext i18 %base_addr1_d to i19

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader34.preheader:2  %tmp_106 = add i19 %inputs_offset_cast_c, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="19">
<![CDATA[
.preheader34.preheader:3  %tmp_246_cast = zext i19 %tmp_106 to i32

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader34.preheader:4  %sum2 = add i32 %inputs_offset_cast, %tmp_246_cast

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader34.preheader:5  %sum2_cast = zext i32 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader34.preheader:6  %inputs_addr = getelementptr half* %inputs, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="inputs_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %base_addr1_d1_4 = add i18 %base_addr1_d2, 256

]]></Node>
<StgValue><ssdm name="base_addr1_d1_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str146, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader34.preheader:0  %tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str147)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader34.preheader:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.preheader:8  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader34:0  %i2 = phi i5 [ %i, %4 ], [ 0, %.preheader34.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader34:1  %exitcond = icmp eq i5 %i2, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader34:3  %i = add i5 %i2, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34:4  br i1 %exitcond, label %.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_595 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str113)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i4_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_595)

]]></Node>
<StgValue><ssdm name="full_n_i4_0"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str113, i32 %tmp_107)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.loopexit:0  %base_addr1_d2_4 = add i18 %base_addr1_d, 16

]]></Node>
<StgValue><ssdm name="base_addr1_d2_4"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:1  %empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str147, i32 %tmp_105)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="inputs" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="inputs"/></StgValue>
</port>
<port id="101" name="inputs_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputs_offset"/></StgValue>
</port>
<port id="102" name="inputs_offset1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputs_offset1"/></StgValue>
</port>
<port id="103" name="input_buffer_V" dir="1" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="input_buffer_V"/></StgValue>
</port>
<port id="104" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="105" name="nLoops" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nLoops"/></StgValue>
</port>
<port id="106" name="input_cntl_V" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="input_cntl_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i2" to="nLoops_read" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="nLoops" to="nLoops_read" fromId="105" toId="15">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i10" to="n_read" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="n" to="n_read" fromId="104" toId="16">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i18" to="inputs_offset1_read" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="inputs_offset1" to="inputs_offset1_read" fromId="102" toId="17">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i31" to="inputs_offset_read" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="inputs_offset" to="inputs_offset_read" fromId="101" toId="18">
</dataflow>
<dataflow id="119" from="inputs_offset_read" to="inputs_offset_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecInterface" to="StgValue_20" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="input_cntl_V" to="StgValue_20" fromId="106" toId="20">
</dataflow>
<dataflow id="124" from="ap_fifo_str" to="StgValue_20" fromId="123" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_125" to="StgValue_20" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_125" to="StgValue_20" fromId="125" toId="20">
</dataflow>
<dataflow id="129" from="p_str" to="StgValue_20" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_125" to="StgValue_20" fromId="125" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_125" to="StgValue_20" fromId="125" toId="20">
</dataflow>
<dataflow id="132" from="p_str" to="StgValue_20" fromId="128" toId="20">
</dataflow>
<dataflow id="133" from="p_str" to="StgValue_20" fromId="128" toId="20">
</dataflow>
<dataflow id="134" from="p_str" to="StgValue_20" fromId="128" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_135" to="StgValue_20" fromId="135" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_135" to="StgValue_20" fromId="135" toId="20">
</dataflow>
<dataflow id="139" from="StgValue_138" to="StgValue_20" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_138" to="StgValue_20" fromId="138" toId="20">
</dataflow>
<dataflow id="141" from="p_str" to="StgValue_20" fromId="128" toId="20">
</dataflow>
<dataflow id="142" from="p_str" to="StgValue_20" fromId="128" toId="20">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="StgValue_21" fromId="120" toId="21">
</dataflow>
<dataflow id="144" from="input_buffer_V" to="StgValue_21" fromId="103" toId="21">
</dataflow>
<dataflow id="145" from="ap_fifo_str" to="StgValue_21" fromId="123" toId="21">
</dataflow>
<dataflow id="146" from="StgValue_125" to="StgValue_21" fromId="125" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_125" to="StgValue_21" fromId="125" toId="21">
</dataflow>
<dataflow id="148" from="p_str" to="StgValue_21" fromId="128" toId="21">
</dataflow>
<dataflow id="149" from="StgValue_125" to="StgValue_21" fromId="125" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_125" to="StgValue_21" fromId="125" toId="21">
</dataflow>
<dataflow id="151" from="p_str" to="StgValue_21" fromId="128" toId="21">
</dataflow>
<dataflow id="152" from="p_str" to="StgValue_21" fromId="128" toId="21">
</dataflow>
<dataflow id="153" from="p_str" to="StgValue_21" fromId="128" toId="21">
</dataflow>
<dataflow id="154" from="StgValue_135" to="StgValue_21" fromId="135" toId="21">
</dataflow>
<dataflow id="155" from="StgValue_135" to="StgValue_21" fromId="135" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_138" to="StgValue_21" fromId="138" toId="21">
</dataflow>
<dataflow id="157" from="StgValue_138" to="StgValue_21" fromId="138" toId="21">
</dataflow>
<dataflow id="158" from="p_str" to="StgValue_21" fromId="128" toId="21">
</dataflow>
<dataflow id="159" from="p_str" to="StgValue_21" fromId="128" toId="21">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="StgValue_22" fromId="160" toId="22">
</dataflow>
<dataflow id="162" from="input_buffer_V" to="StgValue_22" fromId="103" toId="22">
</dataflow>
<dataflow id="163" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="165" from="p_str71" to="StgValue_22" fromId="164" toId="22">
</dataflow>
<dataflow id="166" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="168" from="StgValue_167" to="StgValue_22" fromId="167" toId="22">
</dataflow>
<dataflow id="169" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="170" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="171" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="172" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="173" from="p_str" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecInterface" to="StgValue_23" fromId="120" toId="23">
</dataflow>
<dataflow id="175" from="inputs" to="StgValue_23" fromId="100" toId="23">
</dataflow>
<dataflow id="177" from="p_str1" to="StgValue_23" fromId="176" toId="23">
</dataflow>
<dataflow id="178" from="StgValue_125" to="StgValue_23" fromId="125" toId="23">
</dataflow>
<dataflow id="179" from="StgValue_125" to="StgValue_23" fromId="125" toId="23">
</dataflow>
<dataflow id="180" from="p_str" to="StgValue_23" fromId="128" toId="23">
</dataflow>
<dataflow id="181" from="StgValue_125" to="StgValue_23" fromId="125" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_182" to="StgValue_23" fromId="182" toId="23">
</dataflow>
<dataflow id="185" from="p_str13" to="StgValue_23" fromId="184" toId="23">
</dataflow>
<dataflow id="187" from="p_str3" to="StgValue_23" fromId="186" toId="23">
</dataflow>
<dataflow id="188" from="p_str" to="StgValue_23" fromId="128" toId="23">
</dataflow>
<dataflow id="189" from="StgValue_138" to="StgValue_23" fromId="138" toId="23">
</dataflow>
<dataflow id="190" from="StgValue_138" to="StgValue_23" fromId="138" toId="23">
</dataflow>
<dataflow id="191" from="StgValue_138" to="StgValue_23" fromId="138" toId="23">
</dataflow>
<dataflow id="192" from="StgValue_138" to="StgValue_23" fromId="138" toId="23">
</dataflow>
<dataflow id="193" from="p_str" to="StgValue_23" fromId="128" toId="23">
</dataflow>
<dataflow id="194" from="p_str" to="StgValue_23" fromId="128" toId="23">
</dataflow>
<dataflow id="195" from="n_read" to="tmp_594" fromId="16" toId="24">
</dataflow>
<dataflow id="197" from="_ssdm_op_BitConcatenate.i17.i9.i8" to="base_addr1" fromId="196" toId="25">
</dataflow>
<dataflow id="198" from="tmp_594" to="base_addr1" fromId="24" toId="25">
</dataflow>
<dataflow id="200" from="StgValue_199" to="base_addr1" fromId="199" toId="25">
</dataflow>
<dataflow id="201" from="base_addr1" to="base_addr1_cast4" fromId="25" toId="26">
</dataflow>
<dataflow id="202" from="inputs_offset1_read" to="inputs_offset_cast_c" fromId="17" toId="27">
</dataflow>
<dataflow id="203" from="base_addr1_cast4" to="base_addr1_d2" fromId="26" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="StgValue_28" to="base_addr1_d2" fromId="28" toId="29">
</dataflow>
<dataflow id="205" from="base_addr1_d1_4" to="base_addr1_d2" fromId="51" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="StgValue_53" to="base_addr1_d2" fromId="53" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="208" from="StgValue_207" to="tn" fromId="207" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="StgValue_28" to="tn" fromId="28" toId="30">
</dataflow>
<dataflow id="210" from="tn_13" to="tn" fromId="32" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_53" to="tn" fromId="53" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="212" from="tn" to="exitcond1" fromId="30" toId="31">
</dataflow>
<dataflow id="213" from="nLoops_read" to="exitcond1" fromId="15" toId="31">
</dataflow>
<dataflow id="214" from="tn" to="tn_13" fromId="30" toId="32">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tn_13" fromId="215" toId="32">
</dataflow>
<dataflow id="217" from="exitcond1" to="StgValue_33" fromId="31" toId="33">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="218" toId="34">
</dataflow>
<dataflow id="221" from="p_str146" to="tmp" fromId="220" toId="34">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopTripCount" to="StgValue_35" fromId="222" toId="35">
</dataflow>
<dataflow id="224" from="StgValue_135" to="StgValue_35" fromId="135" toId="35">
</dataflow>
<dataflow id="225" from="StgValue_135" to="StgValue_35" fromId="135" toId="35">
</dataflow>
<dataflow id="226" from="StgValue_135" to="StgValue_35" fromId="135" toId="35">
</dataflow>
<dataflow id="227" from="p_str" to="StgValue_35" fromId="128" toId="35">
</dataflow>
<dataflow id="229" from="_ssdm_op_NbWrite.ap_fifo.volatile.i1P" to="full_n_i18_0" fromId="228" toId="37">
</dataflow>
<dataflow id="230" from="input_cntl_V" to="full_n_i18_0" fromId="106" toId="37">
</dataflow>
<dataflow id="232" from="StgValue_231" to="full_n_i18_0" fromId="231" toId="37">
</dataflow>
<dataflow id="233" from="base_addr1_d2" to="base_addr1_d" fromId="29" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="StgValue_36" to="base_addr1_d" fromId="36" toId="39">
</dataflow>
<dataflow id="235" from="base_addr1_d2_4" to="base_addr1_d" fromId="75" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="StgValue_77" to="base_addr1_d" fromId="77" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="238" from="StgValue_237" to="tr" fromId="237" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="StgValue_36" to="tr" fromId="36" toId="40">
</dataflow>
<dataflow id="240" from="tr_5" to="tr" fromId="43" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="StgValue_77" to="tr" fromId="77" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopTripCount" to="StgValue_41" fromId="222" toId="41">
</dataflow>
<dataflow id="244" from="StgValue_243" to="StgValue_41" fromId="243" toId="41">
</dataflow>
<dataflow id="245" from="StgValue_243" to="StgValue_41" fromId="243" toId="41">
</dataflow>
<dataflow id="246" from="StgValue_243" to="StgValue_41" fromId="243" toId="41">
</dataflow>
<dataflow id="247" from="tr" to="exitcond3" fromId="40" toId="42">
</dataflow>
<dataflow id="249" from="StgValue_248" to="exitcond3" fromId="248" toId="42">
</dataflow>
<dataflow id="250" from="tr" to="tr_5" fromId="40" toId="43">
</dataflow>
<dataflow id="252" from="StgValue_251" to="tr_5" fromId="251" toId="43">
</dataflow>
<dataflow id="253" from="exitcond3" to="StgValue_44" fromId="42" toId="44">
</dataflow>
<dataflow id="254" from="base_addr1_d" to="tmp_s" fromId="39" toId="45">
</dataflow>
<dataflow id="255" from="inputs_offset_cast_c" to="tmp_106" fromId="27" toId="46">
</dataflow>
<dataflow id="256" from="tmp_s" to="tmp_106" fromId="45" toId="46">
</dataflow>
<dataflow id="257" from="tmp_106" to="tmp_246_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="258" from="inputs_offset_cast" to="sum2" fromId="19" toId="48">
</dataflow>
<dataflow id="259" from="tmp_246_cast" to="sum2" fromId="47" toId="48">
</dataflow>
<dataflow id="260" from="sum2" to="sum2_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="261" from="inputs" to="inputs_addr" fromId="100" toId="50">
</dataflow>
<dataflow id="262" from="sum2_cast" to="inputs_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="263" from="base_addr1_d2" to="base_addr1_d1_4" fromId="29" toId="51">
</dataflow>
<dataflow id="265" from="StgValue_264" to="base_addr1_d1_4" fromId="264" toId="51">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecRegionEnd" to="empty_178" fromId="266" toId="52">
</dataflow>
<dataflow id="268" from="p_str146" to="empty_178" fromId="220" toId="52">
</dataflow>
<dataflow id="269" from="tmp" to="empty_178" fromId="34" toId="52">
</dataflow>
<dataflow id="271" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="54">
</dataflow>
<dataflow id="272" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="54">
</dataflow>
<dataflow id="273" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="54">
</dataflow>
<dataflow id="274" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="55">
</dataflow>
<dataflow id="275" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="55">
</dataflow>
<dataflow id="276" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="55">
</dataflow>
<dataflow id="277" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="56">
</dataflow>
<dataflow id="278" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="56">
</dataflow>
<dataflow id="279" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="56">
</dataflow>
<dataflow id="280" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="57">
</dataflow>
<dataflow id="281" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="57">
</dataflow>
<dataflow id="282" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="57">
</dataflow>
<dataflow id="283" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="58">
</dataflow>
<dataflow id="284" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="58">
</dataflow>
<dataflow id="285" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="58">
</dataflow>
<dataflow id="286" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="59">
</dataflow>
<dataflow id="287" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="59">
</dataflow>
<dataflow id="288" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="59">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecRegionBegin" to="tmp_105" fromId="218" toId="60">
</dataflow>
<dataflow id="291" from="p_str147" to="tmp_105" fromId="290" toId="60">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="270" toId="61">
</dataflow>
<dataflow id="293" from="inputs_addr" to="inputs_addr_rd_req" fromId="50" toId="61">
</dataflow>
<dataflow id="294" from="StgValue_138" to="inputs_addr_rd_req" fromId="138" toId="61">
</dataflow>
<dataflow id="295" from="i" to="i2" fromId="66" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="StgValue_74" to="i2" fromId="74" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="297" from="StgValue_237" to="i2" fromId="237" toId="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="298" from="StgValue_62" to="i2" fromId="62" toId="63">
</dataflow>
<dataflow id="299" from="i2" to="exitcond" fromId="63" toId="64">
</dataflow>
<dataflow id="300" from="StgValue_248" to="exitcond" fromId="248" toId="64">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopTripCount" to="StgValue_65" fromId="222" toId="65">
</dataflow>
<dataflow id="302" from="StgValue_243" to="StgValue_65" fromId="243" toId="65">
</dataflow>
<dataflow id="303" from="StgValue_243" to="StgValue_65" fromId="243" toId="65">
</dataflow>
<dataflow id="304" from="StgValue_243" to="StgValue_65" fromId="243" toId="65">
</dataflow>
<dataflow id="305" from="i2" to="i" fromId="63" toId="66">
</dataflow>
<dataflow id="306" from="StgValue_251" to="i" fromId="251" toId="66">
</dataflow>
<dataflow id="307" from="exitcond" to="StgValue_67" fromId="64" toId="67">
</dataflow>
<dataflow id="309" from="_ssdm_op_Read.m_axi.halfP" to="tmp_595" fromId="308" toId="68">
</dataflow>
<dataflow id="310" from="inputs_addr" to="tmp_595" fromId="50" toId="68">
</dataflow>
<dataflow id="312" from="_ssdm_op_SpecLoopName" to="StgValue_69" fromId="311" toId="69">
</dataflow>
<dataflow id="314" from="p_str113" to="StgValue_69" fromId="313" toId="69">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecRegionBegin" to="tmp_107" fromId="218" toId="70">
</dataflow>
<dataflow id="316" from="p_str113" to="tmp_107" fromId="313" toId="70">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecPipeline" to="StgValue_71" fromId="317" toId="71">
</dataflow>
<dataflow id="320" from="StgValue_319" to="StgValue_71" fromId="319" toId="71">
</dataflow>
<dataflow id="321" from="StgValue_319" to="StgValue_71" fromId="319" toId="71">
</dataflow>
<dataflow id="322" from="StgValue_319" to="StgValue_71" fromId="319" toId="71">
</dataflow>
<dataflow id="323" from="StgValue_125" to="StgValue_71" fromId="125" toId="71">
</dataflow>
<dataflow id="324" from="p_str" to="StgValue_71" fromId="128" toId="71">
</dataflow>
<dataflow id="326" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i4_0" fromId="325" toId="72">
</dataflow>
<dataflow id="327" from="input_buffer_V" to="full_n_i4_0" fromId="103" toId="72">
</dataflow>
<dataflow id="328" from="tmp_595" to="full_n_i4_0" fromId="68" toId="72">
</dataflow>
<dataflow id="329" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="266" toId="73">
</dataflow>
<dataflow id="330" from="p_str113" to="empty" fromId="313" toId="73">
</dataflow>
<dataflow id="331" from="tmp_107" to="empty" fromId="70" toId="73">
</dataflow>
<dataflow id="332" from="base_addr1_d" to="base_addr1_d2_4" fromId="39" toId="75">
</dataflow>
<dataflow id="334" from="StgValue_333" to="base_addr1_d2_4" fromId="333" toId="75">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecRegionEnd" to="empty_177" fromId="266" toId="76">
</dataflow>
<dataflow id="336" from="p_str147" to="empty_177" fromId="290" toId="76">
</dataflow>
<dataflow id="337" from="tmp_105" to="empty_177" fromId="60" toId="76">
</dataflow>
<dataflow id="338" from="exitcond1" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="339" from="exitcond3" to="StgValue_3" fromId="42" toId="3">
</dataflow>
<dataflow id="340" from="exitcond" to="StgValue_12" fromId="64" toId="12">
</dataflow>
<dataflow id="341" from="exitcond" to="StgValue_13" fromId="64" toId="13">
</dataflow>
<dataflow id="342" from="exitcond" to="StgValue_11" fromId="64" toId="11">
</dataflow>
</dataflows>


</stg>
