

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3'
================================================================
* Date:           Fri Sep 13 04:05:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2_VITIS_LOOP_102_3  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     96|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|     18|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     18|    168|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_111_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln101_fu_123_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln102_fu_200_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln103_1_fu_179_p2     |         +|   0|  0|  13|           4|           4|
    |add_ln103_fu_194_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln101_fu_105_p2      |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln102_fu_129_p2      |      icmp|   0|  0|  13|           3|           4|
    |select_ln101_1_fu_147_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln101_fu_135_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  96|          30|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                |   9|          2|    3|          6|
    |i_fu_52                                |   9|          2|    3|          6|
    |indvar_flatten6_fu_56                  |   9|          2|    5|         10|
    |j_fu_48                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln103_reg_254        |  4|   0|    4|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_52                  |  3|   0|    3|          0|
    |indvar_flatten6_fu_56    |  5|   0|    5|          0|
    |j_fu_48                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|state_address0     |  out|    4|   ap_memory|                                                   state|         array|
|state_ce0          |  out|    1|   ap_memory|                                                   state|         array|
|state_q0           |   in|    8|   ap_memory|                                                   state|         array|
|output_r_address0  |  out|    4|   ap_memory|                                                output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                                output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                                output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|                                                output_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i5 %indvar_flatten6" [aes.cpp:101]   --->   Operation 13 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.86ns)   --->   "%icmp_ln101 = icmp_eq  i5 %indvar_flatten6_load, i5 16" [aes.cpp:101]   --->   Operation 15 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.86ns)   --->   "%add_ln101_1 = add i5 %indvar_flatten6_load, i5 1" [aes.cpp:101]   --->   Operation 16 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc41, void %for.end43.exitStub" [aes.cpp:101]   --->   Operation 17 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [aes.cpp:102]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [aes.cpp:101]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.68ns)   --->   "%add_ln101 = add i3 %i_load, i3 1" [aes.cpp:101]   --->   Operation 20 'add' 'add_ln101' <Predicate = (!icmp_ln101)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.68ns)   --->   "%icmp_ln102 = icmp_eq  i3 %j_load, i3 4" [aes.cpp:102]   --->   Operation 21 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln101 = select i1 %icmp_ln102, i3 0, i3 %j_load" [aes.cpp:101]   --->   Operation 22 'select' 'select_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i3 %select_ln101" [aes.cpp:101]   --->   Operation 23 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln101_1 = select i1 %icmp_ln102, i3 %add_ln101, i3 %i_load" [aes.cpp:101]   --->   Operation 24 'select' 'select_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i3 %select_ln101_1" [aes.cpp:101]   --->   Operation 25 'zext' 'zext_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i3 %select_ln101_1" [aes.cpp:101]   --->   Operation 26 'trunc' 'trunc_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln101_1, i2 0" [aes.cpp:101]   --->   Operation 27 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln101, i2 0" [aes.cpp:103]   --->   Operation 28 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln103_1 = add i4 %tmp_6, i4 %zext_ln101" [aes.cpp:103]   --->   Operation 29 'add' 'add_ln103_1' <Predicate = (!icmp_ln101)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i4 %add_ln103_1" [aes.cpp:103]   --->   Operation 30 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln103_1" [aes.cpp:103]   --->   Operation 31 'getelementptr' 'state_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_1_cast = zext i3 %select_ln101" [aes.cpp:101]   --->   Operation 32 'zext' 'j_1_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.77ns)   --->   "%add_ln103 = add i4 %j_1_cast, i4 %p_mid2" [aes.cpp:103]   --->   Operation 33 'add' 'add_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [2/2] (2.15ns)   --->   "%state_load = load i4 %state_addr" [aes.cpp:103]   --->   Operation 34 'load' 'state_load' <Predicate = (!icmp_ln101)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (1.68ns)   --->   "%add_ln102 = add i3 %select_ln101, i3 1" [aes.cpp:102]   --->   Operation 35 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln102 = store i5 %add_ln101_1, i5 %indvar_flatten6" [aes.cpp:102]   --->   Operation 36 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.61>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln102 = store i3 %select_ln101_1, i3 %i" [aes.cpp:102]   --->   Operation 37 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.61>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln102 = store i3 %add_ln102, i3 %j" [aes.cpp:102]   --->   Operation 38 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_101_2_VITIS_LOOP_102_3_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [aes.cpp:102]   --->   Operation 42 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %add_ln103" [aes.cpp:103]   --->   Operation 43 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (2.15ns)   --->   "%state_load = load i4 %state_addr" [aes.cpp:103]   --->   Operation 44 'load' 'state_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln103" [aes.cpp:103]   --->   Operation 45 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.15ns)   --->   "%store_ln103 = store i8 %state_load, i4 %output_r_addr" [aes.cpp:103]   --->   Operation 46 'store' 'store_ln103' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc38" [aes.cpp:102]   --->   Operation 47 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten6       (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten6_load  (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln101            (icmp             ) [ 010]
add_ln101_1           (add              ) [ 000]
br_ln101              (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
add_ln101             (add              ) [ 000]
icmp_ln102            (icmp             ) [ 000]
select_ln101          (select           ) [ 000]
trunc_ln101           (trunc            ) [ 000]
select_ln101_1        (select           ) [ 000]
zext_ln101            (zext             ) [ 000]
trunc_ln101_1         (trunc            ) [ 000]
p_mid2                (bitconcatenate   ) [ 000]
tmp_6                 (bitconcatenate   ) [ 000]
add_ln103_1           (add              ) [ 000]
zext_ln103_1          (zext             ) [ 000]
state_addr            (getelementptr    ) [ 011]
j_1_cast              (zext             ) [ 000]
add_ln103             (add              ) [ 011]
add_ln102             (add              ) [ 000]
store_ln102           (store            ) [ 000]
store_ln102           (store            ) [ 000]
store_ln102           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln102    (specloopname     ) [ 000]
zext_ln103            (zext             ) [ 000]
state_load            (load             ) [ 000]
output_r_addr         (getelementptr    ) [ 000]
store_ln103           (store            ) [ 000]
br_ln102              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_101_2_VITIS_LOOP_102_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten6_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="state_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_r_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln103_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten6_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln101_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln101_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="j_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln101_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln102_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln101_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln101_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln101_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln101_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln101_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_mid2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln103_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln103_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_1_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln103_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln102_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln102_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln102_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln102_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln103_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten6_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="state_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="add_ln103_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="67" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="117" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="117" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="129" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="123" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="120" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="147" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="143" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="155" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="193"><net_src comp="135" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="163" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="135" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="111" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="147" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="200" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="228"><net_src comp="48" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="235"><net_src comp="52" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="242"><net_src comp="56" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="252"><net_src comp="60" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="257"><net_src comp="194" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : state | {1 2 }
	Port: AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : output_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln101 : 2
		add_ln101_1 : 2
		br_ln101 : 3
		j_load : 1
		i_load : 1
		add_ln101 : 2
		icmp_ln102 : 2
		select_ln101 : 3
		trunc_ln101 : 4
		select_ln101_1 : 3
		zext_ln101 : 4
		trunc_ln101_1 : 4
		p_mid2 : 5
		tmp_6 : 5
		add_ln103_1 : 6
		zext_ln103_1 : 7
		state_addr : 8
		j_1_cast : 4
		add_ln103 : 6
		state_load : 9
		add_ln102 : 4
		store_ln102 : 3
		store_ln102 : 4
		store_ln102 : 5
	State 2
		output_r_addr : 1
		store_ln103 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln101_1_fu_111  |    0    |    13   |
|          |    add_ln101_fu_123   |    0    |    11   |
|    add   |   add_ln103_1_fu_179  |    0    |    13   |
|          |    add_ln103_fu_194   |    0    |    13   |
|          |    add_ln102_fu_200   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln101_fu_105   |    0    |    13   |
|          |   icmp_ln102_fu_129   |    0    |    11   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln101_fu_135  |    0    |    3    |
|          | select_ln101_1_fu_147 |    0    |    3    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln101_fu_143  |    0    |    0    |
|          |  trunc_ln101_1_fu_159 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln101_fu_155   |    0    |    0    |
|   zext   |  zext_ln103_1_fu_185  |    0    |    0    |
|          |    j_1_cast_fu_190    |    0    |    0    |
|          |   zext_ln103_fu_221   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     p_mid2_fu_163     |    0    |    0    |
|          |      tmp_6_fu_171     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    91   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln103_reg_254   |    4   |
|       i_reg_232       |    3   |
|indvar_flatten6_reg_239|    5   |
|       j_reg_225       |    3   |
|   state_addr_reg_249  |    4   |
+-----------------------+--------+
|         Total         |   19   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   19   |   100  |
+-----------+--------+--------+--------+
