###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        85408   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        72337   # Number of read row buffer hits
num_read_cmds                  =        85408   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13084   # Number of ACT commands
num_pre_cmds                   =        13072   # Number of PRE commands
num_ondemand_pres              =         2415   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6572967   # Cyles of rank active rank.0
rank_active_cycles.1           =      6050090   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3427033   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3949910   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        76278   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          222   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           28   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           25   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           23   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           17   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           21   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           11   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8695   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        49046   # Read request latency (cycles)
read_latency[40-59]            =        18663   # Read request latency (cycles)
read_latency[60-79]            =         5762   # Read request latency (cycles)
read_latency[80-99]            =         1756   # Read request latency (cycles)
read_latency[100-119]          =         1383   # Read request latency (cycles)
read_latency[120-139]          =         1105   # Read request latency (cycles)
read_latency[140-159]          =          728   # Read request latency (cycles)
read_latency[160-179]          =          622   # Read request latency (cycles)
read_latency[180-199]          =          528   # Read request latency (cycles)
read_latency[200-]             =         5815   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.44365e+08   # Read energy
act_energy                     =  3.57978e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.64498e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89596e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.10153e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.77526e+09   # Active standby energy rank.1
average_read_latency           =      69.4197   # Average read request latency (cycles)
average_interarrival           =      117.076   # Average request interarrival latency (cycles)
total_energy                   =  1.25025e+10   # Total energy (pJ)
average_power                  =      1250.25   # Average power (mW)
average_bandwidth              =     0.728815   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        94731   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        80413   # Number of read row buffer hits
num_read_cmds                  =        94731   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14328   # Number of ACT commands
num_pre_cmds                   =        14311   # Number of PRE commands
num_ondemand_pres              =         2657   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6276960   # Cyles of rank active rank.0
rank_active_cycles.1           =      6207763   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3723040   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3792237   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        85597   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          234   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           58   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           31   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           25   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           29   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           21   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           16   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           19   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           12   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8689   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        51313   # Read request latency (cycles)
read_latency[40-59]            =        22678   # Read request latency (cycles)
read_latency[60-79]            =         7814   # Read request latency (cycles)
read_latency[80-99]            =         2365   # Read request latency (cycles)
read_latency[100-119]          =         1566   # Read request latency (cycles)
read_latency[120-139]          =         1200   # Read request latency (cycles)
read_latency[140-159]          =          739   # Read request latency (cycles)
read_latency[160-179]          =          596   # Read request latency (cycles)
read_latency[180-199]          =          571   # Read request latency (cycles)
read_latency[200-]             =         5889   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.81955e+08   # Read energy
act_energy                     =  3.92014e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78706e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.82027e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.91682e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.87364e+09   # Active standby energy rank.1
average_read_latency           =      69.1227   # Average read request latency (cycles)
average_interarrival           =      105.554   # Average request interarrival latency (cycles)
total_energy                   =  1.25236e+10   # Total energy (pJ)
average_power                  =      1252.36   # Average power (mW)
average_bandwidth              =     0.808371   # Average bandwidth
