Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Xilinx/Final/main_test_isim_beh.exe -prj D:/Xilinx/Final/main_test_beh.prj work.main_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/Final/Registers.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/MUX_8bit_2.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/MUX_2bit.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/IMEM.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/Frequency_Divider.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/DataMemory.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/counter.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/Control.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/ALU.v" into library work
Analyzing Verilog file "D:/Xilinx/Final/main.v" into library work
ERROR:HDLCompiler:806 - "D:/Xilinx/Final/main.v" Line 117: Syntax error near ",".
ERROR:HDLCompiler:806 - "D:/Xilinx/Final/main.v" Line 118: Syntax error near ",".
ERROR:HDLCompiler:806 - "D:/Xilinx/Final/main.v" Line 119: Syntax error near ",".
ERROR:HDLCompiler:806 - "D:/Xilinx/Final/main.v" Line 120: Syntax error near ",".
ERROR:HDLCompiler:598 - "D:/Xilinx/Final/main.v" Line 21: Module <main> ignored due to previous errors.
Verilog file D:/Xilinx/Final/main.v ignored due to errors
