// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Thu Sep 28 11:44:42 2023
// Host        : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_BCP_accelerator_0_0_sim_netlist.v
// Design      : design_1_BCP_accelerator_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0
   (axi_arready_reg,
    axi_awready_reg,
    curr_stat,
    s01_axi_wready,
    s01_axi_awready,
    s01_axi_arready,
    s01_axi_rdata,
    s00_axi_rlast,
    axi_rvalid_reg,
    axi_wready_reg,
    s00_axi_rdata,
    s01_axi_rvalid,
    s00_axi_bvalid,
    s01_axi_bvalid,
    s01_axi_aclk,
    s01_axi_aresetn,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s01_axi_wdata,
    s00_axi_arlen,
    s00_axi_aclk,
    s00_axi_awburst,
    s00_axi_awlen,
    s00_axi_arburst,
    s00_axi_wdata,
    s01_axi_awaddr,
    s01_axi_awvalid,
    s01_axi_wvalid,
    s01_axi_araddr,
    s01_axi_arvalid,
    s00_axi_rready,
    s00_axi_araddr,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_awaddr,
    s01_axi_wstrb,
    s00_axi_wlast,
    s00_axi_bready,
    s01_axi_bready,
    s01_axi_rready);
  output axi_arready_reg;
  output axi_awready_reg;
  output [2:0]curr_stat;
  output s01_axi_wready;
  output s01_axi_awready;
  output s01_axi_arready;
  output [31:0]s01_axi_rdata;
  output s00_axi_rlast;
  output axi_rvalid_reg;
  output axi_wready_reg;
  output [31:0]s00_axi_rdata;
  output s01_axi_rvalid;
  output s00_axi_bvalid;
  output s01_axi_bvalid;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input [31:0]s01_axi_wdata;
  input [7:0]s00_axi_arlen;
  input s00_axi_aclk;
  input [1:0]s00_axi_awburst;
  input [7:0]s00_axi_awlen;
  input [1:0]s00_axi_arburst;
  input [31:0]s00_axi_wdata;
  input [2:0]s01_axi_awaddr;
  input s01_axi_awvalid;
  input s01_axi_wvalid;
  input [2:0]s01_axi_araddr;
  input s01_axi_arvalid;
  input s00_axi_rready;
  input [3:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;
  input s00_axi_wvalid;
  input [3:0]s00_axi_awaddr;
  input [3:0]s01_axi_wstrb;
  input s00_axi_wlast;
  input s00_axi_bready;
  input s01_axi_bready;
  input s01_axi_rready;

  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [2:0]curr_stat;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire [1:0]s00_axi_arburst;
  wire s00_axi_aresetn;
  wire [7:0]s00_axi_arlen;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire [1:0]s00_axi_awburst;
  wire [7:0]s00_axi_awlen;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rlast;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wlast;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire s01_axi_aclk;
  wire [2:0]s01_axi_araddr;
  wire s01_axi_aresetn;
  wire s01_axi_arready;
  wire s01_axi_arvalid;
  wire [2:0]s01_axi_awaddr;
  wire s01_axi_awready;
  wire s01_axi_awvalid;
  wire s01_axi_bready;
  wire s01_axi_bvalid;
  wire [31:0]s01_axi_rdata;
  wire s01_axi_rready;
  wire s01_axi_rvalid;
  wire [31:0]s01_axi_wdata;
  wire s01_axi_wready;
  wire [3:0]s01_axi_wstrb;
  wire s01_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI BCP_accelerator_v2_0_S00_AXI_inst
       (.axi_arready_reg_0(axi_arready_reg),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg_0(axi_rvalid_reg),
        .axi_wready_reg_0(axi_wready_reg),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arburst(s00_axi_arburst),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arlen(s00_axi_arlen),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awburst(s00_axi_awburst),
        .s00_axi_awlen(s00_axi_awlen),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rlast(s00_axi_rlast),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wlast(s00_axi_wlast),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI BCP_accelerator_v2_0_S01_AXI_inst
       (.axi_arready_reg_0(s01_axi_arready),
        .axi_awready_reg_0(s01_axi_awready),
        .axi_wready_reg_0(s01_axi_wready),
        .curr_stat(curr_stat),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_araddr(s01_axi_araddr),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_arvalid(s01_axi_arvalid),
        .s01_axi_awaddr(s01_axi_awaddr),
        .s01_axi_awvalid(s01_axi_awvalid),
        .s01_axi_bready(s01_axi_bready),
        .s01_axi_bvalid(s01_axi_bvalid),
        .s01_axi_rdata(s01_axi_rdata),
        .s01_axi_rready(s01_axi_rready),
        .s01_axi_rvalid(s01_axi_rvalid),
        .s01_axi_wdata(s01_axi_wdata),
        .s01_axi_wstrb(s01_axi_wstrb),
        .s01_axi_wvalid(s01_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI
   (axi_rvalid_reg_0,
    axi_arready_reg_0,
    axi_wready_reg_0,
    axi_awready_reg_0,
    s00_axi_bvalid,
    s00_axi_rlast,
    s00_axi_rdata,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_rready,
    s00_axi_wvalid,
    s00_axi_wlast,
    s00_axi_bready,
    s00_axi_arlen,
    s00_axi_awburst,
    s00_axi_awlen,
    s00_axi_arburst,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb,
    s00_axi_awaddr);
  output axi_rvalid_reg_0;
  output axi_arready_reg_0;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rlast;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_rready;
  input s00_axi_wvalid;
  input s00_axi_wlast;
  input s00_axi_bready;
  input [7:0]s00_axi_arlen;
  input [1:0]s00_axi_awburst;
  input [7:0]s00_axi_awlen;
  input [1:0]s00_axi_arburst;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;
  input [3:0]s00_axi_awaddr;

  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] ;
  wire ar_wrap_en;
  wire ar_wrap_en__0_carry_i_1_n_0;
  wire ar_wrap_en__0_carry_i_2_n_0;
  wire ar_wrap_en__0_carry_i_3_n_0;
  wire ar_wrap_en__0_carry_i_4_n_0;
  wire ar_wrap_en__0_carry_n_1;
  wire ar_wrap_en__0_carry_n_2;
  wire ar_wrap_en__0_carry_n_3;
  wire aw_wrap_en;
  wire aw_wrap_en__0_carry_i_1_n_0;
  wire aw_wrap_en__0_carry_i_2_n_0;
  wire aw_wrap_en__0_carry_i_3_n_0;
  wire aw_wrap_en__0_carry_i_4_n_0;
  wire aw_wrap_en__0_carry_n_1;
  wire aw_wrap_en__0_carry_n_2;
  wire aw_wrap_en__0_carry_n_3;
  wire axi_araddr1;
  wire axi_araddr3;
  wire axi_araddr3_carry_i_1_n_0;
  wire axi_araddr3_carry_i_2_n_0;
  wire axi_araddr3_carry_i_3_n_0;
  wire axi_araddr3_carry_i_4_n_0;
  wire axi_araddr3_carry_i_5_n_0;
  wire axi_araddr3_carry_i_6_n_0;
  wire axi_araddr3_carry_i_7_n_0;
  wire axi_araddr3_carry_i_8_n_0;
  wire axi_araddr3_carry_n_1;
  wire axi_araddr3_carry_n_2;
  wire axi_araddr3_carry_n_3;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[2]_i_2_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[3]_i_2_n_0 ;
  wire \axi_araddr[3]_i_3_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire \axi_araddr[4]_i_2_n_0 ;
  wire \axi_araddr[4]_i_3_n_0 ;
  wire \axi_araddr[4]_i_4_n_0 ;
  wire \axi_araddr[4]_i_5_n_0 ;
  wire \axi_araddr[5]_i_1_n_0 ;
  wire \axi_araddr[5]_i_2_n_0 ;
  wire \axi_araddr[5]_i_3_n_0 ;
  wire \axi_araddr[5]_i_4_n_0 ;
  wire \axi_araddr[5]_i_5_n_0 ;
  wire \axi_araddr[5]_i_6_n_0 ;
  wire \axi_araddr[5]_i_7_n_0 ;
  wire [1:0]axi_arburst;
  wire \axi_arlen[7]_i_1_n_0 ;
  wire \axi_arlen_cntr[0]_i_1_n_0 ;
  wire \axi_arlen_cntr[7]_i_1_n_0 ;
  wire \axi_arlen_cntr[7]_i_4_n_0 ;
  wire [7:0]axi_arlen_cntr_reg;
  wire \axi_arlen_reg_n_0_[0] ;
  wire \axi_arlen_reg_n_0_[1] ;
  wire \axi_arlen_reg_n_0_[2] ;
  wire \axi_arlen_reg_n_0_[3] ;
  wire \axi_arlen_reg_n_0_[4] ;
  wire \axi_arlen_reg_n_0_[5] ;
  wire \axi_arlen_reg_n_0_[6] ;
  wire \axi_arlen_reg_n_0_[7] ;
  wire axi_arready1__0;
  wire axi_arready2__14;
  wire axi_arready_i_1__0_n_0;
  wire axi_arready_i_4_n_0;
  wire axi_arready_i_5_n_0;
  wire axi_arready_reg_0;
  wire axi_arv_arr_flag;
  wire axi_arv_arr_flag_i_1_n_0;
  wire axi_awaddr1;
  wire axi_awaddr3;
  wire axi_awaddr3_carry_i_1_n_0;
  wire axi_awaddr3_carry_i_2_n_0;
  wire axi_awaddr3_carry_i_3_n_0;
  wire axi_awaddr3_carry_i_4_n_0;
  wire axi_awaddr3_carry_i_5_n_0;
  wire axi_awaddr3_carry_i_6_n_0;
  wire axi_awaddr3_carry_i_7_n_0;
  wire axi_awaddr3_carry_i_8_n_0;
  wire axi_awaddr3_carry_n_1;
  wire axi_awaddr3_carry_n_2;
  wire axi_awaddr3_carry_n_3;
  wire \axi_awaddr[2]_i_2_n_0 ;
  wire \axi_awaddr[3]_i_2_n_0 ;
  wire \axi_awaddr[3]_i_3_n_0 ;
  wire \axi_awaddr[4]_i_2_n_0 ;
  wire \axi_awaddr[4]_i_3_n_0 ;
  wire \axi_awaddr[4]_i_4_n_0 ;
  wire \axi_awaddr[4]_i_5_n_0 ;
  wire \axi_awaddr[5]_i_1_n_0 ;
  wire \axi_awaddr[5]_i_3_n_0 ;
  wire \axi_awaddr[5]_i_4_n_0 ;
  wire \axi_awaddr[5]_i_5_n_0 ;
  wire \axi_awaddr[5]_i_6_n_0 ;
  wire \axi_awaddr[5]_i_7_n_0 ;
  wire \axi_awaddr_reg_n_0_[2] ;
  wire \axi_awaddr_reg_n_0_[3] ;
  wire \axi_awaddr_reg_n_0_[4] ;
  wire \axi_awaddr_reg_n_0_[5] ;
  wire [1:0]axi_awburst;
  wire \axi_awlen_cntr[0]_i_1_n_0 ;
  wire \axi_awlen_cntr[7]_i_1_n_0 ;
  wire \axi_awlen_cntr[7]_i_4_n_0 ;
  wire [7:0]axi_awlen_cntr_reg;
  wire \axi_awlen_reg_n_0_[0] ;
  wire \axi_awlen_reg_n_0_[1] ;
  wire \axi_awlen_reg_n_0_[2] ;
  wire \axi_awlen_reg_n_0_[3] ;
  wire \axi_awlen_reg_n_0_[4] ;
  wire \axi_awlen_reg_n_0_[5] ;
  wire \axi_awlen_reg_n_0_[6] ;
  wire \axi_awlen_reg_n_0_[7] ;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2__0_n_0;
  wire axi_awready_reg_0;
  wire axi_awv_awr_flag;
  wire axi_awv_awr_flag_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rlast0;
  wire axi_rlast_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg_0;
  wire axi_wready_i_1__0_n_0;
  wire axi_wready_reg_0;
  wire [3:0]mem_address;
  wire [3:0]p_0_in;
  wire p_0_in12_out;
  wire p_0_in15_out;
  wire p_0_in18_out;
  wire p_0_in20_out;
  wire [7:1]p_0_in__0;
  wire [7:1]p_0_in__1;
  wire [5:2]p_2_in;
  wire p_9_in;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire [1:0]s00_axi_arburst;
  wire s00_axi_aresetn;
  wire [7:0]s00_axi_arlen;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire [1:0]s00_axi_awburst;
  wire [7:0]s00_axi_awlen;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rlast;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wlast;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [3:0]NLW_ar_wrap_en__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_aw_wrap_en__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_araddr3_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_awaddr3_carry_O_UNCONNECTED;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[0]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in20_out));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_2 
       (.I0(p_0_in[0]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .O(mem_address[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_3 
       (.I0(p_0_in[1]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[3] ),
        .O(mem_address[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_4 
       (.I0(p_0_in[2]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[4] ),
        .O(mem_address[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_5 
       (.I0(p_0_in[3]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .O(mem_address[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[1]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[2]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[3]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[4]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[5]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[6]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[7]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [1]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[8]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[9]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[10]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[11]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[12]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[13]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[14]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[15]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [7]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [1]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[16]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[17]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[18]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[19]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[20]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[21]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[22]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[23]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][16] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][17] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [1]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][18] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][19] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][20] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][21] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][22] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][23] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[24]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[25]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[26]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[27]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[28]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[29]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[30]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[31]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][24] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][25] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [1]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][26] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][27] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][28] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][29] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][30] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][31] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [7]),
        .R(1'b0));
  CARRY4 ar_wrap_en__0_carry
       (.CI(1'b0),
        .CO({ar_wrap_en,ar_wrap_en__0_carry_n_1,ar_wrap_en__0_carry_n_2,ar_wrap_en__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ar_wrap_en__0_carry_O_UNCONNECTED[3:0]),
        .S({ar_wrap_en__0_carry_i_1_n_0,ar_wrap_en__0_carry_i_2_n_0,ar_wrap_en__0_carry_i_3_n_0,ar_wrap_en__0_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ar_wrap_en__0_carry_i_1
       (.I0(\axi_arlen_reg_n_0_[7] ),
        .O(ar_wrap_en__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ar_wrap_en__0_carry_i_2
       (.I0(\axi_arlen_reg_n_0_[6] ),
        .I1(\axi_arlen_reg_n_0_[5] ),
        .I2(\axi_arlen_reg_n_0_[4] ),
        .O(ar_wrap_en__0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    ar_wrap_en__0_carry_i_3
       (.I0(p_0_in[1]),
        .I1(\axi_arlen_reg_n_0_[1] ),
        .I2(\axi_arlen_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(\axi_arlen_reg_n_0_[2] ),
        .I5(p_0_in[2]),
        .O(ar_wrap_en__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    ar_wrap_en__0_carry_i_4
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .O(ar_wrap_en__0_carry_i_4_n_0));
  CARRY4 aw_wrap_en__0_carry
       (.CI(1'b0),
        .CO({aw_wrap_en,aw_wrap_en__0_carry_n_1,aw_wrap_en__0_carry_n_2,aw_wrap_en__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aw_wrap_en__0_carry_O_UNCONNECTED[3:0]),
        .S({aw_wrap_en__0_carry_i_1_n_0,aw_wrap_en__0_carry_i_2_n_0,aw_wrap_en__0_carry_i_3_n_0,aw_wrap_en__0_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    aw_wrap_en__0_carry_i_1
       (.I0(\axi_awlen_reg_n_0_[7] ),
        .O(aw_wrap_en__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    aw_wrap_en__0_carry_i_2
       (.I0(\axi_awlen_reg_n_0_[6] ),
        .I1(\axi_awlen_reg_n_0_[5] ),
        .I2(\axi_awlen_reg_n_0_[4] ),
        .O(aw_wrap_en__0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    aw_wrap_en__0_carry_i_3
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awlen_reg_n_0_[1] ),
        .I2(\axi_awlen_reg_n_0_[3] ),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .I4(\axi_awlen_reg_n_0_[2] ),
        .I5(\axi_awaddr_reg_n_0_[4] ),
        .O(aw_wrap_en__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    aw_wrap_en__0_carry_i_4
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .O(aw_wrap_en__0_carry_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 axi_araddr3_carry
       (.CI(1'b0),
        .CO({axi_araddr3,axi_araddr3_carry_n_1,axi_araddr3_carry_n_2,axi_araddr3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({axi_araddr3_carry_i_1_n_0,axi_araddr3_carry_i_2_n_0,axi_araddr3_carry_i_3_n_0,axi_araddr3_carry_i_4_n_0}),
        .O(NLW_axi_araddr3_carry_O_UNCONNECTED[3:0]),
        .S({axi_araddr3_carry_i_5_n_0,axi_araddr3_carry_i_6_n_0,axi_araddr3_carry_i_7_n_0,axi_araddr3_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_1
       (.I0(\axi_arlen_reg_n_0_[6] ),
        .I1(axi_arlen_cntr_reg[6]),
        .I2(axi_arlen_cntr_reg[7]),
        .I3(\axi_arlen_reg_n_0_[7] ),
        .O(axi_araddr3_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_2
       (.I0(\axi_arlen_reg_n_0_[4] ),
        .I1(axi_arlen_cntr_reg[4]),
        .I2(axi_arlen_cntr_reg[5]),
        .I3(\axi_arlen_reg_n_0_[5] ),
        .O(axi_araddr3_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_3
       (.I0(\axi_arlen_reg_n_0_[2] ),
        .I1(axi_arlen_cntr_reg[2]),
        .I2(axi_arlen_cntr_reg[3]),
        .I3(\axi_arlen_reg_n_0_[3] ),
        .O(axi_araddr3_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_4
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(axi_arlen_cntr_reg[1]),
        .I3(\axi_arlen_reg_n_0_[1] ),
        .O(axi_araddr3_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_5
       (.I0(\axi_arlen_reg_n_0_[6] ),
        .I1(axi_arlen_cntr_reg[6]),
        .I2(\axi_arlen_reg_n_0_[7] ),
        .I3(axi_arlen_cntr_reg[7]),
        .O(axi_araddr3_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_6
       (.I0(\axi_arlen_reg_n_0_[4] ),
        .I1(axi_arlen_cntr_reg[4]),
        .I2(\axi_arlen_reg_n_0_[5] ),
        .I3(axi_arlen_cntr_reg[5]),
        .O(axi_araddr3_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_7
       (.I0(\axi_arlen_reg_n_0_[2] ),
        .I1(axi_arlen_cntr_reg[2]),
        .I2(\axi_arlen_reg_n_0_[3] ),
        .I3(axi_arlen_cntr_reg[3]),
        .O(axi_araddr3_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_8
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(\axi_arlen_reg_n_0_[1] ),
        .I3(axi_arlen_cntr_reg[1]),
        .O(axi_araddr3_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAAC0CF)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\axi_araddr[2]_i_2_n_0 ),
        .I2(axi_arburst[1]),
        .I3(p_0_in[0]),
        .I4(\axi_arlen[7]_i_1_n_0 ),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6060CFC0CFCF)) 
    \axi_araddr[2]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(axi_arburst[0]),
        .I3(\axi_arlen_reg_n_0_[0] ),
        .I4(ar_wrap_en),
        .I5(p_0_in[0]),
        .O(\axi_araddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CFCFC0)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(\axi_araddr[3]_i_2_n_0 ),
        .I2(axi_arburst[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(\axi_arlen[7]_i_1_n_0 ),
        .O(\axi_araddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \axi_araddr[3]_i_2 
       (.I0(\axi_araddr[5]_i_5_n_0 ),
        .I1(axi_arburst[0]),
        .I2(\axi_araddr[3]_i_3_n_0 ),
        .I3(ar_wrap_en),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(\axi_araddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \axi_araddr[3]_i_3 
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(\axi_arlen_reg_n_0_[1] ),
        .I3(p_0_in[1]),
        .O(\axi_araddr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \axi_araddr[4]_i_1 
       (.I0(s00_axi_araddr[2]),
        .I1(\axi_araddr[4]_i_2_n_0 ),
        .I2(axi_arburst[1]),
        .I3(\axi_araddr[4]_i_3_n_0 ),
        .I4(\axi_arlen[7]_i_1_n_0 ),
        .O(\axi_araddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888303330333000)) 
    \axi_araddr[4]_i_2 
       (.I0(p_0_in[3]),
        .I1(axi_arburst[0]),
        .I2(\axi_araddr[4]_i_4_n_0 ),
        .I3(ar_wrap_en),
        .I4(\axi_araddr[4]_i_5_n_0 ),
        .I5(p_0_in[2]),
        .O(\axi_araddr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_araddr[4]_i_3 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .O(\axi_araddr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4F00F0FF04BB4)) 
    \axi_araddr[4]_i_4 
       (.I0(p_0_in[0]),
        .I1(\axi_arlen_reg_n_0_[0] ),
        .I2(p_0_in[2]),
        .I3(\axi_arlen_reg_n_0_[2] ),
        .I4(p_0_in[1]),
        .I5(\axi_arlen_reg_n_0_[1] ),
        .O(\axi_araddr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_araddr[4]_i_5 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\axi_araddr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \axi_araddr[5]_i_1 
       (.I0(\axi_arlen[7]_i_1_n_0 ),
        .I1(axi_arburst[0]),
        .I2(axi_arburst[1]),
        .I3(s00_axi_rready),
        .I4(axi_rvalid_reg_0),
        .I5(axi_araddr3),
        .O(\axi_araddr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCACC)) 
    \axi_araddr[5]_i_2 
       (.I0(s00_axi_araddr[3]),
        .I1(\axi_araddr[5]_i_3_n_0 ),
        .I2(axi_arready_reg_0),
        .I3(s00_axi_arvalid),
        .I4(axi_arv_arr_flag),
        .O(\axi_araddr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4040)) 
    \axi_araddr[5]_i_3 
       (.I0(axi_arburst[0]),
        .I1(\axi_araddr[5]_i_4_n_0 ),
        .I2(ar_wrap_en),
        .I3(axi_arburst[1]),
        .I4(\axi_araddr[5]_i_5_n_0 ),
        .O(\axi_araddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \axi_araddr[5]_i_4 
       (.I0(\axi_araddr[5]_i_6_n_0 ),
        .I1(\axi_araddr[5]_i_7_n_0 ),
        .I2(p_0_in[3]),
        .I3(\axi_arlen_reg_n_0_[3] ),
        .I4(p_0_in[2]),
        .I5(\axi_arlen_reg_n_0_[2] ),
        .O(\axi_araddr[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_araddr[5]_i_5 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .O(\axi_araddr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9909)) 
    \axi_araddr[5]_i_6 
       (.I0(\axi_arlen_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\axi_arlen_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .O(\axi_araddr[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_araddr[5]_i_7 
       (.I0(p_0_in[1]),
        .I1(\axi_arlen_reg_n_0_[1] ),
        .O(\axi_araddr[5]_i_7_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[5]_i_2_n_0 ),
        .Q(p_0_in[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arburst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arburst[0]),
        .Q(axi_arburst[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arburst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arburst[1]),
        .Q(axi_arburst[1]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \axi_arlen[7]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(axi_arv_arr_flag),
        .O(\axi_arlen[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_arlen_cntr[0]_i_1 
       (.I0(axi_arlen_cntr_reg[0]),
        .O(\axi_arlen_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_arlen_cntr[1]_i_1 
       (.I0(axi_arlen_cntr_reg[0]),
        .I1(axi_arlen_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_arlen_cntr[2]_i_1 
       (.I0(axi_arlen_cntr_reg[0]),
        .I1(axi_arlen_cntr_reg[1]),
        .I2(axi_arlen_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_arlen_cntr[3]_i_1 
       (.I0(axi_arlen_cntr_reg[1]),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(axi_arlen_cntr_reg[2]),
        .I3(axi_arlen_cntr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \axi_arlen_cntr[4]_i_1 
       (.I0(axi_arlen_cntr_reg[2]),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(axi_arlen_cntr_reg[1]),
        .I3(axi_arlen_cntr_reg[3]),
        .I4(axi_arlen_cntr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \axi_arlen_cntr[5]_i_1 
       (.I0(axi_arlen_cntr_reg[3]),
        .I1(axi_arlen_cntr_reg[1]),
        .I2(axi_arlen_cntr_reg[0]),
        .I3(axi_arlen_cntr_reg[2]),
        .I4(axi_arlen_cntr_reg[4]),
        .I5(axi_arlen_cntr_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_arlen_cntr[6]_i_1 
       (.I0(\axi_arlen_cntr[7]_i_4_n_0 ),
        .I1(axi_arlen_cntr_reg[6]),
        .O(p_0_in__0[6]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \axi_arlen_cntr[7]_i_1 
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(s00_axi_aresetn),
        .O(\axi_arlen_cntr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \axi_arlen_cntr[7]_i_2 
       (.I0(s00_axi_rready),
        .I1(axi_rvalid_reg_0),
        .I2(axi_araddr3),
        .O(axi_araddr1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_arlen_cntr[7]_i_3 
       (.I0(\axi_arlen_cntr[7]_i_4_n_0 ),
        .I1(axi_arlen_cntr_reg[6]),
        .I2(axi_arlen_cntr_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi_arlen_cntr[7]_i_4 
       (.I0(axi_arlen_cntr_reg[5]),
        .I1(axi_arlen_cntr_reg[3]),
        .I2(axi_arlen_cntr_reg[1]),
        .I3(axi_arlen_cntr_reg[0]),
        .I4(axi_arlen_cntr_reg[2]),
        .I5(axi_arlen_cntr_reg[4]),
        .O(\axi_arlen_cntr[7]_i_4_n_0 ));
  FDRE \axi_arlen_cntr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(\axi_arlen_cntr[0]_i_1_n_0 ),
        .Q(axi_arlen_cntr_reg[0]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[1]),
        .Q(axi_arlen_cntr_reg[1]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[2]),
        .Q(axi_arlen_cntr_reg[2]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[3]),
        .Q(axi_arlen_cntr_reg[3]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[4]),
        .Q(axi_arlen_cntr_reg[4]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[5]),
        .Q(axi_arlen_cntr_reg[5]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[6]),
        .Q(axi_arlen_cntr_reg[6]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in__0[7]),
        .Q(axi_arlen_cntr_reg[7]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[0]),
        .Q(\axi_arlen_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[1]),
        .Q(\axi_arlen_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[2]),
        .Q(\axi_arlen_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[3]),
        .Q(\axi_arlen_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[4]),
        .Q(\axi_arlen_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[5]),
        .Q(\axi_arlen_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[6]),
        .Q(\axi_arlen_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[7]),
        .Q(\axi_arlen_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    axi_arready_i_1__0
       (.I0(axi_awv_awr_flag),
        .I1(axi_arready_reg_0),
        .I2(s00_axi_arvalid),
        .I3(axi_arv_arr_flag),
        .I4(axi_arready1__0),
        .O(axi_arready_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    axi_arready_i_2
       (.I0(axi_arready2__14),
        .I1(s00_axi_rready),
        .I2(axi_rvalid_reg_0),
        .O(axi_arready1__0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    axi_arready_i_3
       (.I0(\axi_arlen_reg_n_0_[7] ),
        .I1(axi_arlen_cntr_reg[7]),
        .I2(\axi_arlen_reg_n_0_[6] ),
        .I3(axi_arlen_cntr_reg[6]),
        .I4(axi_arready_i_4_n_0),
        .I5(axi_arready_i_5_n_0),
        .O(axi_arready2__14));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_arready_i_4
       (.I0(axi_arlen_cntr_reg[3]),
        .I1(\axi_arlen_reg_n_0_[3] ),
        .I2(\axi_arlen_reg_n_0_[5] ),
        .I3(axi_arlen_cntr_reg[5]),
        .I4(\axi_arlen_reg_n_0_[4] ),
        .I5(axi_arlen_cntr_reg[4]),
        .O(axi_arready_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_arready_i_5
       (.I0(axi_arlen_cntr_reg[0]),
        .I1(\axi_arlen_reg_n_0_[0] ),
        .I2(\axi_arlen_reg_n_0_[2] ),
        .I3(axi_arlen_cntr_reg[2]),
        .I4(\axi_arlen_reg_n_0_[1] ),
        .I5(axi_arlen_cntr_reg[1]),
        .O(axi_arready_i_5_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1__0_n_0),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0010FF10)) 
    axi_arv_arr_flag_i_1
       (.I0(axi_awv_awr_flag),
        .I1(axi_arready_reg_0),
        .I2(s00_axi_arvalid),
        .I3(axi_arv_arr_flag),
        .I4(axi_arready1__0),
        .O(axi_arv_arr_flag_i_1_n_0));
  FDRE axi_arv_arr_flag_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arv_arr_flag_i_1_n_0),
        .Q(axi_arv_arr_flag),
        .R(axi_awready_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 axi_awaddr3_carry
       (.CI(1'b0),
        .CO({axi_awaddr3,axi_awaddr3_carry_n_1,axi_awaddr3_carry_n_2,axi_awaddr3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({axi_awaddr3_carry_i_1_n_0,axi_awaddr3_carry_i_2_n_0,axi_awaddr3_carry_i_3_n_0,axi_awaddr3_carry_i_4_n_0}),
        .O(NLW_axi_awaddr3_carry_O_UNCONNECTED[3:0]),
        .S({axi_awaddr3_carry_i_5_n_0,axi_awaddr3_carry_i_6_n_0,axi_awaddr3_carry_i_7_n_0,axi_awaddr3_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_1
       (.I0(\axi_awlen_reg_n_0_[6] ),
        .I1(axi_awlen_cntr_reg[6]),
        .I2(axi_awlen_cntr_reg[7]),
        .I3(\axi_awlen_reg_n_0_[7] ),
        .O(axi_awaddr3_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_2
       (.I0(\axi_awlen_reg_n_0_[4] ),
        .I1(axi_awlen_cntr_reg[4]),
        .I2(axi_awlen_cntr_reg[5]),
        .I3(\axi_awlen_reg_n_0_[5] ),
        .O(axi_awaddr3_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_3
       (.I0(\axi_awlen_reg_n_0_[2] ),
        .I1(axi_awlen_cntr_reg[2]),
        .I2(axi_awlen_cntr_reg[3]),
        .I3(\axi_awlen_reg_n_0_[3] ),
        .O(axi_awaddr3_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_4
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(axi_awlen_cntr_reg[1]),
        .I3(\axi_awlen_reg_n_0_[1] ),
        .O(axi_awaddr3_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_5
       (.I0(\axi_awlen_reg_n_0_[6] ),
        .I1(axi_awlen_cntr_reg[6]),
        .I2(\axi_awlen_reg_n_0_[7] ),
        .I3(axi_awlen_cntr_reg[7]),
        .O(axi_awaddr3_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_6
       (.I0(\axi_awlen_reg_n_0_[4] ),
        .I1(axi_awlen_cntr_reg[4]),
        .I2(\axi_awlen_reg_n_0_[5] ),
        .I3(axi_awlen_cntr_reg[5]),
        .O(axi_awaddr3_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_7
       (.I0(\axi_awlen_reg_n_0_[2] ),
        .I1(axi_awlen_cntr_reg[2]),
        .I2(\axi_awlen_reg_n_0_[3] ),
        .I3(axi_awlen_cntr_reg[3]),
        .O(axi_awaddr3_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_8
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(\axi_awlen_reg_n_0_[1] ),
        .I3(axi_awlen_cntr_reg[1]),
        .O(axi_awaddr3_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAAC0CF)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(\axi_awaddr[2]_i_2_n_0 ),
        .I2(axi_awburst[1]),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(p_9_in),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'h606F6060CFC0CFCF)) 
    \axi_awaddr[2]_i_2 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(axi_awburst[0]),
        .I3(\axi_awlen_reg_n_0_[0] ),
        .I4(aw_wrap_en),
        .I5(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CFCFC0)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(\axi_awaddr[3]_i_2_n_0 ),
        .I2(axi_awburst[1]),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .I5(p_9_in),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \axi_awaddr[3]_i_2 
       (.I0(\axi_awaddr[5]_i_5_n_0 ),
        .I1(axi_awburst[0]),
        .I2(\axi_awaddr[3]_i_3_n_0 ),
        .I3(aw_wrap_en),
        .I4(\axi_awaddr_reg_n_0_[2] ),
        .I5(\axi_awaddr_reg_n_0_[3] ),
        .O(\axi_awaddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \axi_awaddr[3]_i_3 
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .I2(\axi_awlen_reg_n_0_[1] ),
        .I3(\axi_awaddr_reg_n_0_[3] ),
        .O(\axi_awaddr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \axi_awaddr[4]_i_1 
       (.I0(s00_axi_awaddr[2]),
        .I1(\axi_awaddr[4]_i_2_n_0 ),
        .I2(axi_awburst[1]),
        .I3(\axi_awaddr[4]_i_3_n_0 ),
        .I4(p_9_in),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hB888303330333000)) 
    \axi_awaddr[4]_i_2 
       (.I0(\axi_awaddr_reg_n_0_[5] ),
        .I1(axi_awburst[0]),
        .I2(\axi_awaddr[4]_i_4_n_0 ),
        .I3(aw_wrap_en),
        .I4(\axi_awaddr[4]_i_5_n_0 ),
        .I5(\axi_awaddr_reg_n_0_[4] ),
        .O(\axi_awaddr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_awaddr[4]_i_3 
       (.I0(\axi_awaddr_reg_n_0_[2] ),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .O(\axi_awaddr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4F00F0FF04BB4)) 
    \axi_awaddr[4]_i_4 
       (.I0(\axi_awaddr_reg_n_0_[2] ),
        .I1(\axi_awlen_reg_n_0_[0] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .I3(\axi_awlen_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .I5(\axi_awlen_reg_n_0_[1] ),
        .O(\axi_awaddr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_awaddr[4]_i_5 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \axi_awaddr[5]_i_1 
       (.I0(p_9_in),
        .I1(axi_awburst[0]),
        .I2(axi_awburst[1]),
        .I3(axi_wready_reg_0),
        .I4(s00_axi_wvalid),
        .I5(axi_awaddr3),
        .O(\axi_awaddr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCAC)) 
    \axi_awaddr[5]_i_2 
       (.I0(s00_axi_awaddr[3]),
        .I1(\axi_awaddr[5]_i_3_n_0 ),
        .I2(s00_axi_awvalid),
        .I3(axi_awv_awr_flag),
        .I4(axi_awready_reg_0),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'h45FF4040)) 
    \axi_awaddr[5]_i_3 
       (.I0(axi_awburst[0]),
        .I1(\axi_awaddr[5]_i_4_n_0 ),
        .I2(aw_wrap_en),
        .I3(axi_awburst[1]),
        .I4(\axi_awaddr[5]_i_5_n_0 ),
        .O(\axi_awaddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \axi_awaddr[5]_i_4 
       (.I0(\axi_awaddr[5]_i_6_n_0 ),
        .I1(\axi_awaddr[5]_i_7_n_0 ),
        .I2(\axi_awaddr_reg_n_0_[5] ),
        .I3(\axi_awlen_reg_n_0_[3] ),
        .I4(\axi_awaddr_reg_n_0_[4] ),
        .I5(\axi_awlen_reg_n_0_[2] ),
        .O(\axi_awaddr[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_awaddr[5]_i_5 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .O(\axi_awaddr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h9909)) 
    \axi_awaddr[5]_i_6 
       (.I0(\axi_awlen_reg_n_0_[1] ),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awlen_reg_n_0_[0] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_awaddr[5]_i_7 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awlen_reg_n_0_[1] ),
        .O(\axi_awaddr[5]_i_7_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\axi_awaddr_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\axi_awaddr_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(\axi_awaddr_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(\axi_awaddr_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    \axi_awburst[1]_i_1 
       (.I0(s00_axi_awvalid),
        .I1(axi_awv_awr_flag),
        .I2(axi_awready_reg_0),
        .O(p_9_in));
  FDRE \axi_awburst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awburst[0]),
        .Q(axi_awburst[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awburst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awburst[1]),
        .Q(axi_awburst[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_awlen_cntr[0]_i_1 
       (.I0(axi_awlen_cntr_reg[0]),
        .O(\axi_awlen_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_awlen_cntr[1]_i_1 
       (.I0(axi_awlen_cntr_reg[0]),
        .I1(axi_awlen_cntr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_awlen_cntr[2]_i_1 
       (.I0(axi_awlen_cntr_reg[0]),
        .I1(axi_awlen_cntr_reg[1]),
        .I2(axi_awlen_cntr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_awlen_cntr[3]_i_1 
       (.I0(axi_awlen_cntr_reg[1]),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(axi_awlen_cntr_reg[2]),
        .I3(axi_awlen_cntr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \axi_awlen_cntr[4]_i_1 
       (.I0(axi_awlen_cntr_reg[2]),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(axi_awlen_cntr_reg[1]),
        .I3(axi_awlen_cntr_reg[3]),
        .I4(axi_awlen_cntr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \axi_awlen_cntr[5]_i_1 
       (.I0(axi_awlen_cntr_reg[3]),
        .I1(axi_awlen_cntr_reg[1]),
        .I2(axi_awlen_cntr_reg[0]),
        .I3(axi_awlen_cntr_reg[2]),
        .I4(axi_awlen_cntr_reg[4]),
        .I5(axi_awlen_cntr_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_awlen_cntr[6]_i_1 
       (.I0(\axi_awlen_cntr[7]_i_4_n_0 ),
        .I1(axi_awlen_cntr_reg[6]),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'h10FF)) 
    \axi_awlen_cntr[7]_i_1 
       (.I0(axi_awready_reg_0),
        .I1(axi_awv_awr_flag),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_aresetn),
        .O(\axi_awlen_cntr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \axi_awlen_cntr[7]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(s00_axi_wvalid),
        .I2(axi_awaddr3),
        .O(axi_awaddr1));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_awlen_cntr[7]_i_3 
       (.I0(\axi_awlen_cntr[7]_i_4_n_0 ),
        .I1(axi_awlen_cntr_reg[6]),
        .I2(axi_awlen_cntr_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi_awlen_cntr[7]_i_4 
       (.I0(axi_awlen_cntr_reg[5]),
        .I1(axi_awlen_cntr_reg[3]),
        .I2(axi_awlen_cntr_reg[1]),
        .I3(axi_awlen_cntr_reg[0]),
        .I4(axi_awlen_cntr_reg[2]),
        .I5(axi_awlen_cntr_reg[4]),
        .O(\axi_awlen_cntr[7]_i_4_n_0 ));
  FDRE \axi_awlen_cntr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(\axi_awlen_cntr[0]_i_1_n_0 ),
        .Q(axi_awlen_cntr_reg[0]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[1]),
        .Q(axi_awlen_cntr_reg[1]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[2]),
        .Q(axi_awlen_cntr_reg[2]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[3]),
        .Q(axi_awlen_cntr_reg[3]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[4]),
        .Q(axi_awlen_cntr_reg[4]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[5]),
        .Q(axi_awlen_cntr_reg[5]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[6]),
        .Q(axi_awlen_cntr_reg[6]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__1[7]),
        .Q(axi_awlen_cntr_reg[7]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[0]),
        .Q(\axi_awlen_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[1]),
        .Q(\axi_awlen_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[2]),
        .Q(\axi_awlen_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[3]),
        .Q(\axi_awlen_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[4]),
        .Q(\axi_awlen_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[5]),
        .Q(\axi_awlen_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[6]),
        .Q(\axi_awlen_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[7]),
        .Q(\axi_awlen_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04000400040004)) 
    axi_awready_i_2__0
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_awvalid),
        .I2(axi_awv_awr_flag),
        .I3(axi_awready_reg_0),
        .I4(s00_axi_wlast),
        .I5(axi_wready_reg_0),
        .O(axi_awready_i_2__0_n_0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2__0_n_0),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004F0F4F0F4F0F4)) 
    axi_awv_awr_flag_i_1
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_awvalid),
        .I2(axi_awv_awr_flag),
        .I3(axi_awready_reg_0),
        .I4(s00_axi_wlast),
        .I5(axi_wready_reg_0),
        .O(axi_awv_awr_flag_i_1_n_0));
  FDRE axi_awv_awr_flag_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awv_awr_flag_i_1_n_0),
        .Q(axi_awv_awr_flag),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_wlast),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .I3(axi_awv_awr_flag),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    axi_rlast_i_1
       (.I0(s00_axi_rlast),
        .I1(s00_axi_rready),
        .I2(axi_rlast0),
        .I3(s00_axi_aresetn),
        .I4(\axi_arlen[7]_i_1_n_0 ),
        .I5(axi_araddr1),
        .O(axi_rlast_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    axi_rlast_i_2
       (.I0(axi_arready2__14),
        .I1(s00_axi_rlast),
        .I2(axi_arv_arr_flag),
        .O(axi_rlast0));
  FDRE axi_rlast_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rlast_i_1_n_0),
        .Q(s00_axi_rlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    axi_rvalid_i_1
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_rready),
        .I2(axi_rvalid_reg_0),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_wready_i_1__0
       (.I0(axi_awv_awr_flag),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_wlast),
        .I3(axi_wready_reg_0),
        .O(axi_wready_i_1__0_n_0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1__0_n_0),
        .Q(axi_wready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[0]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[10]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[11]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[12]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[13]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[14]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[15]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[16]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[17]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[18]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[19]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[1]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[20]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[21]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[22]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[23]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[24]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[25]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[26]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[27]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[28]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[29]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[2]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[30]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[31]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[3]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[4]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[5]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[6]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[7]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[8]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[9]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI
   (axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    s01_axi_bvalid,
    s01_axi_rvalid,
    s01_axi_rdata,
    curr_stat,
    s01_axi_aclk,
    s01_axi_aresetn,
    s01_axi_wdata,
    s01_axi_awvalid,
    s01_axi_wvalid,
    s01_axi_bready,
    s01_axi_arvalid,
    s01_axi_rready,
    s01_axi_awaddr,
    s01_axi_araddr,
    s01_axi_wstrb);
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output s01_axi_bvalid;
  output s01_axi_rvalid;
  output [31:0]s01_axi_rdata;
  output [2:0]curr_stat;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input [31:0]s01_axi_wdata;
  input s01_axi_awvalid;
  input s01_axi_wvalid;
  input s01_axi_bready;
  input s01_axi_arvalid;
  input s01_axi_rready;
  input [2:0]s01_axi_awaddr;
  input [2:0]s01_axi_araddr;
  input [3:0]s01_axi_wstrb;

  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [4:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire \axi_awaddr[4]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1__0_n_0;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire axi_rvalid_i_1__0_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [2:0]curr_stat;
  wire [6:0]fifo_implication_in;
  wire fifo_rd_en_i_1_n_0;
  wire fifo_rd_en_reg_n_0;
  wire fifo_wr_en;
  wire implicationFIFO_n_0;
  wire implicationFIFO_n_1;
  wire implicationFIFO_n_2;
  wire implicationFIFO_n_3;
  wire implicationFIFO_n_4;
  wire implicationFIFO_n_5;
  wire implicationFIFO_n_6;
  wire implicationFIFO_n_7;
  wire implicationFIFO_n_8;
  wire op_code_read;
  wire [2:0]p_0_in;
  wire [31:0]reg_data_out;
  wire s01_axi_aclk;
  wire [2:0]s01_axi_araddr;
  wire s01_axi_aresetn;
  wire s01_axi_arvalid;
  wire [2:0]s01_axi_awaddr;
  wire s01_axi_awvalid;
  wire s01_axi_bready;
  wire s01_axi_bvalid;
  wire [31:0]s01_axi_rdata;
  wire s01_axi_rready;
  wire s01_axi_rvalid;
  wire [31:0]s01_axi_wdata;
  wire [3:0]s01_axi_wstrb;
  wire s01_axi_wvalid;
  wire [31:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:0]slv_reg4;
  wire [7:0]slv_reg5;
  wire [0:0]slv_reg6;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire topModule_n_0;
  wire topModule_n_10;
  wire topModule_n_11;
  wire topModule_n_12;
  wire topModule_n_13;
  wire topModule_n_14;
  wire topModule_n_15;
  wire topModule_n_16;
  wire topModule_n_17;
  wire topModule_n_18;
  wire topModule_n_19;
  wire topModule_n_2;
  wire topModule_n_20;
  wire topModule_n_21;
  wire topModule_n_22;
  wire topModule_n_23;
  wire topModule_n_24;
  wire topModule_n_25;
  wire topModule_n_26;
  wire topModule_n_27;
  wire topModule_n_28;
  wire topModule_n_29;
  wire topModule_n_3;
  wire topModule_n_30;
  wire topModule_n_31;
  wire topModule_n_32;
  wire topModule_n_33;
  wire topModule_n_34;
  wire topModule_n_35;
  wire topModule_n_36;
  wire topModule_n_37;
  wire topModule_n_38;
  wire topModule_n_4;
  wire topModule_n_5;
  wire topModule_n_6;
  wire topModule_n_7;
  wire topModule_n_8;
  wire topModule_n_9;

  LUT6 #(
    .INIT(64'hBFFF8CCC8CCC8CCC)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(aw_en_reg_n_0),
        .I2(s01_axi_wvalid),
        .I3(s01_axi_awvalid),
        .I4(s01_axi_bready),
        .I5(s01_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(topModule_n_34));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s01_axi_araddr[0]),
        .I1(s01_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s01_axi_araddr[1]),
        .I1(s01_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[4]_i_1 
       (.I0(s01_axi_araddr[2]),
        .I1(s01_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[4]),
        .O(\axi_araddr[4]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(topModule_n_34));
  FDRE \axi_araddr_reg[3] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(topModule_n_34));
  FDRE \axi_araddr_reg[4] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(axi_araddr[4]),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s01_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s01_axi_awaddr[0]),
        .I1(s01_axi_awvalid),
        .I2(s01_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s01_axi_awaddr[1]),
        .I1(s01_axi_awvalid),
        .I2(s01_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[4]_i_1 
       (.I0(s01_axi_awaddr[2]),
        .I1(s01_axi_awvalid),
        .I2(s01_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[2]),
        .O(\axi_awaddr[4]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(topModule_n_34));
  FDRE \axi_awaddr_reg[3] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(topModule_n_34));
  FDRE \axi_awaddr_reg[4] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(s01_axi_awvalid),
        .I1(s01_axi_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1__0
       (.I0(s01_axi_awvalid),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(s01_axi_wvalid),
        .I4(s01_axi_bready),
        .I5(s01_axi_bvalid),
        .O(axi_bvalid_i_1__0_n_0));
  FDRE axi_bvalid_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1__0_n_0),
        .Q(s01_axi_bvalid),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[0]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_3 
       (.I0(slv_reg6),
        .I1(axi_araddr[3]),
        .I2(slv_reg5[0]),
        .I3(axi_araddr[2]),
        .I4(slv_reg4[0]),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[10]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[10]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[10]_i_2_n_0 ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(slv_reg3[10]),
        .I1(slv_reg2[10]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[10]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[11]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[11]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[11]_i_2_n_0 ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(slv_reg3[11]),
        .I1(slv_reg2[11]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[11]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[11]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[12]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[12]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[12]_i_2_n_0 ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(slv_reg3[12]),
        .I1(slv_reg2[12]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[12]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[12]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[13]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[13]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[13]_i_2_n_0 ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(slv_reg3[13]),
        .I1(slv_reg2[13]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[13]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[13]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[14]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[14]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[14]_i_2_n_0 ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(slv_reg3[14]),
        .I1(slv_reg2[14]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[14]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[14]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[15]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[15]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[15]_i_2_n_0 ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(slv_reg3[15]),
        .I1(slv_reg2[15]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[15]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[15]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[16]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[16]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[16]_i_2_n_0 ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[16]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[16]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[17]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[17]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[17]_i_2_n_0 ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[17]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[17]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[18]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[18]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[18]_i_2_n_0 ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[18]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[18]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[19]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[19]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[19]_i_2_n_0 ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[19]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[19]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg4[1]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[1]_i_2_n_0 ),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(slv_reg3[1]),
        .I1(slv_reg2[1]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[1]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[20]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[20]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[20]_i_2_n_0 ),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[20]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[20]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[21]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[21]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[21]_i_2_n_0 ),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[21]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[21]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[22]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[22]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[22]_i_2_n_0 ),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[22]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[22]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[23]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[23]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[23]_i_2_n_0 ),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[23]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[23]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[24]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[24]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[24]_i_2_n_0 ),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[24]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[24]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[25]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[25]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[25]_i_2_n_0 ),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[25]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[25]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[26]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[26]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[26]_i_2_n_0 ),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[26]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[26]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[27]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[27]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[27]_i_2_n_0 ),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[27]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[27]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[28]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[28]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[28]_i_2_n_0 ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[28]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[28]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[29]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[29]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[29]_i_2_n_0 ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[29]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[29]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg4[2]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[2]_i_2_n_0 ),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(slv_reg3[2]),
        .I1(slv_reg2[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[2]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[2]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[30]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[30]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[30]_i_2_n_0 ),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[30]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[30]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s01_axi_rvalid),
        .I2(s01_axi_arvalid),
        .O(slv_reg_rden));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[31]_i_2 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[31]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[31]_i_3_n_0 ),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[31]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[31]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg4[3]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(slv_reg3[3]),
        .I1(slv_reg2[3]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[3]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg4[4]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[4]_i_2_n_0 ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(slv_reg3[4]),
        .I1(slv_reg2[4]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[4]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg4[5]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[5]_i_2_n_0 ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(slv_reg3[5]),
        .I1(slv_reg2[5]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[5]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg4[6]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[6]_i_2_n_0 ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(slv_reg3[6]),
        .I1(slv_reg2[6]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[6]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[6]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg4[7]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[7]_i_2_n_0 ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(slv_reg3[7]),
        .I1(slv_reg2[7]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[7]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[7]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[8]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[8]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[8]_i_2_n_0 ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(slv_reg3[8]),
        .I1(slv_reg2[8]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[8]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[8]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[9]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[9]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[9]_i_2_n_0 ),
        .O(reg_data_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(slv_reg3[9]),
        .I1(slv_reg2[9]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[9]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[9]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s01_axi_rdata[0]),
        .R(topModule_n_34));
  MUXF7 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(\axi_rdata[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[10] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s01_axi_rdata[10]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[11] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s01_axi_rdata[11]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[12] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s01_axi_rdata[12]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[13] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s01_axi_rdata[13]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[14] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s01_axi_rdata[14]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[15] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s01_axi_rdata[15]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[16] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s01_axi_rdata[16]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[17] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s01_axi_rdata[17]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[18] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s01_axi_rdata[18]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[19] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s01_axi_rdata[19]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[1] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s01_axi_rdata[1]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[20] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s01_axi_rdata[20]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[21] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s01_axi_rdata[21]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[22] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s01_axi_rdata[22]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[23] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s01_axi_rdata[23]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[24] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s01_axi_rdata[24]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[25] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s01_axi_rdata[25]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[26] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s01_axi_rdata[26]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[27] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s01_axi_rdata[27]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[28] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s01_axi_rdata[28]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[29] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s01_axi_rdata[29]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[2] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s01_axi_rdata[2]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[30] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s01_axi_rdata[30]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[31] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s01_axi_rdata[31]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[3] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s01_axi_rdata[3]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[4] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s01_axi_rdata[4]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[5] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s01_axi_rdata[5]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[6] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s01_axi_rdata[6]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[7] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s01_axi_rdata[7]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[8] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s01_axi_rdata[8]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[9] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s01_axi_rdata[9]),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1__0
       (.I0(s01_axi_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s01_axi_rvalid),
        .I3(s01_axi_rready),
        .O(axi_rvalid_i_1__0_n_0));
  FDRE axi_rvalid_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1__0_n_0),
        .Q(s01_axi_rvalid),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(s01_axi_awvalid),
        .I1(s01_axi_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'h22E2222222222222)) 
    fifo_rd_en_i_1
       (.I0(fifo_rd_en_reg_n_0),
        .I1(s01_axi_aresetn),
        .I2(slv_reg_rden),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(fifo_rd_en_i_1_n_0));
  FDRE fifo_rd_en_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(fifo_rd_en_i_1_n_0),
        .Q(fifo_rd_en_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO implicationFIFO
       (.D({implicationFIFO_n_0,implicationFIFO_n_1,implicationFIFO_n_2,implicationFIFO_n_3,implicationFIFO_n_4,implicationFIFO_n_5,implicationFIFO_n_6,implicationFIFO_n_7}),
        .E(implicationFIFO_n_8),
        .fifo_wr_en(fifo_wr_en),
        .implication_o(fifo_implication_in),
        .op_code_read(op_code_read),
        .\readCounter_reg[0]_0 (fifo_rd_en_reg_n_0),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\writeCounter_reg[0]_0 (topModule_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s01_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s01_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[31]_i_2 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s01_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_3 
       (.I0(s01_axi_awvalid),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(s01_axi_wvalid),
        .O(slv_reg_wren__2));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s01_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(topModule_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s01_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s01_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s01_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s01_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(topModule_n_34));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s01_axi_wstrb[1]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s01_axi_wstrb[2]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s01_axi_wstrb[3]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s01_axi_wstrb[0]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(topModule_n_34));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s01_axi_wstrb[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s01_axi_wstrb[2]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s01_axi_wstrb[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s01_axi_wstrb[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(topModule_n_34));
  FDRE \slv_reg4_reg[0] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_33),
        .Q(slv_reg4[0]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_23),
        .Q(slv_reg4[10]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_22),
        .Q(slv_reg4[11]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_21),
        .Q(slv_reg4[12]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_20),
        .Q(slv_reg4[13]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_19),
        .Q(slv_reg4[14]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_18),
        .Q(slv_reg4[15]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_17),
        .Q(slv_reg4[16]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_16),
        .Q(slv_reg4[17]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_15),
        .Q(slv_reg4[18]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_14),
        .Q(slv_reg4[19]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_32),
        .Q(slv_reg4[1]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_13),
        .Q(slv_reg4[20]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_12),
        .Q(slv_reg4[21]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_11),
        .Q(slv_reg4[22]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_10),
        .Q(slv_reg4[23]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_9),
        .Q(slv_reg4[24]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_8),
        .Q(slv_reg4[25]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_7),
        .Q(slv_reg4[26]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_6),
        .Q(slv_reg4[27]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_5),
        .Q(slv_reg4[28]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_4),
        .Q(slv_reg4[29]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_31),
        .Q(slv_reg4[2]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_3),
        .Q(slv_reg4[30]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_2),
        .Q(slv_reg4[31]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_30),
        .Q(slv_reg4[3]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_29),
        .Q(slv_reg4[4]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_28),
        .Q(slv_reg4[5]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_27),
        .Q(slv_reg4[6]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_26),
        .Q(slv_reg4[7]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_25),
        .Q(slv_reg4[8]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_24),
        .Q(slv_reg4[9]),
        .R(topModule_n_0));
  FDRE \slv_reg5_reg[0] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_7),
        .Q(slv_reg5[0]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[1] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_6),
        .Q(slv_reg5[1]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[2] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_5),
        .Q(slv_reg5[2]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[3] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_4),
        .Q(slv_reg5[3]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[4] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_3),
        .Q(slv_reg5[4]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[5] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_2),
        .Q(slv_reg5[5]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[6] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_1),
        .Q(slv_reg5[6]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[7] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_8),
        .D(implicationFIFO_n_0),
        .Q(slv_reg5[7]),
        .R(topModule_n_34));
  FDRE \slv_reg6_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implicationFIFO_n_8),
        .Q(slv_reg6),
        .R(topModule_n_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top topModule
       (.D({topModule_n_2,topModule_n_3,topModule_n_4,topModule_n_5,topModule_n_6,topModule_n_7,topModule_n_8,topModule_n_9,topModule_n_10,topModule_n_11,topModule_n_12,topModule_n_13,topModule_n_14,topModule_n_15,topModule_n_16,topModule_n_17,topModule_n_18,topModule_n_19,topModule_n_20,topModule_n_21,topModule_n_22,topModule_n_23,topModule_n_24,topModule_n_25,topModule_n_26,topModule_n_27,topModule_n_28,topModule_n_29,topModule_n_30,topModule_n_31,topModule_n_32,topModule_n_33}),
        .E({topModule_n_35,topModule_n_36,topModule_n_37,topModule_n_38}),
        .Q(slv_reg0[8:0]),
        .SR(topModule_n_0),
        .UNCONN_IN(slv_reg2[6:0]),
        .UNCONN_IN_0(slv_reg3[6:0]),
        .curr_stat(curr_stat),
        .fifo_wr_en(fifo_wr_en),
        .implication_o(fifo_implication_in),
        .op_code_read(op_code_read),
        .p_0_in(p_0_in),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_aresetn_0(topModule_n_34),
        .s01_axi_wdata(s01_axi_wdata),
        .s01_axi_wstrb(s01_axi_wstrb),
        .slv_reg_wren__2(slv_reg_wren__2),
        .\variable_1_id_reg[5] (slv_reg1[6:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule
   (\FSM_onehot_state_reg[5] ,
    \FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__2,
    \variable_1_assignment[1]_i_2__3_0 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[1]_0 ,
    clause_in_use_reg_0,
    D);
  output \FSM_onehot_state_reg[5] ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input [7:0]\variable_1_assignment_reg[0]_1 ;
  input clause_in_use_i_2__2;
  input [5:0]\variable_1_assignment[1]_i_2__3_0 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[1]_0 ;
  input clause_in_use_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire \FSM_onehot_state_reg[5] ;
  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use;
  wire clause_in_use0;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__2;
  wire clause_in_use_i_3__2_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire variable_1_assignment0;
  wire \variable_1_assignment[0]_i_1__126_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__3_0 ;
  wire \variable_1_assignment[1]_i_3__34_n_0 ;
  wire \variable_1_assignment[1]_i_4_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire [7:0]\variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__4_n_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use0),
        .I1(clause_in_use),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    clause_in_use_i_2__4
       (.I0(\variable_1_assignment_reg[0]_1 [3]),
        .I1(\variable_1_assignment_reg[0]_1 [2]),
        .I2(\variable_1_assignment_reg[0]_1 [7]),
        .I3(\variable_1_assignment_reg[0]_1 [6]),
        .I4(clause_in_use_i_3__2_n_0),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(clause_in_use0));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__2
       (.I0(\variable_1_assignment_reg[0]_1 [1]),
        .I1(\variable_1_assignment_reg[0]_1 [0]),
        .O(clause_in_use_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    clause_in_use_i_4
       (.I0(clause_in_use_i_2__2),
        .I1(\variable_1_assignment_reg[0]_1 [4]),
        .I2(\variable_1_assignment_reg[0]_1 [5]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_128
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__126 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(variable_1_assignment0),
        .I3(\FSM_onehot_state_reg[5] ),
        .I4(clause_in_use0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__126_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \variable_1_assignment[0]_i_2 
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .O(\FSM_onehot_state_reg[5] ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(variable_1_assignment0),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__3 
       (.I0(\variable_1_assignment[1]_i_3__34_n_0 ),
        .I1(\variable_1_assignment[1]_i_4_n_0 ),
        .O(variable_1_assignment0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__34 
       (.I0(\variable_1_assignment[1]_i_2__3_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__3_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_id_reg_n_0_[5] ),
        .I5(\variable_1_assignment[1]_i_2__3_0 [5]),
        .O(\variable_1_assignment[1]_i_3__34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4 
       (.I0(\variable_1_assignment[1]_i_2__3_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__3_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_id_reg_n_0_[2] ),
        .I5(\variable_1_assignment[1]_i_2__3_0 [2]),
        .O(\variable_1_assignment[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__126_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__4 
       (.I0(clause_in_use0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(D[0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(D[1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(D[2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(D[3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(D[4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(D[5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__4_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__4_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__4_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__3_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__125_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__4_0 ;
  wire \variable_1_assignment[1]_i_2__4_n_0 ;
  wire \variable_1_assignment[1]_i_3__35_n_0 ;
  wire \variable_1_assignment[1]_i_4__0_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__3_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__3_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    clause_in_use_i_2__3
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [0]),
        .I4(\variable_1_assignment_reg[0]_3 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_127
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__125 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__4_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__3_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__125_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__4_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__3_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__4 
       (.I0(\variable_1_assignment[1]_i_3__35_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__0_n_0 ),
        .O(\variable_1_assignment[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__35 
       (.I0(\variable_1_assignment[1]_i_2__4_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__4_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__4_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__0 
       (.I0(\variable_1_assignment[1]_i_2__4_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__4_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__4_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__125_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__3 
       (.I0(clause_in_use_i_2__3_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__3_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__5_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__5_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__124_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__5_0 ;
  wire \variable_1_assignment[1]_i_2__5_n_0 ;
  wire \variable_1_assignment[1]_i_3__36_n_0 ;
  wire \variable_1_assignment[1]_i_4__1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clause_in_use_i_2
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_126
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__124 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__5_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__124_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__5_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__5 
       (.I0(\variable_1_assignment[1]_i_3__36_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__1_n_0 ),
        .O(\variable_1_assignment[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__36 
       (.I0(\variable_1_assignment[1]_i_2__5_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__5_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__5_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__1 
       (.I0(\variable_1_assignment[1]_i_2__5_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__5_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__5_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__124_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1 
       (.I0(clause_in_use_i_2_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__32_0,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__14_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]clause_in_use_i_2__32_0;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__14_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [5:0]clause_in_use_i_2__32_0;
  wire clause_in_use_i_2__32_n_0;
  wire clause_in_use_i_3__5_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__115_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__14_0 ;
  wire \variable_1_assignment[1]_i_2__14_n_0 ;
  wire \variable_1_assignment[1]_i_3__43_n_0 ;
  wire \variable_1_assignment[1]_i_4__10_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__43_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__32_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    clause_in_use_i_2__32
       (.I0(clause_in_use_i_2__32_0[2]),
        .I1(clause_in_use_i_2__32_0[4]),
        .I2(clause_in_use_i_2__32_0[0]),
        .I3(clause_in_use_i_2__32_0[3]),
        .I4(clause_in_use_i_3__5_n_0),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(clause_in_use_i_2__32_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    clause_in_use_i_3__5
       (.I0(clause_in_use_i_2__32_0[5]),
        .I1(clause_in_use_i_2__32_0[1]),
        .O(clause_in_use_i_3__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_117
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__115 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__14_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__32_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__115_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__14_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__32_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__14 
       (.I0(\variable_1_assignment[1]_i_3__43_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__10_n_0 ),
        .O(\variable_1_assignment[1]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__43 
       (.I0(\variable_1_assignment[1]_i_2__14_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__14_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__14_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__43_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__10 
       (.I0(\variable_1_assignment[1]_i_2__14_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__14_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__14_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__115_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__43 
       (.I0(clause_in_use_i_2__32_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__43_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__43_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized100
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__100_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    D);
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__100_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__25_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__25_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__100_0 ;
  wire \variable_1_assignment[1]_i_2__100_n_0 ;
  wire \variable_1_assignment[1]_i_3__109_n_0 ;
  wire \variable_1_assignment[1]_i_4__100_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__35_n_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__25_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__25
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_2 [2]),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_27
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__25 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__100_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__25_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__25_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__100_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__25_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__100 
       (.I0(\variable_1_assignment[1]_i_3__109_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__100_n_0 ),
        .O(\variable_1_assignment[1]_i_2__100_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__109 
       (.I0(\variable_1_assignment[1]_i_2__100_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__100_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__100_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__109_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__100 
       (.I0(\variable_1_assignment[1]_i_2__100_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__100_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__100_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__100_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__25_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__35 
       (.I0(clause_in_use_i_2__25_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__35_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(D[0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(D[1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(D[2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(D[3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(D[4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(D[5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__35_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized101
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__101_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__101_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__48_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__24_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__101_0 ;
  wire \variable_1_assignment[1]_i_2__101_n_0 ;
  wire \variable_1_assignment[1]_i_3__110_n_0 ;
  wire \variable_1_assignment[1]_i_4__101_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__64_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__48_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    clause_in_use_i_2__48
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__48_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_26
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__24 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__101_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__48_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__101_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__48_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__101 
       (.I0(\variable_1_assignment[1]_i_3__110_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__101_n_0 ),
        .O(\variable_1_assignment[1]_i_2__101_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__110 
       (.I0(\variable_1_assignment[1]_i_2__101_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__101_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__101_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__110_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__101 
       (.I0(\variable_1_assignment[1]_i_2__101_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__101_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__101_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__101_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__24_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__64 
       (.I0(clause_in_use_i_2__48_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__64_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__64_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized102
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__102_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__102_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__87_n_0;
  wire clause_in_use_i_3__14_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__23_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__102_0 ;
  wire \variable_1_assignment[1]_i_2__102_n_0 ;
  wire \variable_1_assignment[1]_i_3__111_n_0 ;
  wire \variable_1_assignment[1]_i_4__102_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [7:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__113_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__87_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    clause_in_use_i_2__87
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [7]),
        .I2(\variable_1_assignment_reg[0]_2 [4]),
        .I3(\variable_1_assignment_reg[0]_2 [5]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(clause_in_use_i_3__14_n_0),
        .O(clause_in_use_i_2__87_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    clause_in_use_i_3__14
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [1]),
        .I3(\variable_1_assignment_reg[0]_2 [6]),
        .O(clause_in_use_i_3__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_25
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__23 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__102_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__87_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__102_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__87_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__102 
       (.I0(\variable_1_assignment[1]_i_3__111_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__102_n_0 ),
        .O(\variable_1_assignment[1]_i_2__102_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__111 
       (.I0(\variable_1_assignment[1]_i_2__102_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__102_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__102_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__111_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__102 
       (.I0(\variable_1_assignment[1]_i_2__102_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__102_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__102_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__102_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__23_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__113 
       (.I0(clause_in_use_i_2__87_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__113_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__113_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized103
   (\slv_reg0_reg[2] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment[1]_i_2__103_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[2] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input clause_in_use_reg_1;
  input [5:0]\variable_1_assignment[1]_i_2__103_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[0]_i_1__22_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__103_0 ;
  wire \variable_1_assignment[1]_i_2__103_n_0 ;
  wire \variable_1_assignment[1]_i_3__14_n_0 ;
  wire \variable_1_assignment[1]_i_4__103_n_0 ;
  wire \variable_1_assignment[1]_i_5__29_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__60_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[2]),
        .I3(clause_in_use_reg_0[4]),
        .I4(clause_in_use_reg_0[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    clause_in_use_i_2__44
       (.I0(clause_in_use_reg_0[0]),
        .I1(clause_in_use_reg_0[7]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_0[5]),
        .I4(clause_in_use_reg_0[6]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_24
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__22 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__103_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__14_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__103_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__14_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__103 
       (.I0(\variable_1_assignment[1]_i_4__103_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__29_n_0 ),
        .O(\variable_1_assignment[1]_i_2__103_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \variable_1_assignment[1]_i_3__14 
       (.I0(clause_in_use_reg_0[1]),
        .I1(clause_in_use_reg_0[4]),
        .I2(clause_in_use_reg_0[2]),
        .I3(clause_in_use_reg_0[3]),
        .I4(\slv_reg0_reg[2] ),
        .O(\variable_1_assignment[1]_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__103 
       (.I0(\variable_1_assignment[1]_i_2__103_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__103_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__103_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__103_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__29 
       (.I0(\variable_1_assignment[1]_i_2__103_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__103_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__103_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__22_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \variable_1_id[5]_i_1__60 
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[2]),
        .I3(clause_in_use_reg_0[4]),
        .I4(clause_in_use_reg_0[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__60_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__60_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized104
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__104_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__104_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__19_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__21_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__104_0 ;
  wire \variable_1_assignment[1]_i_2__104_n_0 ;
  wire \variable_1_assignment[1]_i_3__112_n_0 ;
  wire \variable_1_assignment[1]_i_4__104_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__29_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__19_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__19
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_2 [2]),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_23
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__21 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__104_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__19_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__104_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__19_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__104 
       (.I0(\variable_1_assignment[1]_i_3__112_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__104_n_0 ),
        .O(\variable_1_assignment[1]_i_2__104_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__112 
       (.I0(\variable_1_assignment[1]_i_2__104_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__104_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__104_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__112_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__104 
       (.I0(\variable_1_assignment[1]_i_2__104_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__104_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__104_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__104_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__21_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__29 
       (.I0(clause_in_use_i_2__19_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__29_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized105
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__105_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__105_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__20_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__105_0 ;
  wire \variable_1_assignment[1]_i_2__105_n_0 ;
  wire \variable_1_assignment[1]_i_3__13_n_0 ;
  wire \variable_1_assignment[1]_i_4__105_n_0 ;
  wire \variable_1_assignment[1]_i_5__30_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__59_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_22
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__20 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__105_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__13_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__105_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__13_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__105 
       (.I0(\variable_1_assignment[1]_i_4__105_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__30_n_0 ),
        .O(\variable_1_assignment[1]_i_2__105_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \variable_1_assignment[1]_i_3__13 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__105 
       (.I0(\variable_1_assignment[1]_i_2__105_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__105_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__105_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__105_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__30 
       (.I0(\variable_1_assignment[1]_i_2__105_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__105_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__105_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__20_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__59 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__59_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__59_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized106
   (\slv_reg0_reg[7] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment[1]_i_2__106_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[7] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input clause_in_use_reg_1;
  input [5:0]\variable_1_assignment[1]_i_2__106_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[0]_i_1__19_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__106_0 ;
  wire \variable_1_assignment[1]_i_2__106_n_0 ;
  wire \variable_1_assignment[1]_i_3__33_n_0 ;
  wire \variable_1_assignment[1]_i_4__106_n_0 ;
  wire \variable_1_assignment[1]_i_5__31_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__126_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_0[1]),
        .I2(clause_in_use_reg_0[6]),
        .I3(clause_in_use_reg_0[3]),
        .I4(clause_in_use_reg_0[4]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    clause_in_use_i_2__98
       (.I0(clause_in_use_reg_0[5]),
        .I1(clause_in_use_reg_0[0]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_0[7]),
        .I4(clause_in_use_reg_0[2]),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_21
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__19 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__106_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__33_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__106_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__33_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__106 
       (.I0(\variable_1_assignment[1]_i_4__106_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__31_n_0 ),
        .O(\variable_1_assignment[1]_i_2__106_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \variable_1_assignment[1]_i_3__33 
       (.I0(clause_in_use_reg_0[4]),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[6]),
        .I3(clause_in_use_reg_0[1]),
        .I4(\slv_reg0_reg[7] ),
        .O(\variable_1_assignment[1]_i_3__33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__106 
       (.I0(\variable_1_assignment[1]_i_2__106_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__106_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__106_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__106_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__31 
       (.I0(\variable_1_assignment[1]_i_2__106_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__106_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__106_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__19_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \variable_1_id[5]_i_1__126 
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_0[1]),
        .I2(clause_in_use_reg_0[6]),
        .I3(clause_in_use_reg_0[3]),
        .I4(clause_in_use_reg_0[4]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__126_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__126_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized107
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__107_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__107_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__18_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__107_0 ;
  wire \variable_1_assignment[1]_i_2__107_n_0 ;
  wire \variable_1_assignment[1]_i_3__12_n_0 ;
  wire \variable_1_assignment[1]_i_4__107_n_0 ;
  wire \variable_1_assignment[1]_i_5__32_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__58_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_20
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__18 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__107_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__12_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__107_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__12_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__107 
       (.I0(\variable_1_assignment[1]_i_4__107_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__32_n_0 ),
        .O(\variable_1_assignment[1]_i_2__107_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \variable_1_assignment[1]_i_3__12 
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__107 
       (.I0(\variable_1_assignment[1]_i_2__107_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__107_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__107_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__107_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__32 
       (.I0(\variable_1_assignment[1]_i_2__107_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__107_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__107_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__32_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__18_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \variable_1_id[5]_i_1__58 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__58_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__58_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized108
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__108_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__108_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__22_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__17_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__108_0 ;
  wire \variable_1_assignment[1]_i_2__108_n_0 ;
  wire \variable_1_assignment[1]_i_3__113_n_0 ;
  wire \variable_1_assignment[1]_i_4__108_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__32_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__22_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    clause_in_use_i_2__22
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_2 [2]),
        .O(clause_in_use_i_2__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_19
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__17 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__108_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__22_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__108_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__22_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__108 
       (.I0(\variable_1_assignment[1]_i_3__113_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__108_n_0 ),
        .O(\variable_1_assignment[1]_i_2__108_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__113 
       (.I0(\variable_1_assignment[1]_i_2__108_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__108_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__108_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__113_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__108 
       (.I0(\variable_1_assignment[1]_i_2__108_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__108_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__108_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__108_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__17_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__32 
       (.I0(clause_in_use_i_2__22_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__32_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__32_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized109
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__109_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__109_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__43_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__16_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__109_0 ;
  wire \variable_1_assignment[1]_i_2__109_n_0 ;
  wire \variable_1_assignment[1]_i_3__114_n_0 ;
  wire \variable_1_assignment[1]_i_4__109_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__54_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__43_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    clause_in_use_i_2__43
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_2 [3]),
        .O(clause_in_use_i_2__43_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_18
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__16 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__109_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__43_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__109_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__43_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__109 
       (.I0(\variable_1_assignment[1]_i_3__114_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__109_n_0 ),
        .O(\variable_1_assignment[1]_i_2__109_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__114 
       (.I0(\variable_1_assignment[1]_i_2__109_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__109_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__109_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__114_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__109 
       (.I0(\variable_1_assignment[1]_i_2__109_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__109_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__109_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__109_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__16_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__54 
       (.I0(clause_in_use_i_2__43_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__54_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__54_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11
   (\FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    \variable_1_assignment_reg[0]_0 ,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    clause_in_use_reg_2,
    \variable_1_assignment[1]_i_2__15_0 ,
    clause_in_use_reg_3,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [5:0]\variable_1_assignment_reg[0]_0 ;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input clause_in_use_reg_2;
  input [5:0]\variable_1_assignment[1]_i_2__15_0 ;
  input clause_in_use_reg_3;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__114_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__15_0 ;
  wire \variable_1_assignment[1]_i_2__15_n_0 ;
  wire \variable_1_assignment[1]_i_3__6_n_0 ;
  wire \variable_1_assignment[1]_i_4__11_n_0 ;
  wire \variable_1_assignment[1]_i_5__1_n_0 ;
  wire [5:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__25_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    clause_in_use_i_1
       (.I0(\variable_1_assignment_reg[0]_0 [0]),
        .I1(\variable_1_assignment_reg[0]_0 [1]),
        .I2(clause_in_use_reg_0),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    clause_in_use_i_2__55
       (.I0(clause_in_use_reg_2),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(\variable_1_assignment_reg[0]_0 [4]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_116
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__114 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__15_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__6_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__114_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__15_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__6_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__15 
       (.I0(\variable_1_assignment[1]_i_4__11_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__1_n_0 ),
        .O(\variable_1_assignment[1]_i_2__15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \variable_1_assignment[1]_i_3__6 
       (.I0(clause_in_use_reg_1),
        .I1(\FSM_onehot_state_reg[6] ),
        .I2(\variable_1_assignment_reg[0]_0 [3]),
        .I3(\variable_1_assignment_reg[0]_0 [5]),
        .I4(\variable_1_assignment_reg[0]_0 [1]),
        .I5(\variable_1_assignment_reg[0]_0 [0]),
        .O(\variable_1_assignment[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__11 
       (.I0(\variable_1_assignment[1]_i_2__15_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__15_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__15_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__1 
       (.I0(\variable_1_assignment[1]_i_2__15_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__15_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__15_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__114_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \variable_1_id[5]_i_1__25 
       (.I0(\variable_1_assignment_reg[0]_0 [0]),
        .I1(\variable_1_assignment_reg[0]_0 [1]),
        .I2(clause_in_use_reg_0),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__25_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized110
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    clause_in_use_i_2__56_0,
    \variable_1_assignment[1]_i_2__110_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment_reg[0]_3 ;
  input clause_in_use_i_2__56_0;
  input [5:0]\variable_1_assignment[1]_i_2__110_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__56_0;
  wire clause_in_use_i_2__56_n_0;
  wire clause_in_use_i_3__27_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__15_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__110_0 ;
  wire \variable_1_assignment[1]_i_2__110_n_0 ;
  wire \variable_1_assignment[1]_i_3__115_n_0 ;
  wire \variable_1_assignment[1]_i_4__110_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [5:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__73_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__56_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__56
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [5]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [0]),
        .I4(\variable_1_assignment_reg[0]_3 [1]),
        .I5(clause_in_use_i_3__27_n_0),
        .O(clause_in_use_i_2__56_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    clause_in_use_i_3__27
       (.I0(clause_in_use_i_2__56_0),
        .I1(\variable_1_assignment_reg[0]_3 [3]),
        .I2(\variable_1_assignment_reg[0]_3 [4]),
        .O(clause_in_use_i_3__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_17
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__15 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__110_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__56_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__110_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__56_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__110 
       (.I0(\variable_1_assignment[1]_i_3__115_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__110_n_0 ),
        .O(\variable_1_assignment[1]_i_2__110_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__115 
       (.I0(\variable_1_assignment[1]_i_2__110_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__110_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__110_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__115_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__110 
       (.I0(\variable_1_assignment[1]_i_2__110_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__110_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__110_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__110_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__15_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__73 
       (.I0(clause_in_use_i_2__56_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__73_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__73_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized111
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__111_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__111_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__14_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__111_0 ;
  wire \variable_1_assignment[1]_i_2__111_n_0 ;
  wire \variable_1_assignment[1]_i_3__11_n_0 ;
  wire \variable_1_assignment[1]_i_4__111_n_0 ;
  wire \variable_1_assignment[1]_i_5__33_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__57_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_16
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__14 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__111_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__11_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__111_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__11_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__111 
       (.I0(\variable_1_assignment[1]_i_4__111_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__33_n_0 ),
        .O(\variable_1_assignment[1]_i_2__111_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \variable_1_assignment[1]_i_3__11 
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__111 
       (.I0(\variable_1_assignment[1]_i_2__111_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__111_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__111_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__111_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__33 
       (.I0(\variable_1_assignment[1]_i_2__111_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__111_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__111_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__33_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__14_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \variable_1_id[5]_i_1__57 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__57_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__57_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized112
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[0]_0 ,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__112_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__112_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__13_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__112_0 ;
  wire \variable_1_assignment[1]_i_2__112_n_0 ;
  wire \variable_1_assignment[1]_i_3__4_n_0 ;
  wire \variable_1_assignment[1]_i_4__112_n_0 ;
  wire \variable_1_assignment[1]_i_5__34_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__16_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF0080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_0 [1]),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(clause_in_use_reg_1),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_15
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__13 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__112_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__4_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__112_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__4_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__112 
       (.I0(\variable_1_assignment[1]_i_4__112_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__34_n_0 ),
        .O(\variable_1_assignment[1]_i_2__112_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \variable_1_assignment[1]_i_3__4 
       (.I0(clause_in_use_reg_1),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(\variable_1_assignment_reg[0]_0 [1]),
        .I3(\variable_1_assignment_reg[0]_0 [3]),
        .I4(\variable_1_assignment_reg[0]_0 [0]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__112 
       (.I0(\variable_1_assignment[1]_i_2__112_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__112_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__112_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__112_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__34 
       (.I0(\variable_1_assignment[1]_i_2__112_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__112_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__112_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__34_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__13_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \variable_1_id[5]_i_1__16 
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_0 [1]),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(clause_in_use_reg_1),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__16_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized113
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__113_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__113_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__9_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__12_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__113_0 ;
  wire \variable_1_assignment[1]_i_2__113_n_0 ;
  wire \variable_1_assignment[1]_i_3__116_n_0 ;
  wire \variable_1_assignment[1]_i_4__113_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__14_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__9_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    clause_in_use_i_2__9
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_14
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__12 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__113_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__9_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__113_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__9_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__113 
       (.I0(\variable_1_assignment[1]_i_3__116_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__113_n_0 ),
        .O(\variable_1_assignment[1]_i_2__113_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__116 
       (.I0(\variable_1_assignment[1]_i_2__113_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__113_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__113_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__116_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__113 
       (.I0(\variable_1_assignment[1]_i_2__113_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__113_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__113_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__113_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__12_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__14 
       (.I0(clause_in_use_i_2__9_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__14_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized114
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__114_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__114_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__11_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__114_0 ;
  wire \variable_1_assignment[1]_i_2__114_n_0 ;
  wire \variable_1_assignment[1]_i_3__32_n_0 ;
  wire \variable_1_assignment[1]_i_4__114_n_0 ;
  wire \variable_1_assignment[1]_i_5__35_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__125_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_13
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__11 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__114_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__32_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__114_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__32_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__114 
       (.I0(\variable_1_assignment[1]_i_4__114_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__35_n_0 ),
        .O(\variable_1_assignment[1]_i_2__114_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \variable_1_assignment[1]_i_3__32 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__114 
       (.I0(\variable_1_assignment[1]_i_2__114_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__114_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__114_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__114_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__35 
       (.I0(\variable_1_assignment[1]_i_2__114_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__114_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__114_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__35_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__11_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \variable_1_id[5]_i_1__125 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__125_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__125_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized115
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__115_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__115_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__10_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__115_0 ;
  wire \variable_1_assignment[1]_i_2__115_n_0 ;
  wire \variable_1_assignment[1]_i_3__10_n_0 ;
  wire \variable_1_assignment[1]_i_4__115_n_0 ;
  wire \variable_1_assignment[1]_i_5__36_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__56_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_12
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__10 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__115_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__10_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__115_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__10_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__115 
       (.I0(\variable_1_assignment[1]_i_4__115_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__36_n_0 ),
        .O(\variable_1_assignment[1]_i_2__115_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \variable_1_assignment[1]_i_3__10 
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__115 
       (.I0(\variable_1_assignment[1]_i_2__115_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__115_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__115_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__115_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__36 
       (.I0(\variable_1_assignment[1]_i_2__115_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__115_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__115_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__36_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__10_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__56 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__56_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__56_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized116
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__116_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__116_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__21_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__9_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__116_0 ;
  wire \variable_1_assignment[1]_i_2__116_n_0 ;
  wire \variable_1_assignment[1]_i_3__117_n_0 ;
  wire \variable_1_assignment[1]_i_4__116_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__31_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__21_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    clause_in_use_i_2__21
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_2 [2]),
        .O(clause_in_use_i_2__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_11
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__9 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__116_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__21_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__116_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__21_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__116 
       (.I0(\variable_1_assignment[1]_i_3__117_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__116_n_0 ),
        .O(\variable_1_assignment[1]_i_2__116_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__117 
       (.I0(\variable_1_assignment[1]_i_2__116_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__116_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__116_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__117_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__116 
       (.I0(\variable_1_assignment[1]_i_2__116_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__116_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__116_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__116_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__9_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__31 
       (.I0(clause_in_use_i_2__21_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__31_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized117
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__117_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__117_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__42_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__8_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__117_0 ;
  wire \variable_1_assignment[1]_i_2__117_n_0 ;
  wire \variable_1_assignment[1]_i_3__118_n_0 ;
  wire \variable_1_assignment[1]_i_4__117_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__53_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__42_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    clause_in_use_i_2__42
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_2 [3]),
        .O(clause_in_use_i_2__42_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_10
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__8 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__117_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__42_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__117_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__42_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__117 
       (.I0(\variable_1_assignment[1]_i_3__118_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__117_n_0 ),
        .O(\variable_1_assignment[1]_i_2__117_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__118 
       (.I0(\variable_1_assignment[1]_i_2__117_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__117_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__117_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__118_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__117 
       (.I0(\variable_1_assignment[1]_i_2__117_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__117_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__117_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__117_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__8_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__53 
       (.I0(clause_in_use_i_2__42_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__53_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__53_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized118
   (\slv_reg0_reg[2] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__118_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[2] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__118_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__58_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[0]_i_1__7_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__118_0 ;
  wire \variable_1_assignment[1]_i_2__118_n_0 ;
  wire \variable_1_assignment[1]_i_3__119_n_0 ;
  wire \variable_1_assignment[1]_i_4__118_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [7:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__75_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__58_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    clause_in_use_i_2__58
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [7]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_2 [5]),
        .I5(\slv_reg0_reg[2] ),
        .O(clause_in_use_i_2__58_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    clause_in_use_i_3__8
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [4]),
        .I3(\variable_1_assignment_reg[0]_2 [6]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_9
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__7 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__118_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__58_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__118_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__58_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__118 
       (.I0(\variable_1_assignment[1]_i_3__119_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__118_n_0 ),
        .O(\variable_1_assignment[1]_i_2__118_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__119 
       (.I0(\variable_1_assignment[1]_i_2__118_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__118_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__118_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__119_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__118 
       (.I0(\variable_1_assignment[1]_i_2__118_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__118_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__118_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__118_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__7_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__75 
       (.I0(clause_in_use_i_2__58_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__75_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__75_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized119
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__119_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__119_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__6_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__119_0 ;
  wire \variable_1_assignment[1]_i_2__119_n_0 ;
  wire \variable_1_assignment[1]_i_3__9_n_0 ;
  wire \variable_1_assignment[1]_i_4__119_n_0 ;
  wire \variable_1_assignment[1]_i_5__37_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__55_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_8
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__6 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__119_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__9_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__119_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__9_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__119 
       (.I0(\variable_1_assignment[1]_i_4__119_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__37_n_0 ),
        .O(\variable_1_assignment[1]_i_2__119_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \variable_1_assignment[1]_i_3__9 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__119 
       (.I0(\variable_1_assignment[1]_i_2__119_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__119_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__119_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__119_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__37 
       (.I0(\variable_1_assignment[1]_i_2__119_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__119_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__119_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__37_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__6_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__55 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__55_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__55_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__65_0,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__16_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__65_0;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__16_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_i_2__65_0;
  wire clause_in_use_i_2__65_n_0;
  wire clause_in_use_i_3__10_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__113_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__16_0 ;
  wire \variable_1_assignment[1]_i_2__16_n_0 ;
  wire \variable_1_assignment[1]_i_3__44_n_0 ;
  wire \variable_1_assignment[1]_i_4__12_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__83_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__65_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    clause_in_use_i_2__65
       (.I0(clause_in_use_i_2__65_0[3]),
        .I1(clause_in_use_i_2__65_0[0]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(clause_in_use_i_2__65_0[2]),
        .I4(clause_in_use_i_2__65_0[6]),
        .I5(clause_in_use_i_3__10_n_0),
        .O(clause_in_use_i_2__65_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__10
       (.I0(clause_in_use_i_2__65_0[4]),
        .I1(clause_in_use_i_2__65_0[1]),
        .I2(clause_in_use_i_2__65_0[7]),
        .I3(clause_in_use_i_2__65_0[5]),
        .O(clause_in_use_i_3__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_115
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__113 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__16_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__65_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__113_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__16_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__65_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__16 
       (.I0(\variable_1_assignment[1]_i_3__44_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__12_n_0 ),
        .O(\variable_1_assignment[1]_i_2__16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__44 
       (.I0(\variable_1_assignment[1]_i_2__16_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__16_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__16_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__44_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__12 
       (.I0(\variable_1_assignment[1]_i_2__16_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__16_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__16_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__113_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__83 
       (.I0(clause_in_use_i_2__65_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__83_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__83_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized120
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__120_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__120_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__18_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__5_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__120_0 ;
  wire \variable_1_assignment[1]_i_2__120_n_0 ;
  wire \variable_1_assignment[1]_i_3__120_n_0 ;
  wire \variable_1_assignment[1]_i_4__120_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__28_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__18_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    clause_in_use_i_2__18
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [1]),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_7
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__5 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__120_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__18_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__120_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__18_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__120 
       (.I0(\variable_1_assignment[1]_i_3__120_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__120_n_0 ),
        .O(\variable_1_assignment[1]_i_2__120_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__120 
       (.I0(\variable_1_assignment[1]_i_2__120_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__120_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__120_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__120_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__120 
       (.I0(\variable_1_assignment[1]_i_2__120_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__120_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__120_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__120_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__5_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__28 
       (.I0(clause_in_use_i_2__18_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__28_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__28_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized121
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__121_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__121_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__41_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__4_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__121_0 ;
  wire \variable_1_assignment[1]_i_2__121_n_0 ;
  wire \variable_1_assignment[1]_i_3__121_n_0 ;
  wire \variable_1_assignment[1]_i_4__121_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__52_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__41_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    clause_in_use_i_2__41
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [0]),
        .I3(\variable_1_assignment_reg[0]_3 [2]),
        .I4(\variable_1_assignment_reg[0]_3 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__41_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_6
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__4 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__121_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__41_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__121_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__41_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__121 
       (.I0(\variable_1_assignment[1]_i_3__121_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__121_n_0 ),
        .O(\variable_1_assignment[1]_i_2__121_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__121 
       (.I0(\variable_1_assignment[1]_i_2__121_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__121_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__121_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__121_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__121 
       (.I0(\variable_1_assignment[1]_i_2__121_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__121_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__121_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__121_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__4_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__52 
       (.I0(clause_in_use_i_2__41_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__52_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__52_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized122
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__122_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__122_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__57_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__3_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__122_0 ;
  wire \variable_1_assignment[1]_i_2__122_n_0 ;
  wire \variable_1_assignment[1]_i_3__122_n_0 ;
  wire \variable_1_assignment[1]_i_4__122_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__74_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__57_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    clause_in_use_i_2__57
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_2 [2]),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__57_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_5
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__3 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__122_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__57_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__122_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__57_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__122 
       (.I0(\variable_1_assignment[1]_i_3__122_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__122_n_0 ),
        .O(\variable_1_assignment[1]_i_2__122_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__122 
       (.I0(\variable_1_assignment[1]_i_2__122_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__122_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__122_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__122_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__122 
       (.I0(\variable_1_assignment[1]_i_2__122_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__122_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__122_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__122_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__3_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__74 
       (.I0(clause_in_use_i_2__57_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__74_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__74_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized123
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__123_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__123_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__40_n_0;
  wire clause_in_use_i_3__25_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__2_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__123_0 ;
  wire \variable_1_assignment[1]_i_2__123_n_0 ;
  wire \variable_1_assignment[1]_i_3__123_n_0 ;
  wire \variable_1_assignment[1]_i_4__123_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [5:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__51_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__40_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    clause_in_use_i_2__40
       (.I0(\variable_1_assignment_reg[0]_2 [5]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(clause_in_use_i_3__25_n_0),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(clause_in_use_i_2__40_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__25
       (.I0(\variable_1_assignment_reg[0]_2 [4]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .O(clause_in_use_i_3__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_4
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__2 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__123_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__40_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__123_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__40_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__123 
       (.I0(\variable_1_assignment[1]_i_3__123_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__123_n_0 ),
        .O(\variable_1_assignment[1]_i_2__123_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__123 
       (.I0(\variable_1_assignment[1]_i_2__123_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__123_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__123_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__123_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__123 
       (.I0(\variable_1_assignment[1]_i_2__123_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__123_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__123_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__123_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__2_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__51 
       (.I0(clause_in_use_i_2__40_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__51_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__51_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized124
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__124_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__124_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__17_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__1_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__124_0 ;
  wire \variable_1_assignment[1]_i_2__124_n_0 ;
  wire \variable_1_assignment[1]_i_3__124_n_0 ;
  wire \variable_1_assignment[1]_i_4__124_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__27_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__17_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__17
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_3
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__1 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__124_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__17_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__124_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__17_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__124 
       (.I0(\variable_1_assignment[1]_i_3__124_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__124_n_0 ),
        .O(\variable_1_assignment[1]_i_2__124_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__124 
       (.I0(\variable_1_assignment[1]_i_2__124_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__124_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__124_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__124_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__124 
       (.I0(\variable_1_assignment[1]_i_2__124_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__124_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__124_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__124_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__27 
       (.I0(clause_in_use_i_2__17_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__27_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized125
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__125_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__125_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__39_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__0_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__125_0 ;
  wire \variable_1_assignment[1]_i_2__125_n_0 ;
  wire \variable_1_assignment[1]_i_3__125_n_0 ;
  wire \variable_1_assignment[1]_i_4__125_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__50_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__39_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    clause_in_use_i_2__39
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [2]),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__39_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_2
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__0 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__125_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__39_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__125_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__39_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__125 
       (.I0(\variable_1_assignment[1]_i_3__125_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__125_n_0 ),
        .O(\variable_1_assignment[1]_i_2__125_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__125 
       (.I0(\variable_1_assignment[1]_i_2__125_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__125_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__125_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__125_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__125 
       (.I0(\variable_1_assignment[1]_i_2__125_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__125_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__125_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__125_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__0_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__50 
       (.I0(clause_in_use_i_2__39_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__50_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__50_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized126
   (s01_axi_aresetn_0,
    \FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    clause_in_use_i_2__31,
    \variable_1_assignment[1]_i_2__126_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output s01_axi_aresetn_0;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input clause_in_use_i_2__31;
  input [5:0]\variable_1_assignment[1]_i_2__126_0 ;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__31;
  wire clause_in_use_i_2__92_n_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire s01_axi_aresetn_0;
  wire \variable_1_assignment[0]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__126_0 ;
  wire \variable_1_assignment[1]_i_2__126_n_0 ;
  wire \variable_1_assignment[1]_i_3__126_n_0 ;
  wire \variable_1_assignment[1]_i_4__126_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [5:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__119_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1__0
       (.I0(s01_axi_aresetn),
        .O(s01_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__92_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    clause_in_use_i_2__92
       (.I0(\variable_1_assignment_reg[0]_2 [4]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [5]),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(clause_in_use_i_2__92_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    clause_in_use_i_3__24
       (.I0(clause_in_use_i_2__31),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [3]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(s01_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_1
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__126_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__92_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__126_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__92_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__126 
       (.I0(\variable_1_assignment[1]_i_3__126_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__126_n_0 ),
        .O(\variable_1_assignment[1]_i_2__126_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__126 
       (.I0(\variable_1_assignment[1]_i_2__126_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__126_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__126_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__126_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__126 
       (.I0(\variable_1_assignment[1]_i_2__126_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__126_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__126_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__126_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__119 
       (.I0(clause_in_use_i_2__92_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__119_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__119_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__17_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [3:0]\variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__17_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__36_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__112_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__17_0 ;
  wire \variable_1_assignment[1]_i_2__17_n_0 ;
  wire \variable_1_assignment[1]_i_3__45_n_0 ;
  wire \variable_1_assignment[1]_i_4__13_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire [3:0]\variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__48_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__36_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    clause_in_use_i_2__36
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 ),
        .I2(\variable_1_assignment_reg[0]_4 [2]),
        .I3(\variable_1_assignment_reg[0]_4 [3]),
        .I4(\variable_1_assignment_reg[0]_4 [0]),
        .I5(\variable_1_assignment_reg[0]_4 [1]),
        .O(clause_in_use_i_2__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_114
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__112 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__17_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__36_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__112_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__17_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__36_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__17 
       (.I0(\variable_1_assignment[1]_i_3__45_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__13_n_0 ),
        .O(\variable_1_assignment[1]_i_2__17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__45 
       (.I0(\variable_1_assignment[1]_i_2__17_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__17_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__17_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__45_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__13 
       (.I0(\variable_1_assignment[1]_i_2__17_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__17_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__17_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__112_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__48 
       (.I0(clause_in_use_i_2__36_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__48_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__48_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__18_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__18_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__51_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__111_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__18_0 ;
  wire \variable_1_assignment[1]_i_2__18_n_0 ;
  wire \variable_1_assignment[1]_i_3__46_n_0 ;
  wire \variable_1_assignment[1]_i_4__14_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__68_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__51_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    clause_in_use_i_2__51
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [0]),
        .I2(\variable_1_assignment_reg[0]_3 [1]),
        .I3(\variable_1_assignment_reg[0]_3 [2]),
        .I4(\variable_1_assignment_reg[0]_3 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__51_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_113
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__111 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__18_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__51_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__111_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__18_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__51_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__18 
       (.I0(\variable_1_assignment[1]_i_3__46_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__14_n_0 ),
        .O(\variable_1_assignment[1]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__46 
       (.I0(\variable_1_assignment[1]_i_2__18_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__18_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__18_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__46_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__14 
       (.I0(\variable_1_assignment[1]_i_2__18_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__18_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__18_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__111_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__68 
       (.I0(clause_in_use_i_2__51_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__68_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__68_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__19_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__19_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__12_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__110_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__19_0 ;
  wire \variable_1_assignment[1]_i_2__19_n_0 ;
  wire \variable_1_assignment[1]_i_3__47_n_0 ;
  wire \variable_1_assignment[1]_i_4__15_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__20_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__12_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    clause_in_use_i_2__12
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [2]),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_112
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__110 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__19_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__12_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__110_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__19_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__12_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__19 
       (.I0(\variable_1_assignment[1]_i_3__47_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__15_n_0 ),
        .O(\variable_1_assignment[1]_i_2__19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__47 
       (.I0(\variable_1_assignment[1]_i_2__19_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__19_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__19_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__15 
       (.I0(\variable_1_assignment[1]_i_2__19_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__19_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__19_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__110_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__20 
       (.I0(clause_in_use_i_2__12_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__20_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__20_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__20_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__7_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__109_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__20_0 ;
  wire \variable_1_assignment[1]_i_2__20_n_0 ;
  wire \variable_1_assignment[1]_i_3__48_n_0 ;
  wire \variable_1_assignment[1]_i_4__16_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__11_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__7_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__7
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_111
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__109 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__20_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__7_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__109_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__20_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__7_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__20 
       (.I0(\variable_1_assignment[1]_i_3__48_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__16_n_0 ),
        .O(\variable_1_assignment[1]_i_2__20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__48 
       (.I0(\variable_1_assignment[1]_i_2__20_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__20_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__20_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__16 
       (.I0(\variable_1_assignment[1]_i_2__20_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__20_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__20_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__109_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__11 
       (.I0(clause_in_use_i_2__7_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__11_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__21_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__21_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__6_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__108_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__21_0 ;
  wire \variable_1_assignment[1]_i_2__21_n_0 ;
  wire \variable_1_assignment[1]_i_3__49_n_0 ;
  wire \variable_1_assignment[1]_i_4__17_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__10_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__6_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    clause_in_use_i_2__6
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_110
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__108 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__21_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__6_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__108_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__21_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__6_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__21 
       (.I0(\variable_1_assignment[1]_i_3__49_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__17_n_0 ),
        .O(\variable_1_assignment[1]_i_2__21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__49 
       (.I0(\variable_1_assignment[1]_i_2__21_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__21_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__21_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__49_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__17 
       (.I0(\variable_1_assignment[1]_i_2__21_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__21_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__21_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__108_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__10 
       (.I0(clause_in_use_i_2__6_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__10_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[0]_0 ,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__22_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__22_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__107_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__22_0 ;
  wire \variable_1_assignment[1]_i_2__22_n_0 ;
  wire \variable_1_assignment[1]_i_3__2_n_0 ;
  wire \variable_1_assignment[1]_i_4__18_n_0 ;
  wire \variable_1_assignment[1]_i_5__2_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__9_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF4000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 [2]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_109
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__107 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__22_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__2_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__107_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__22_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__2_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__22 
       (.I0(\variable_1_assignment[1]_i_4__18_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__2_n_0 ),
        .O(\variable_1_assignment[1]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \variable_1_assignment[1]_i_3__2 
       (.I0(\variable_1_assignment_reg[0]_0 [2]),
        .I1(\variable_1_assignment_reg[0]_0 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_0 [1]),
        .I4(\variable_1_assignment_reg[0]_0 [3]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__18 
       (.I0(\variable_1_assignment[1]_i_2__22_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__22_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__22_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__2 
       (.I0(\variable_1_assignment[1]_i_2__22_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__22_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__22_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__107_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \variable_1_id[5]_i_1__9 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 [2]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__9_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19
   (\slv_reg0_reg[4] ,
    \slv_reg0_reg[2] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__23_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[4] ;
  output \slv_reg0_reg[2] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__23_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[0]_i_1__106_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__23_0 ;
  wire \variable_1_assignment[1]_i_2__23_n_0 ;
  wire \variable_1_assignment[1]_i_3__28_n_0 ;
  wire \variable_1_assignment[1]_i_4__19_n_0 ;
  wire \variable_1_assignment[1]_i_5__3_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__108_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[4] ),
        .I1(clause_in_use_reg_0[6]),
        .I2(clause_in_use_reg_0[1]),
        .I3(clause_in_use_reg_1),
        .I4(\slv_reg0_reg[2] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_2__82
       (.I0(clause_in_use_reg_0[0]),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[7]),
        .I3(clause_in_use_reg_0[5]),
        .O(\slv_reg0_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_2__96
       (.I0(clause_in_use_reg_0[2]),
        .I1(clause_in_use_reg_0[4]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_108
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__106 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__23_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__28_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__106_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__23_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__28_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__23 
       (.I0(\variable_1_assignment[1]_i_4__19_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__3_n_0 ),
        .O(\variable_1_assignment[1]_i_2__23_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \variable_1_assignment[1]_i_3__28 
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_1),
        .I2(clause_in_use_reg_0[1]),
        .I3(clause_in_use_reg_0[6]),
        .I4(clause_in_use_reg_0[4]),
        .I5(clause_in_use_reg_0[2]),
        .O(\variable_1_assignment[1]_i_3__28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__19 
       (.I0(\variable_1_assignment[1]_i_2__23_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__23_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__23_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__3 
       (.I0(\variable_1_assignment[1]_i_2__23_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__23_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__23_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__106_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \variable_1_id[5]_i_1__108 
       (.I0(\slv_reg0_reg[4] ),
        .I1(clause_in_use_reg_0[6]),
        .I2(clause_in_use_reg_0[1]),
        .I3(clause_in_use_reg_1),
        .I4(\slv_reg0_reg[2] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__108_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__108_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2
   (\slv_reg0_reg[4] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__6_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[4] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [7:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__6_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [7:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[0]_i_1__123_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__6_0 ;
  wire \variable_1_assignment[1]_i_2__6_n_0 ;
  wire \variable_1_assignment[1]_i_3__3_n_0 ;
  wire \variable_1_assignment[1]_i_4__2_n_0 ;
  wire \variable_1_assignment[1]_i_5_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__12_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF2000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(\slv_reg0_reg[4] ),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[7]),
        .I3(clause_in_use_reg_1[5]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_125
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__123 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__6_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__3_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__123_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__6_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__3_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__6 
       (.I0(\variable_1_assignment[1]_i_4__2_n_0 ),
        .I1(\variable_1_assignment[1]_i_5_n_0 ),
        .O(\variable_1_assignment[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \variable_1_assignment[1]_i_3__3 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[0]),
        .I2(\slv_reg0_reg[4] ),
        .I3(clause_in_use_reg_1[6]),
        .I4(clause_in_use_reg_1[4]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(\variable_1_assignment[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__2 
       (.I0(\variable_1_assignment[1]_i_2__6_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__6_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__6_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5 
       (.I0(\variable_1_assignment[1]_i_2__6_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__6_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__6_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__123_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \variable_1_id[5]_i_1__12 
       (.I0(clause_in_use_reg_0),
        .I1(\slv_reg0_reg[4] ),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__12_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__85_0,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__24_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__85_0;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__24_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_i_2__85_0;
  wire clause_in_use_i_2__85_n_0;
  wire clause_in_use_i_3__12_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__105_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__24_0 ;
  wire \variable_1_assignment[1]_i_2__24_n_0 ;
  wire \variable_1_assignment[1]_i_3__50_n_0 ;
  wire \variable_1_assignment[1]_i_4__20_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__111_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__85_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__85
       (.I0(clause_in_use_i_2__85_0[6]),
        .I1(clause_in_use_i_2__85_0[2]),
        .I2(clause_in_use_i_3__12_n_0),
        .I3(clause_in_use_i_2__85_0[4]),
        .I4(clause_in_use_i_2__85_0[0]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(clause_in_use_i_2__85_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__12
       (.I0(clause_in_use_i_2__85_0[1]),
        .I1(clause_in_use_i_2__85_0[3]),
        .I2(clause_in_use_i_2__85_0[7]),
        .I3(clause_in_use_i_2__85_0[5]),
        .O(clause_in_use_i_3__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_107
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__105 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__24_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__85_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__105_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__24_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__85_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__24 
       (.I0(\variable_1_assignment[1]_i_3__50_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__20_n_0 ),
        .O(\variable_1_assignment[1]_i_2__24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__50 
       (.I0(\variable_1_assignment[1]_i_2__24_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__24_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__24_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__50_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__20 
       (.I0(\variable_1_assignment[1]_i_2__24_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__24_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__24_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__105_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__111 
       (.I0(clause_in_use_i_2__85_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__111_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__111_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21
   (\FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    \variable_1_assignment_reg[0]_0 ,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__25_0 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__25_0 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__104_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__25_0 ;
  wire \variable_1_assignment[1]_i_2__25_n_0 ;
  wire \variable_1_assignment[1]_i_3__8_n_0 ;
  wire \variable_1_assignment[1]_i_4__21_n_0 ;
  wire \variable_1_assignment[1]_i_5__4_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__47_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF0080)) 
    clause_in_use_i_1
       (.I0(\variable_1_assignment_reg[0]_0 [1]),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    clause_in_use_i_2__38
       (.I0(\variable_1_assignment_reg[0]_3 ),
        .I1(\variable_1_assignment_reg[0]_0 [0]),
        .I2(\variable_1_assignment_reg[0]_0 [3]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_106
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__104 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__25_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__8_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__104_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__25_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__8_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__25 
       (.I0(\variable_1_assignment[1]_i_4__21_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__4_n_0 ),
        .O(\variable_1_assignment[1]_i_2__25_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \variable_1_assignment[1]_i_3__8 
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_3 ),
        .I2(\variable_1_assignment_reg[0]_0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 [3]),
        .I4(\variable_1_assignment_reg[0]_0 [2]),
        .I5(\variable_1_assignment_reg[0]_0 [1]),
        .O(\variable_1_assignment[1]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__21 
       (.I0(\variable_1_assignment[1]_i_2__25_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__25_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__25_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__4 
       (.I0(\variable_1_assignment[1]_i_2__25_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__25_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__25_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__104_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \variable_1_id[5]_i_1__47 
       (.I0(\variable_1_assignment_reg[0]_0 [1]),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(clause_in_use_reg_0),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__47_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__47_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22
   (\slv_reg0_reg[7] ,
    \FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    clause_in_use_reg_1,
    \variable_1_assignment[1]_i_2__26_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[7] ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input clause_in_use_reg_1;
  input [5:0]\variable_1_assignment[1]_i_2__26_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[0]_i_1__103_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__26_0 ;
  wire \variable_1_assignment[1]_i_2__26_n_0 ;
  wire \variable_1_assignment[1]_i_3__21_n_0 ;
  wire \variable_1_assignment[1]_i_4__22_n_0 ;
  wire \variable_1_assignment[1]_i_5__5_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__96_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_0[6]),
        .I2(clause_in_use_reg_0[3]),
        .I3(clause_in_use_reg_0[2]),
        .I4(clause_in_use_reg_0[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    clause_in_use_i_2__75
       (.I0(clause_in_use_reg_0[5]),
        .I1(clause_in_use_reg_0[7]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_0[0]),
        .I4(clause_in_use_reg_0[4]),
        .O(\slv_reg0_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h02)) 
    clause_in_use_i_4__0
       (.I0(clause_in_use_reg_1),
        .I1(clause_in_use_reg_0[7]),
        .I2(clause_in_use_reg_0[5]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_105
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__103 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__26_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__21_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__103_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__26_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__21_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__26 
       (.I0(\variable_1_assignment[1]_i_4__22_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__5_n_0 ),
        .O(\variable_1_assignment[1]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_assignment[1]_i_3__21 
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[6]),
        .I3(clause_in_use_reg_0[4]),
        .I4(clause_in_use_reg_0[0]),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(\variable_1_assignment[1]_i_3__21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__22 
       (.I0(\variable_1_assignment[1]_i_2__26_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__26_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__26_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__5 
       (.I0(\variable_1_assignment[1]_i_2__26_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__26_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__26_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__103_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \variable_1_id[5]_i_1__96 
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_0[6]),
        .I2(clause_in_use_reg_0[3]),
        .I3(clause_in_use_reg_0[2]),
        .I4(clause_in_use_reg_0[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__96_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__96_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23
   (\slv_reg0_reg[2] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__76,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__27_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[2] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__76;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__27_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_i_2__76;
  wire clause_in_use_i_2__77_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[0]_i_1__102_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__27_0 ;
  wire \variable_1_assignment[1]_i_2__27_n_0 ;
  wire \variable_1_assignment[1]_i_3__51_n_0 ;
  wire \variable_1_assignment[1]_i_4__23_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__98_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__77_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__77
       (.I0(clause_in_use_i_2__76[4]),
        .I1(clause_in_use_i_2__76[3]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(clause_in_use_i_2__76[1]),
        .I4(clause_in_use_i_2__76[6]),
        .I5(\slv_reg0_reg[2] ),
        .O(clause_in_use_i_2__77_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__11
       (.I0(clause_in_use_i_2__76[0]),
        .I1(clause_in_use_i_2__76[2]),
        .I2(clause_in_use_i_2__76[7]),
        .I3(clause_in_use_i_2__76[5]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_104
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__102 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__27_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__77_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__102_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__27_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__77_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__27 
       (.I0(\variable_1_assignment[1]_i_3__51_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__23_n_0 ),
        .O(\variable_1_assignment[1]_i_2__27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__51 
       (.I0(\variable_1_assignment[1]_i_2__27_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__27_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__27_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__51_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__23 
       (.I0(\variable_1_assignment[1]_i_2__27_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__27_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__27_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__102_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__98 
       (.I0(clause_in_use_i_2__77_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__98_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__98_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__28_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__28_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__78_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__101_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__28_0 ;
  wire \variable_1_assignment[1]_i_2__28_n_0 ;
  wire \variable_1_assignment[1]_i_3__52_n_0 ;
  wire \variable_1_assignment[1]_i_4__24_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__99_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__78_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    clause_in_use_i_2__78
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__78_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_103
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__101 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__28_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__78_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__101_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__28_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__78_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__28 
       (.I0(\variable_1_assignment[1]_i_3__52_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__24_n_0 ),
        .O(\variable_1_assignment[1]_i_2__28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__52 
       (.I0(\variable_1_assignment[1]_i_2__28_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__28_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__28_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__52_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__24 
       (.I0(\variable_1_assignment[1]_i_2__28_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__28_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__28_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__101_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__99 
       (.I0(clause_in_use_i_2__78_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__99_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__99_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__29_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__29_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__35_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__100_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__29_0 ;
  wire \variable_1_assignment[1]_i_2__29_n_0 ;
  wire \variable_1_assignment[1]_i_3__53_n_0 ;
  wire \variable_1_assignment[1]_i_4__25_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__46_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__35_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__35
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_102
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__100 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__29_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__35_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__100_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__29_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__35_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__29 
       (.I0(\variable_1_assignment[1]_i_3__53_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__25_n_0 ),
        .O(\variable_1_assignment[1]_i_2__29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__53 
       (.I0(\variable_1_assignment[1]_i_2__29_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__29_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__29_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__25 
       (.I0(\variable_1_assignment[1]_i_2__29_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__29_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__29_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__100_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__46 
       (.I0(clause_in_use_i_2__35_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__46_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__46_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26
   (\slv_reg0_reg[3] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__30_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[3] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [5:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__30_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [5:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[0]_i_1__99_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__30_0 ;
  wire \variable_1_assignment[1]_i_2__30_n_0 ;
  wire \variable_1_assignment[1]_i_3__20_n_0 ;
  wire \variable_1_assignment[1]_i_4__26_n_0 ;
  wire \variable_1_assignment[1]_i_5__6_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__95_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[5]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_101
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__99 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__30_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__20_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__99_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__30_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__20_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__30 
       (.I0(\variable_1_assignment[1]_i_4__26_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__6_n_0 ),
        .O(\variable_1_assignment[1]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_assignment[1]_i_3__20 
       (.I0(\slv_reg0_reg[3] ),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[5]),
        .I3(clause_in_use_reg_1[4]),
        .I4(clause_in_use_reg_1[0]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(\variable_1_assignment[1]_i_3__20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__26 
       (.I0(\variable_1_assignment[1]_i_2__30_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__30_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__30_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__6 
       (.I0(\variable_1_assignment[1]_i_2__30_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__30_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__30_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \variable_1_assignment[1]_i_6 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[3]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__99_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \variable_1_id[5]_i_1__95 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[5]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__95_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__95_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__31_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__31_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__13_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__98_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__31_0 ;
  wire \variable_1_assignment[1]_i_2__31_n_0 ;
  wire \variable_1_assignment[1]_i_3__54_n_0 ;
  wire \variable_1_assignment[1]_i_4__27_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__21_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__13_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__13
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_100
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__98 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__31_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__13_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__98_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__31_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__13_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__31 
       (.I0(\variable_1_assignment[1]_i_3__54_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__27_n_0 ),
        .O(\variable_1_assignment[1]_i_2__31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__54 
       (.I0(\variable_1_assignment[1]_i_2__31_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__31_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__31_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__54_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__27 
       (.I0(\variable_1_assignment[1]_i_2__31_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__31_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__31_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__98_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__21 
       (.I0(clause_in_use_i_2__13_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__21_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__32_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [5:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__32_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [5:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__97_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__32_0 ;
  wire \variable_1_assignment[1]_i_2__32_n_0 ;
  wire \variable_1_assignment[1]_i_3__19_n_0 ;
  wire \variable_1_assignment[1]_i_4__28_n_0 ;
  wire \variable_1_assignment[1]_i_5__7_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__94_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[5]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_99
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__97 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__32_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__19_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__97_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__32_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__19_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__32 
       (.I0(\variable_1_assignment[1]_i_4__28_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__7_n_0 ),
        .O(\variable_1_assignment[1]_i_2__32_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_assignment[1]_i_3__19 
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(clause_in_use_reg_1[5]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[4]),
        .I4(clause_in_use_reg_1[0]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_3__19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__28 
       (.I0(\variable_1_assignment[1]_i_2__32_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__32_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__32_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__7 
       (.I0(\variable_1_assignment[1]_i_2__32_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__32_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__32_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__97_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \variable_1_id[5]_i_1__94 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[5]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[3]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__94_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__94_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__33_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__33_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__74_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__96_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__33_0 ;
  wire \variable_1_assignment[1]_i_2__33_n_0 ;
  wire \variable_1_assignment[1]_i_3__55_n_0 ;
  wire \variable_1_assignment[1]_i_4__29_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__92_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__74_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__74
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__74_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_98
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__96 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__33_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__74_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__96_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__33_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__74_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__33 
       (.I0(\variable_1_assignment[1]_i_3__55_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__29_n_0 ),
        .O(\variable_1_assignment[1]_i_2__33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__55 
       (.I0(\variable_1_assignment[1]_i_2__33_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__33_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__33_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__55_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__29 
       (.I0(\variable_1_assignment[1]_i_2__33_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__33_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__33_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__96_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__92 
       (.I0(clause_in_use_i_2__74_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__92_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__92_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__7_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__7_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__2_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__122_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__7_0 ;
  wire \variable_1_assignment[1]_i_2__7_n_0 ;
  wire \variable_1_assignment[1]_i_3__37_n_0 ;
  wire \variable_1_assignment[1]_i_4__3_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__2_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__2_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    clause_in_use_i_2__2
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_124
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__122 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__7_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__2_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__122_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__7_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__2_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__7 
       (.I0(\variable_1_assignment[1]_i_3__37_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__3_n_0 ),
        .O(\variable_1_assignment[1]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__37 
       (.I0(\variable_1_assignment[1]_i_2__7_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__7_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__7_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__3 
       (.I0(\variable_1_assignment[1]_i_2__7_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__7_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__7_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__122_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__2 
       (.I0(clause_in_use_i_2__2_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__2_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__34_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__34_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__73_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__95_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__34_0 ;
  wire \variable_1_assignment[1]_i_2__34_n_0 ;
  wire \variable_1_assignment[1]_i_3__56_n_0 ;
  wire \variable_1_assignment[1]_i_4__30_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__91_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__73_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    clause_in_use_i_2__73
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [1]),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__73_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_97
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__95 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__34_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__73_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__95_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__34_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__73_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__34 
       (.I0(\variable_1_assignment[1]_i_3__56_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__30_n_0 ),
        .O(\variable_1_assignment[1]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__56 
       (.I0(\variable_1_assignment[1]_i_2__34_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__34_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__34_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__56_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__30 
       (.I0(\variable_1_assignment[1]_i_2__34_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__34_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__34_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__95_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__91 
       (.I0(clause_in_use_i_2__73_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__91_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__91_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__35_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__35_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__11_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__94_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__35_0 ;
  wire \variable_1_assignment[1]_i_2__35_n_0 ;
  wire \variable_1_assignment[1]_i_3__57_n_0 ;
  wire \variable_1_assignment[1]_i_4__31_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__19_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__11_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    clause_in_use_i_2__11
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [3]),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_96
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__94 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__35_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__11_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__94_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__35_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__11_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__35 
       (.I0(\variable_1_assignment[1]_i_3__57_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__31_n_0 ),
        .O(\variable_1_assignment[1]_i_2__35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__57 
       (.I0(\variable_1_assignment[1]_i_2__35_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__35_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__35_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__57_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__31 
       (.I0(\variable_1_assignment[1]_i_2__35_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__35_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__35_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__94_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__19 
       (.I0(clause_in_use_i_2__11_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__19_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32
   (\FSM_onehot_state_reg[6] ,
    \slv_reg0_reg[4] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__36_0 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \FSM_onehot_state_reg[6] ;
  output \slv_reg0_reg[4] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__36_0 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[0]_i_1__93_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__36_0 ;
  wire \variable_1_assignment[1]_i_2__36_n_0 ;
  wire \variable_1_assignment[1]_i_3__5_n_0 ;
  wire \variable_1_assignment[1]_i_4__32_n_0 ;
  wire \variable_1_assignment[1]_i_5__8_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__18_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF0002)) 
    clause_in_use_i_1
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(\slv_reg0_reg[4] ),
        .I2(clause_in_use_reg_0[4]),
        .I3(clause_in_use_reg_0[6]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    clause_in_use_i_2__99
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(clause_in_use_reg_0[0]),
        .I2(clause_in_use_reg_0[5]),
        .O(\FSM_onehot_state_reg[6] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__1
       (.I0(clause_in_use_reg_0[2]),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[7]),
        .I3(clause_in_use_reg_0[1]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_95
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__93 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__36_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__5_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__93_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__36_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__5_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__36 
       (.I0(\variable_1_assignment[1]_i_4__32_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__8_n_0 ),
        .O(\variable_1_assignment[1]_i_2__36_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_assignment[1]_i_3__5 
       (.I0(clause_in_use_reg_0[6]),
        .I1(clause_in_use_reg_0[4]),
        .I2(\slv_reg0_reg[4] ),
        .I3(clause_in_use_reg_0[5]),
        .I4(clause_in_use_reg_0[0]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(\variable_1_assignment[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__32 
       (.I0(\variable_1_assignment[1]_i_2__36_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__36_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__36_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__8 
       (.I0(\variable_1_assignment[1]_i_2__36_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__36_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__36_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__93_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \variable_1_id[5]_i_1__18 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(\slv_reg0_reg[4] ),
        .I2(clause_in_use_reg_0[4]),
        .I3(clause_in_use_reg_0[6]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__18_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__37_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__37_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__8_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__92_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__37_0 ;
  wire \variable_1_assignment[1]_i_2__37_n_0 ;
  wire \variable_1_assignment[1]_i_3__58_n_0 ;
  wire \variable_1_assignment[1]_i_4__33_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__13_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__8_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    clause_in_use_i_2__8
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [0]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_94
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__92 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__37_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__8_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__92_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__37_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__8_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__37 
       (.I0(\variable_1_assignment[1]_i_3__58_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__33_n_0 ),
        .O(\variable_1_assignment[1]_i_2__37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__58 
       (.I0(\variable_1_assignment[1]_i_2__37_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__37_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__37_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__58_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__33 
       (.I0(\variable_1_assignment[1]_i_2__37_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__37_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__37_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__33_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__92_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__13 
       (.I0(clause_in_use_i_2__8_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__13_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__38_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__38_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__91_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__38_0 ;
  wire \variable_1_assignment[1]_i_2__38_n_0 ;
  wire \variable_1_assignment[1]_i_3__7_n_0 ;
  wire \variable_1_assignment[1]_i_4__34_n_0 ;
  wire \variable_1_assignment[1]_i_5__9_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__42_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_93
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__91 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__38_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__7_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__91_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__38_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__7_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__38 
       (.I0(\variable_1_assignment[1]_i_4__34_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__9_n_0 ),
        .O(\variable_1_assignment[1]_i_2__38_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \variable_1_assignment[1]_i_3__7 
       (.I0(clause_in_use_reg_1[3]),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__34 
       (.I0(\variable_1_assignment[1]_i_2__38_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__38_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__38_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__9 
       (.I0(\variable_1_assignment[1]_i_2__38_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__38_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__38_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__91_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \variable_1_id[5]_i_1__42 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[3]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__42_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__42_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35
   (\slv_reg0_reg[3] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__25,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__39_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[3] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]clause_in_use_i_2__25;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__39_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [5:0]clause_in_use_i_2__25;
  wire clause_in_use_i_2__30_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[0]_i_1__90_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__39_0 ;
  wire \variable_1_assignment[1]_i_2__39_n_0 ;
  wire \variable_1_assignment[1]_i_3__59_n_0 ;
  wire \variable_1_assignment[1]_i_4__35_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__40_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__30_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__30
       (.I0(clause_in_use_i_2__25[4]),
        .I1(clause_in_use_i_2__25[2]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(\slv_reg0_reg[3] ),
        .I4(clause_in_use_i_2__25[3]),
        .I5(clause_in_use_i_2__25[0]),
        .O(clause_in_use_i_2__30_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__4
       (.I0(clause_in_use_i_2__25[1]),
        .I1(clause_in_use_i_2__25[5]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_92
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__90 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__39_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__30_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__90_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__39_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__30_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__39 
       (.I0(\variable_1_assignment[1]_i_3__59_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__35_n_0 ),
        .O(\variable_1_assignment[1]_i_2__39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__59 
       (.I0(\variable_1_assignment[1]_i_2__39_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__39_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__39_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__59_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__35 
       (.I0(\variable_1_assignment[1]_i_2__39_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__39_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__39_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__35_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__90_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__40 
       (.I0(clause_in_use_i_2__30_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__40_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__40_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__40_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__40_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__27_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__89_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__40_0 ;
  wire \variable_1_assignment[1]_i_2__40_n_0 ;
  wire \variable_1_assignment[1]_i_3__60_n_0 ;
  wire \variable_1_assignment[1]_i_4__36_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__37_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__27_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    clause_in_use_i_2__27
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_2 [2]),
        .O(clause_in_use_i_2__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_91
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__89 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__40_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__27_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__89_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__40_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__27_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__40 
       (.I0(\variable_1_assignment[1]_i_3__60_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__36_n_0 ),
        .O(\variable_1_assignment[1]_i_2__40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__60 
       (.I0(\variable_1_assignment[1]_i_2__40_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__40_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__40_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__60_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__36 
       (.I0(\variable_1_assignment[1]_i_2__40_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__40_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__40_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__36_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__89_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__37 
       (.I0(clause_in_use_i_2__27_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__37_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__37_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__41_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__41_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__34_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__88_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__41_0 ;
  wire \variable_1_assignment[1]_i_2__41_n_0 ;
  wire \variable_1_assignment[1]_i_3__61_n_0 ;
  wire \variable_1_assignment[1]_i_4__37_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__45_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__34_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    clause_in_use_i_2__34
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_90
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__88 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__41_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__34_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__88_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__41_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__34_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__41 
       (.I0(\variable_1_assignment[1]_i_3__61_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__37_n_0 ),
        .O(\variable_1_assignment[1]_i_2__41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__61 
       (.I0(\variable_1_assignment[1]_i_2__41_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__41_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__41_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__61_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__37 
       (.I0(\variable_1_assignment[1]_i_2__41_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__41_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__41_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__37_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__88_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__45 
       (.I0(clause_in_use_i_2__34_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__45_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__45_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__42_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__42_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__50_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__87_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__42_0 ;
  wire \variable_1_assignment[1]_i_2__42_n_0 ;
  wire \variable_1_assignment[1]_i_3__62_n_0 ;
  wire \variable_1_assignment[1]_i_4__38_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__66_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__50_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    clause_in_use_i_2__50
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__50_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_89
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__87 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__42_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__50_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__87_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__42_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__50_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__42 
       (.I0(\variable_1_assignment[1]_i_3__62_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__38_n_0 ),
        .O(\variable_1_assignment[1]_i_2__42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__62 
       (.I0(\variable_1_assignment[1]_i_2__42_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__42_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__42_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__62_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__38 
       (.I0(\variable_1_assignment[1]_i_2__42_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__42_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__42_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__38_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__87_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__66 
       (.I0(clause_in_use_i_2__50_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__66_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__66_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__43_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__43_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__28_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__86_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__43_0 ;
  wire \variable_1_assignment[1]_i_2__43_n_0 ;
  wire \variable_1_assignment[1]_i_3__63_n_0 ;
  wire \variable_1_assignment[1]_i_4__39_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__38_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__28_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__28
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_88
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__86 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__43_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__28_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__86_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__43_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__28_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__43 
       (.I0(\variable_1_assignment[1]_i_3__63_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__39_n_0 ),
        .O(\variable_1_assignment[1]_i_2__43_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__63 
       (.I0(\variable_1_assignment[1]_i_2__43_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__43_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__43_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__63_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__39 
       (.I0(\variable_1_assignment[1]_i_2__43_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__43_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__43_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__39_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__86_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__38 
       (.I0(clause_in_use_i_2__28_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__38_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__38_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__8_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__8_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__54_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__121_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__8_0 ;
  wire \variable_1_assignment[1]_i_2__8_n_0 ;
  wire \variable_1_assignment[1]_i_3__38_n_0 ;
  wire \variable_1_assignment[1]_i_4__4_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__72_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__54_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__54
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_2 [1]),
        .O(clause_in_use_i_2__54_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_123
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__121 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__8_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__54_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__121_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__8_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__54_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__8 
       (.I0(\variable_1_assignment[1]_i_3__38_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__4_n_0 ),
        .O(\variable_1_assignment[1]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__38 
       (.I0(\variable_1_assignment[1]_i_2__8_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__8_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__8_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__4 
       (.I0(\variable_1_assignment[1]_i_2__8_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__8_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__8_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__121_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__72 
       (.I0(clause_in_use_i_2__54_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__72_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__72_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__44_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__44_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__85_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__44_0 ;
  wire \variable_1_assignment[1]_i_2__44_n_0 ;
  wire \variable_1_assignment[1]_i_3__30_n_0 ;
  wire \variable_1_assignment[1]_i_4__40_n_0 ;
  wire \variable_1_assignment[1]_i_5__10_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__118_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_87
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__85 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__44_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__30_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__85_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__44_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__30_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__44 
       (.I0(\variable_1_assignment[1]_i_4__40_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__10_n_0 ),
        .O(\variable_1_assignment[1]_i_2__44_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \variable_1_assignment[1]_i_3__30 
       (.I0(clause_in_use_reg_1[3]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__40 
       (.I0(\variable_1_assignment[1]_i_2__44_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__44_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__44_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__10 
       (.I0(\variable_1_assignment[1]_i_2__44_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__44_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__44_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__85_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \variable_1_id[5]_i_1__118 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[3]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__118_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__118_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__45_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__45_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__33_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__84_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__45_0 ;
  wire \variable_1_assignment[1]_i_2__45_n_0 ;
  wire \variable_1_assignment[1]_i_3__64_n_0 ;
  wire \variable_1_assignment[1]_i_4__41_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__44_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__33_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__33
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_86
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__84 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__45_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__33_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__84_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__45_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__33_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__45 
       (.I0(\variable_1_assignment[1]_i_3__64_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__41_n_0 ),
        .O(\variable_1_assignment[1]_i_2__45_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__64 
       (.I0(\variable_1_assignment[1]_i_2__45_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__45_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__45_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__64_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__41 
       (.I0(\variable_1_assignment[1]_i_2__45_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__45_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__45_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__41_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__84_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__44 
       (.I0(clause_in_use_i_2__33_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__44_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__44_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__46_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__46_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__83_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__46_0 ;
  wire \variable_1_assignment[1]_i_2__46_n_0 ;
  wire \variable_1_assignment[1]_i_3__15_n_0 ;
  wire \variable_1_assignment[1]_i_4__42_n_0 ;
  wire \variable_1_assignment[1]_i_5__11_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__67_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_85
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__83 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__46_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__15_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__83_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__46_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__15_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__46 
       (.I0(\variable_1_assignment[1]_i_4__42_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__11_n_0 ),
        .O(\variable_1_assignment[1]_i_2__46_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \variable_1_assignment[1]_i_3__15 
       (.I0(clause_in_use_reg_1[3]),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__42 
       (.I0(\variable_1_assignment[1]_i_2__46_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__46_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__46_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__11 
       (.I0(\variable_1_assignment[1]_i_2__46_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__46_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__46_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__83_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__67 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[3]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__67_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__67_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43
   (\slv_reg0_reg[8] ,
    \FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__22,
    clause_in_use_i_2__22_0,
    \variable_1_assignment[1]_i_2__47_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[8] ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__22;
  input clause_in_use_i_2__22_0;
  input [5:0]\variable_1_assignment[1]_i_2__47_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_i_2__22;
  wire clause_in_use_i_2__22_0;
  wire clause_in_use_i_2__24_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[0]_i_1__82_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__47_0 ;
  wire \variable_1_assignment[1]_i_2__47_n_0 ;
  wire \variable_1_assignment[1]_i_3__65_n_0 ;
  wire \variable_1_assignment[1]_i_4__43_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__34_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__24_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__24
       (.I0(clause_in_use_i_2__22[3]),
        .I1(clause_in_use_i_2__22[5]),
        .I2(clause_in_use_i_2__22[4]),
        .I3(clause_in_use_i_2__22[0]),
        .I4(\slv_reg0_reg[8] ),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(clause_in_use_i_2__24_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    clause_in_use_i_3__13
       (.I0(clause_in_use_i_2__22[6]),
        .I1(clause_in_use_i_2__22[2]),
        .O(\slv_reg0_reg[8] ));
  LUT3 #(
    .INIT(8'h02)) 
    clause_in_use_i_3__3
       (.I0(clause_in_use_i_2__22_0),
        .I1(clause_in_use_i_2__22[7]),
        .I2(clause_in_use_i_2__22[1]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_84
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__82 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__47_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__24_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__82_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__47_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__24_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__47 
       (.I0(\variable_1_assignment[1]_i_3__65_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__43_n_0 ),
        .O(\variable_1_assignment[1]_i_2__47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__65 
       (.I0(\variable_1_assignment[1]_i_2__47_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__47_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__47_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__65_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__43 
       (.I0(\variable_1_assignment[1]_i_2__47_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__47_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__47_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__43_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__82_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__34 
       (.I0(clause_in_use_i_2__24_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__34_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__34_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__48_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__48_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__20_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__81_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__48_0 ;
  wire \variable_1_assignment[1]_i_2__48_n_0 ;
  wire \variable_1_assignment[1]_i_3__66_n_0 ;
  wire \variable_1_assignment[1]_i_4__44_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__30_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__20_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    clause_in_use_i_2__20
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_83
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__81 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__48_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__20_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__81_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__48_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__20_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__48 
       (.I0(\variable_1_assignment[1]_i_3__66_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__44_n_0 ),
        .O(\variable_1_assignment[1]_i_2__48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__66 
       (.I0(\variable_1_assignment[1]_i_2__48_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__48_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__48_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__66_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__44 
       (.I0(\variable_1_assignment[1]_i_2__48_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__48_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__48_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__44_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__81_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__30 
       (.I0(clause_in_use_i_2__20_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__30_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45
   (\FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__43,
    \variable_1_assignment_reg[0]_2 ,
    clause_in_use_i_2__43_0,
    \variable_1_assignment[1]_i_2__49_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]clause_in_use_i_2__43;
  input \variable_1_assignment_reg[0]_2 ;
  input clause_in_use_i_2__43_0;
  input [5:0]\variable_1_assignment[1]_i_2__49_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire [5:0]clause_in_use_i_2__43;
  wire clause_in_use_i_2__43_0;
  wire clause_in_use_i_2__46_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__80_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__49_0 ;
  wire \variable_1_assignment[1]_i_2__49_n_0 ;
  wire \variable_1_assignment[1]_i_3__67_n_0 ;
  wire \variable_1_assignment[1]_i_4__45_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__62_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__46_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__46
       (.I0(clause_in_use_i_2__43[1]),
        .I1(clause_in_use_i_2__43[3]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(clause_in_use_i_2__43[2]),
        .I4(clause_in_use_i_2__43[4]),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(clause_in_use_i_2__46_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    clause_in_use_i_3__6
       (.I0(clause_in_use_i_2__43_0),
        .I1(clause_in_use_i_2__43[5]),
        .I2(clause_in_use_i_2__43[0]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_82
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__80 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__49_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__46_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__80_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__49_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__46_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__49 
       (.I0(\variable_1_assignment[1]_i_3__67_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__45_n_0 ),
        .O(\variable_1_assignment[1]_i_2__49_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__67 
       (.I0(\variable_1_assignment[1]_i_2__49_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__49_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__49_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__67_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__45 
       (.I0(\variable_1_assignment[1]_i_2__49_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__49_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__49_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__45_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__80_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__62 
       (.I0(clause_in_use_i_2__46_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__62_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__62_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46
   (\slv_reg0_reg[5] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__50_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[5] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__50_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__88_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[0]_i_1__79_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__50_0 ;
  wire \variable_1_assignment[1]_i_2__50_n_0 ;
  wire \variable_1_assignment[1]_i_3__68_n_0 ;
  wire \variable_1_assignment[1]_i_4__46_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [7:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__114_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__88_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    clause_in_use_i_2__88
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [5]),
        .I2(\slv_reg0_reg[5] ),
        .I3(\variable_1_assignment_reg[0]_3 ),
        .I4(\variable_1_assignment_reg[0]_2 [4]),
        .I5(\variable_1_assignment_reg[0]_2 [7]),
        .O(clause_in_use_i_2__88_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    clause_in_use_i_3__15
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [6]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_81
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__79 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__50_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__88_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__79_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__50_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__88_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__50 
       (.I0(\variable_1_assignment[1]_i_3__68_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__46_n_0 ),
        .O(\variable_1_assignment[1]_i_2__50_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__68 
       (.I0(\variable_1_assignment[1]_i_2__50_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__50_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__50_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__68_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__46 
       (.I0(\variable_1_assignment[1]_i_2__50_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__50_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__50_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__46_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__79_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__114 
       (.I0(clause_in_use_i_2__88_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__114_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__114_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_3__69_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_3__69_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__78_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_3__69_0 ;
  wire \variable_1_assignment[1]_i_3__69_n_0 ;
  wire \variable_1_assignment[1]_i_4__47_n_0 ;
  wire \variable_1_assignment[1]_i_5__12_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__17_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0[2]),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[7]),
        .I3(clause_in_use_reg_0[1]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_80
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hC8CCCCCC08000000)) 
    \variable_1_assignment[0]_i_1__78 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__69_n_0 ),
        .I4(\variable_1_assignment_reg[0]_1 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__78_n_0 ));
  LUT5 #(
    .INIT(32'hFF004000)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__69_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \variable_1_assignment[1]_i_2 
       (.I0(clause_in_use_reg_0[6]),
        .I1(clause_in_use_reg_0[0]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(clause_in_use_reg_0[4]),
        .I4(clause_in_use_reg_0[5]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_3__69 
       (.I0(\variable_1_assignment[1]_i_4__47_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__12_n_0 ),
        .O(\variable_1_assignment[1]_i_3__69_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__47 
       (.I0(\variable_1_assignment[1]_i_3__69_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_3__69_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_3__69_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__12 
       (.I0(\variable_1_assignment[1]_i_3__69_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_3__69_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_3__69_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__78_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \variable_1_id[5]_i_1__17 
       (.I0(clause_in_use_reg_0[2]),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[7]),
        .I3(clause_in_use_reg_0[1]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__17_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__51_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__51_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__77_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__51_0 ;
  wire \variable_1_assignment[1]_i_2__51_n_0 ;
  wire \variable_1_assignment[1]_i_3__29_n_0 ;
  wire \variable_1_assignment[1]_i_4__48_n_0 ;
  wire \variable_1_assignment[1]_i_5__13_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__112_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_79
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__77 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__51_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__29_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__77_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__51_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__29_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__51 
       (.I0(\variable_1_assignment[1]_i_4__48_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__13_n_0 ),
        .O(\variable_1_assignment[1]_i_2__51_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \variable_1_assignment[1]_i_3__29 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__48 
       (.I0(\variable_1_assignment[1]_i_2__51_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__51_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__51_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__13 
       (.I0(\variable_1_assignment[1]_i_2__51_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__51_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__51_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__77_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \variable_1_id[5]_i_1__112 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__112_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__112_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__52_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__52_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__31_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__76_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__52_0 ;
  wire \variable_1_assignment[1]_i_2__52_n_0 ;
  wire \variable_1_assignment[1]_i_3__70_n_0 ;
  wire \variable_1_assignment[1]_i_4__49_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__41_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__31_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    clause_in_use_i_2__31
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [0]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [1]),
        .I4(\variable_1_assignment_reg[0]_3 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_78
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__76 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__52_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__31_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__76_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__52_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__31_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__52 
       (.I0(\variable_1_assignment[1]_i_3__70_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__49_n_0 ),
        .O(\variable_1_assignment[1]_i_2__52_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__70 
       (.I0(\variable_1_assignment[1]_i_2__52_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__52_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__52_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__70_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__49 
       (.I0(\variable_1_assignment[1]_i_2__52_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__52_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__52_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__49_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__76_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__41 
       (.I0(clause_in_use_i_2__31_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__41_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__41_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    clause_in_use_reg_3,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__9_0 ,
    clause_in_use_reg_4,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input clause_in_use_reg_2;
  input clause_in_use_reg_3;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__9_0 ;
  input clause_in_use_reg_4;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_4;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__120_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__9_0 ;
  wire \variable_1_assignment[1]_i_2__9_n_0 ;
  wire \variable_1_assignment[1]_i_3__16_n_0 ;
  wire \variable_1_assignment[1]_i_4__5_n_0 ;
  wire \variable_1_assignment[1]_i_5__0_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__69_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_2),
        .I4(clause_in_use_reg_3),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_4));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_122
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__120 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__9_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__16_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__120_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__9_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__16_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__9 
       (.I0(\variable_1_assignment[1]_i_4__5_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__0_n_0 ),
        .O(\variable_1_assignment[1]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \variable_1_assignment[1]_i_3__16 
       (.I0(clause_in_use_reg_1[0]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_2),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__5 
       (.I0(\variable_1_assignment[1]_i_2__9_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__9_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__9_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__0 
       (.I0(\variable_1_assignment[1]_i_2__9_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__9_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__9_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__120_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \variable_1_id[5]_i_1__69 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_2),
        .I4(clause_in_use_reg_3),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__69_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__69_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50
   (\slv_reg0_reg[5] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__89,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__53_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[5] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]clause_in_use_i_2__89;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__53_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [5:0]clause_in_use_i_2__89;
  wire clause_in_use_i_2__97_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[0]_i_1__75_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__53_0 ;
  wire \variable_1_assignment[1]_i_2__53_n_0 ;
  wire \variable_1_assignment[1]_i_3__71_n_0 ;
  wire \variable_1_assignment[1]_i_4__50_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__124_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__97_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__97
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_i_2__89[4]),
        .I2(clause_in_use_i_2__89[1]),
        .I3(clause_in_use_i_2__89[3]),
        .I4(clause_in_use_i_2__89[0]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(clause_in_use_i_2__97_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__22
       (.I0(clause_in_use_i_2__89[2]),
        .I1(clause_in_use_i_2__89[5]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_77
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__75 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__53_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__97_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__75_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__53_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__97_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__53 
       (.I0(\variable_1_assignment[1]_i_3__71_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__50_n_0 ),
        .O(\variable_1_assignment[1]_i_2__53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__71 
       (.I0(\variable_1_assignment[1]_i_2__53_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__53_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__53_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__71_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__50 
       (.I0(\variable_1_assignment[1]_i_2__53_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__53_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__53_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__50_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__75_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__124 
       (.I0(clause_in_use_i_2__97_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__124_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__124_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__54_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__54_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__29_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__74_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__54_0 ;
  wire \variable_1_assignment[1]_i_2__54_n_0 ;
  wire \variable_1_assignment[1]_i_3__72_n_0 ;
  wire \variable_1_assignment[1]_i_4__51_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__39_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__29_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    clause_in_use_i_2__29
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_76
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__74 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__54_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__29_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__74_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__54_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__29_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__54 
       (.I0(\variable_1_assignment[1]_i_3__72_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__51_n_0 ),
        .O(\variable_1_assignment[1]_i_2__54_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__72 
       (.I0(\variable_1_assignment[1]_i_2__54_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__54_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__54_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__72_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__51 
       (.I0(\variable_1_assignment[1]_i_2__54_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__54_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__54_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__51_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__74_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__39 
       (.I0(clause_in_use_i_2__29_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__39_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__39_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__55_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__55_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__94_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__73_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__55_0 ;
  wire \variable_1_assignment[1]_i_2__55_n_0 ;
  wire \variable_1_assignment[1]_i_3__73_n_0 ;
  wire \variable_1_assignment[1]_i_4__52_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__122_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__94_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    clause_in_use_i_2__94
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [3]),
        .I2(\variable_1_assignment_reg[0]_3 [1]),
        .I3(\variable_1_assignment_reg[0]_3 [0]),
        .I4(\variable_1_assignment_reg[0]_3 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__94_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_75
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__73 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__55_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__94_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__73_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__55_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__94_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__55 
       (.I0(\variable_1_assignment[1]_i_3__73_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__52_n_0 ),
        .O(\variable_1_assignment[1]_i_2__55_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__73 
       (.I0(\variable_1_assignment[1]_i_2__55_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__55_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__55_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__73_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__52 
       (.I0(\variable_1_assignment[1]_i_2__55_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__55_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__55_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__52_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__73_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__122 
       (.I0(clause_in_use_i_2__94_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__122_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__122_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_3__74_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_3__74_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__72_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_3__74_0 ;
  wire \variable_1_assignment[1]_i_3__74_n_0 ;
  wire \variable_1_assignment[1]_i_4__53_n_0 ;
  wire \variable_1_assignment[1]_i_5__14_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__120_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_74
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hC8CCCCCC08000000)) 
    \variable_1_assignment[0]_i_1__72 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__1_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__74_n_0 ),
        .I4(\variable_1_assignment_reg[0]_1 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__72_n_0 ));
  LUT5 #(
    .INIT(32'hFF004000)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__1_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__74_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \variable_1_assignment[1]_i_2__1 
       (.I0(clause_in_use_reg_1[0]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_3__74 
       (.I0(\variable_1_assignment[1]_i_4__53_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__14_n_0 ),
        .O(\variable_1_assignment[1]_i_3__74_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__53 
       (.I0(\variable_1_assignment[1]_i_3__74_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_3__74_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_3__74_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__14 
       (.I0(\variable_1_assignment[1]_i_3__74_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_3__74_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_3__74_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__72_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \variable_1_id[5]_i_1__120 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__120_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__120_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54
   (\slv_reg0_reg[3] ,
    \slv_reg0_reg[4] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__56_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[3] ;
  output \slv_reg0_reg[4] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__56_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__89_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[0]_i_1__71_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__56_0 ;
  wire \variable_1_assignment[1]_i_2__56_n_0 ;
  wire \variable_1_assignment[1]_i_3__75_n_0 ;
  wire \variable_1_assignment[1]_i_4__54_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [5:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__115_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__89_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    clause_in_use_i_2__89
       (.I0(\slv_reg0_reg[3] ),
        .I1(\variable_1_assignment_reg[0]_2 ),
        .I2(\variable_1_assignment_reg[0]_3 [3]),
        .I3(\variable_1_assignment_reg[0]_3 [5]),
        .I4(\slv_reg0_reg[4] ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__89_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__16
       (.I0(\variable_1_assignment_reg[0]_3 [2]),
        .I1(\variable_1_assignment_reg[0]_3 [0]),
        .O(\slv_reg0_reg[4] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__23
       (.I0(\variable_1_assignment_reg[0]_3 [1]),
        .I1(\variable_1_assignment_reg[0]_3 [4]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_73
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__71 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__56_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__89_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__71_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__56_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__89_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__56 
       (.I0(\variable_1_assignment[1]_i_3__75_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__54_n_0 ),
        .O(\variable_1_assignment[1]_i_2__56_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__75 
       (.I0(\variable_1_assignment[1]_i_2__56_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__56_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__56_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__75_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__54 
       (.I0(\variable_1_assignment[1]_i_2__56_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__56_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__56_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__54_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__71_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__115 
       (.I0(clause_in_use_i_2__89_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__115_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__115_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__57_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__57_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__14_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__70_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__57_0 ;
  wire \variable_1_assignment[1]_i_2__57_n_0 ;
  wire \variable_1_assignment[1]_i_3__76_n_0 ;
  wire \variable_1_assignment[1]_i_4__55_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__22_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__14_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    clause_in_use_i_2__14
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [2]),
        .I2(\variable_1_assignment_reg[0]_3 [3]),
        .I3(\variable_1_assignment_reg[0]_3 [0]),
        .I4(\variable_1_assignment_reg[0]_3 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_72
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__70 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__57_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__14_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__70_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__57_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__14_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__57 
       (.I0(\variable_1_assignment[1]_i_3__76_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__55_n_0 ),
        .O(\variable_1_assignment[1]_i_2__57_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__76 
       (.I0(\variable_1_assignment[1]_i_2__57_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__57_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__57_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__76_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__55 
       (.I0(\variable_1_assignment[1]_i_2__57_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__57_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__57_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__55_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__70_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__22 
       (.I0(clause_in_use_i_2__14_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__22_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__58_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__58_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__69_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__58_0 ;
  wire \variable_1_assignment[1]_i_2__58_n_0 ;
  wire \variable_1_assignment[1]_i_3__31_n_0 ;
  wire \variable_1_assignment[1]_i_4__56_n_0 ;
  wire \variable_1_assignment[1]_i_5__15_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__121_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_71
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__69 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__58_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__31_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__69_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__58_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__31_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__58 
       (.I0(\variable_1_assignment[1]_i_4__56_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__15_n_0 ),
        .O(\variable_1_assignment[1]_i_2__58_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \variable_1_assignment[1]_i_3__31 
       (.I0(clause_in_use_reg_1[3]),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__56 
       (.I0(\variable_1_assignment[1]_i_2__58_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__58_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__58_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__56_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__15 
       (.I0(\variable_1_assignment[1]_i_2__58_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__58_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__58_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__69_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__121 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[0]),
        .I4(clause_in_use_reg_1[3]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__121_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__121_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57
   (\slv_reg0_reg[7] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment[1]_i_3__77_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[7] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input [7:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input clause_in_use_reg_1;
  input [5:0]\variable_1_assignment[1]_i_3__77_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[0]_i_1__68_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__2_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_3__77_0 ;
  wire \variable_1_assignment[1]_i_3__77_n_0 ;
  wire \variable_1_assignment[1]_i_4__57_n_0 ;
  wire \variable_1_assignment[1]_i_5__16_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__123_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_0[7]),
        .I2(clause_in_use_reg_0[2]),
        .I3(clause_in_use_reg_0[3]),
        .I4(clause_in_use_reg_0[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    clause_in_use_i_2__95
       (.I0(clause_in_use_reg_0[5]),
        .I1(clause_in_use_reg_0[4]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_0[0]),
        .I4(clause_in_use_reg_0[6]),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_70
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hC8CCCCCC08000000)) 
    \variable_1_assignment[0]_i_1__68 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__2_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__77_n_0 ),
        .I4(\variable_1_assignment_reg[0]_1 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__68_n_0 ));
  LUT5 #(
    .INIT(32'hFF004000)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__2_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__77_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \variable_1_assignment[1]_i_2__2 
       (.I0(clause_in_use_reg_0[1]),
        .I1(clause_in_use_reg_0[3]),
        .I2(clause_in_use_reg_0[2]),
        .I3(clause_in_use_reg_0[7]),
        .I4(\slv_reg0_reg[7] ),
        .O(\variable_1_assignment[1]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_3__77 
       (.I0(\variable_1_assignment[1]_i_4__57_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__16_n_0 ),
        .O(\variable_1_assignment[1]_i_3__77_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__57 
       (.I0(\variable_1_assignment[1]_i_3__77_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_3__77_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_3__77_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__57_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__16 
       (.I0(\variable_1_assignment[1]_i_3__77_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_3__77_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_3__77_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__68_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \variable_1_id[5]_i_1__123 
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_0[7]),
        .I2(clause_in_use_reg_0[2]),
        .I3(clause_in_use_reg_0[3]),
        .I4(clause_in_use_reg_0[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__123_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__123_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58
   (\slv_reg0_reg[4] ,
    \FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__33,
    clause_in_use_i_2__18,
    \variable_1_assignment[1]_i_2__59_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[4] ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__33;
  input clause_in_use_i_2__18;
  input [5:0]\variable_1_assignment[1]_i_2__59_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__18;
  wire [7:0]clause_in_use_i_2__33;
  wire clause_in_use_i_2__91_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[0]_i_1__67_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__59_0 ;
  wire \variable_1_assignment[1]_i_2__59_n_0 ;
  wire \variable_1_assignment[1]_i_3__78_n_0 ;
  wire \variable_1_assignment[1]_i_4__58_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__117_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__91_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    clause_in_use_i_2__91
       (.I0(clause_in_use_i_2__33[1]),
        .I1(clause_in_use_i_2__33[5]),
        .I2(\slv_reg0_reg[4] ),
        .I3(clause_in_use_i_2__33[3]),
        .I4(clause_in_use_i_2__33[6]),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(clause_in_use_i_2__91_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    clause_in_use_i_3__19
       (.I0(clause_in_use_i_2__18),
        .I1(clause_in_use_i_2__33[0]),
        .I2(clause_in_use_i_2__33[4]),
        .O(\FSM_onehot_state_reg[6] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__21
       (.I0(clause_in_use_i_2__33[2]),
        .I1(clause_in_use_i_2__33[7]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_69
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__67 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__59_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__91_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__67_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__59_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__91_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__59 
       (.I0(\variable_1_assignment[1]_i_3__78_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__58_n_0 ),
        .O(\variable_1_assignment[1]_i_2__59_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__78 
       (.I0(\variable_1_assignment[1]_i_2__59_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__59_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__59_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__78_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__58 
       (.I0(\variable_1_assignment[1]_i_2__59_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__59_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__59_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__58_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__67_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__117 
       (.I0(clause_in_use_i_2__91_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__117_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__117_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_3__79_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [5:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_3__79_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [5:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__66_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__0_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_3__79_0 ;
  wire \variable_1_assignment[1]_i_3__79_n_0 ;
  wire \variable_1_assignment[1]_i_4__59_n_0 ;
  wire \variable_1_assignment[1]_i_5__17_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__26_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[5]),
        .I4(clause_in_use_reg_1[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_68
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hC8CCCCCC08000000)) 
    \variable_1_assignment[0]_i_1__66 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__0_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__79_n_0 ),
        .I4(\variable_1_assignment_reg[0]_1 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__66_n_0 ));
  LUT5 #(
    .INIT(32'hFF004000)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__0_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__79_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_assignment[1]_i_2__0 
       (.I0(clause_in_use_reg_1[1]),
        .I1(clause_in_use_reg_1[5]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(clause_in_use_reg_1[4]),
        .I4(clause_in_use_reg_1[0]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_3__79 
       (.I0(\variable_1_assignment[1]_i_4__59_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__17_n_0 ),
        .O(\variable_1_assignment[1]_i_3__79_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__59 
       (.I0(\variable_1_assignment[1]_i_3__79_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_3__79_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_3__79_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__59_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__17 
       (.I0(\variable_1_assignment[1]_i_3__79_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_3__79_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_3__79_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__66_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__26 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_1[5]),
        .I4(clause_in_use_reg_1[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__26_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__10_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__10_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__37_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__119_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__10_0 ;
  wire \variable_1_assignment[1]_i_2__10_n_0 ;
  wire \variable_1_assignment[1]_i_3__39_n_0 ;
  wire \variable_1_assignment[1]_i_4__6_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__49_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__37_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    clause_in_use_i_2__37
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_121
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__119 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__10_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__37_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__119_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__10_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__37_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__10 
       (.I0(\variable_1_assignment[1]_i_3__39_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__6_n_0 ),
        .O(\variable_1_assignment[1]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__39 
       (.I0(\variable_1_assignment[1]_i_2__10_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__10_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__10_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__6 
       (.I0(\variable_1_assignment[1]_i_2__10_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__10_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__10_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__119_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__49 
       (.I0(clause_in_use_i_2__37_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__49_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__49_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__60_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__60_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__23_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__65_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__60_0 ;
  wire \variable_1_assignment[1]_i_2__60_n_0 ;
  wire \variable_1_assignment[1]_i_3__80_n_0 ;
  wire \variable_1_assignment[1]_i_4__60_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__33_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__23_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    clause_in_use_i_2__23
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_67
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__65 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__60_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__23_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__65_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__60_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__23_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__60 
       (.I0(\variable_1_assignment[1]_i_3__80_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__60_n_0 ),
        .O(\variable_1_assignment[1]_i_2__60_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__80 
       (.I0(\variable_1_assignment[1]_i_2__60_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__60_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__60_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__80_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__60 
       (.I0(\variable_1_assignment[1]_i_2__60_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__60_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__60_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__60_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__65_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__33 
       (.I0(clause_in_use_i_2__23_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__33_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__33_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__61_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__61_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__45_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__64_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__61_0 ;
  wire \variable_1_assignment[1]_i_2__61_n_0 ;
  wire \variable_1_assignment[1]_i_3__81_n_0 ;
  wire \variable_1_assignment[1]_i_4__61_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__61_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__45_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    clause_in_use_i_2__45
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [2]),
        .I2(\variable_1_assignment_reg[0]_3 [0]),
        .I3(\variable_1_assignment_reg[0]_3 [1]),
        .I4(\variable_1_assignment_reg[0]_3 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__45_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_66
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__64 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__61_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__45_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__64_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__61_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__45_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__61 
       (.I0(\variable_1_assignment[1]_i_3__81_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__61_n_0 ),
        .O(\variable_1_assignment[1]_i_2__61_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__81 
       (.I0(\variable_1_assignment[1]_i_2__61_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__61_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__61_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__81_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__61 
       (.I0(\variable_1_assignment[1]_i_2__61_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__61_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__61_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__61_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__64_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__61 
       (.I0(clause_in_use_i_2__45_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__61_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__61_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__62_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__62_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__60_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__63_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__62_0 ;
  wire \variable_1_assignment[1]_i_2__62_n_0 ;
  wire \variable_1_assignment[1]_i_3__82_n_0 ;
  wire \variable_1_assignment[1]_i_4__62_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__77_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__60_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__60
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [3]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [0]),
        .I4(\variable_1_assignment_reg[0]_3 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__60_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_65
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__63 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__62_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__60_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__63_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__62_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__60_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__62 
       (.I0(\variable_1_assignment[1]_i_3__82_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__62_n_0 ),
        .O(\variable_1_assignment[1]_i_2__62_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__82 
       (.I0(\variable_1_assignment[1]_i_2__62_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__62_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__62_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__82_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__62 
       (.I0(\variable_1_assignment[1]_i_2__62_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__62_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__62_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__62_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__63_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__77 
       (.I0(clause_in_use_i_2__60_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__77_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__77_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__63_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__63_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__0_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__62_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__63_0 ;
  wire \variable_1_assignment[1]_i_2__63_n_0 ;
  wire \variable_1_assignment[1]_i_3__83_n_0 ;
  wire \variable_1_assignment[1]_i_4__63_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__0_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__0_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    clause_in_use_i_2__0
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_64
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__62 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__63_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__0_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__62_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__63_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__0_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__63 
       (.I0(\variable_1_assignment[1]_i_3__83_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__63_n_0 ),
        .O(\variable_1_assignment[1]_i_2__63_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__83 
       (.I0(\variable_1_assignment[1]_i_2__63_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__63_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__63_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__83_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__63 
       (.I0(\variable_1_assignment[1]_i_2__63_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__63_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__63_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__63_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__62_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__0 
       (.I0(clause_in_use_i_2__0_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__0_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[0]_0 ,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__64_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__64_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__61_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__64_0 ;
  wire \variable_1_assignment[1]_i_2__64_n_0 ;
  wire \variable_1_assignment[1]_i_3__1_n_0 ;
  wire \variable_1_assignment[1]_i_4__64_n_0 ;
  wire \variable_1_assignment[1]_i_5__18_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__8_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF0002)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(\variable_1_assignment_reg[0]_0 [1]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_63
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__61 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__64_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__1_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__61_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__64_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__1_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__64 
       (.I0(\variable_1_assignment[1]_i_4__64_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__18_n_0 ),
        .O(\variable_1_assignment[1]_i_2__64_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_assignment[1]_i_3__1 
       (.I0(\variable_1_assignment_reg[0]_0 [1]),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(clause_in_use_reg_1),
        .I3(\variable_1_assignment_reg[0]_0 [3]),
        .I4(\variable_1_assignment_reg[0]_0 [0]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__64 
       (.I0(\variable_1_assignment[1]_i_2__64_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__64_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__64_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__64_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__18 
       (.I0(\variable_1_assignment[1]_i_2__64_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__64_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__64_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__61_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \variable_1_id[5]_i_1__8 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(\variable_1_assignment_reg[0]_0 [1]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__8_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[0]_0 ,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__65_0 ,
    clause_in_use_reg_3,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input clause_in_use_reg_1;
  input clause_in_use_reg_2;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__65_0 ;
  input clause_in_use_reg_3;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__60_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__65_0 ;
  wire \variable_1_assignment[1]_i_2__65_n_0 ;
  wire \variable_1_assignment[1]_i_3__0_n_0 ;
  wire \variable_1_assignment[1]_i_4__65_n_0 ;
  wire \variable_1_assignment[1]_i_5__19_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__7_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_0 [0]),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(clause_in_use_reg_1),
        .I4(clause_in_use_reg_2),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_62
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__60 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__65_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__0_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__60_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__65_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__0_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__65 
       (.I0(\variable_1_assignment[1]_i_4__65_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__19_n_0 ),
        .O(\variable_1_assignment[1]_i_2__65_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \variable_1_assignment[1]_i_3__0 
       (.I0(\variable_1_assignment_reg[0]_0 [3]),
        .I1(\variable_1_assignment_reg[0]_0 [1]),
        .I2(clause_in_use_reg_1),
        .I3(\variable_1_assignment_reg[0]_0 [2]),
        .I4(\variable_1_assignment_reg[0]_0 [0]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__65 
       (.I0(\variable_1_assignment[1]_i_2__65_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__65_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__65_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__65_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__19 
       (.I0(\variable_1_assignment[1]_i_2__65_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__65_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__65_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__60_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \variable_1_id[5]_i_1__7 
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_0 [0]),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(clause_in_use_reg_1),
        .I4(clause_in_use_reg_2),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__7_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66
   (\FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    clause_in_use_reg_2,
    \variable_1_assignment[1]_i_2__66_0 ,
    clause_in_use_reg_3,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [5:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input clause_in_use_reg_2;
  input [5:0]\variable_1_assignment[1]_i_2__66_0 ;
  input clause_in_use_reg_3;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [5:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__59_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__66_0 ;
  wire \variable_1_assignment[1]_i_2__66_n_0 ;
  wire \variable_1_assignment[1]_i_3__25_n_0 ;
  wire \variable_1_assignment[1]_i_4__66_n_0 ;
  wire \variable_1_assignment[1]_i_5__20_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__103_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF0020)) 
    clause_in_use_i_1
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    clause_in_use_i_2__100
       (.I0(clause_in_use_reg_2),
        .I1(clause_in_use_reg_1[0]),
        .I2(clause_in_use_reg_1[5]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_61
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__59 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__66_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__25_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__59_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__66_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__25_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__66 
       (.I0(\variable_1_assignment[1]_i_4__66_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__20_n_0 ),
        .O(\variable_1_assignment[1]_i_2__66_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \variable_1_assignment[1]_i_3__25 
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[4]),
        .I3(clause_in_use_reg_1[3]),
        .I4(\variable_1_assignment_reg[0]_2 ),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(\variable_1_assignment[1]_i_3__25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__66 
       (.I0(\variable_1_assignment[1]_i_2__66_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__66_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__66_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__66_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__20 
       (.I0(\variable_1_assignment[1]_i_2__66_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__66_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__66_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__59_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \variable_1_id[5]_i_1__103 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1[1]),
        .I3(clause_in_use_reg_1[2]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__103_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__103_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__67_0 ,
    clause_in_use_reg_3,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [3:0]clause_in_use_reg_2;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__67_0 ;
  input clause_in_use_reg_3;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__93_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire [3:0]clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__58_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__67_0 ;
  wire \variable_1_assignment[1]_i_2__67_n_0 ;
  wire \variable_1_assignment[1]_i_3__27_n_0 ;
  wire \variable_1_assignment[1]_i_4__67_n_0 ;
  wire \variable_1_assignment[1]_i_5__21_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__107_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(clause_in_use_reg_2[1]),
        .I3(clause_in_use_reg_2[3]),
        .I4(clause_in_use_i_2__93_n_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_2__93
       (.I0(clause_in_use_reg_2[0]),
        .I1(clause_in_use_reg_2[2]),
        .O(clause_in_use_i_2__93_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_60
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__58 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__67_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__27_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__58_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__67_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__27_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__67 
       (.I0(\variable_1_assignment[1]_i_4__67_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__21_n_0 ),
        .O(\variable_1_assignment[1]_i_2__67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \variable_1_assignment[1]_i_3__27 
       (.I0(clause_in_use_reg_2[0]),
        .I1(clause_in_use_reg_2[2]),
        .I2(clause_in_use_reg_2[3]),
        .I3(clause_in_use_reg_2[1]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__67 
       (.I0(\variable_1_assignment[1]_i_2__67_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__67_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__67_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__67_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__21 
       (.I0(\variable_1_assignment[1]_i_2__67_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__67_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__67_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__58_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \variable_1_id[5]_i_1__107 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(clause_in_use_reg_2[1]),
        .I3(clause_in_use_reg_2[3]),
        .I4(clause_in_use_i_2__93_n_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__107_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__107_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[0]_0 ,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__68_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__68_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__57_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__68_0 ;
  wire \variable_1_assignment[1]_i_2__68_n_0 ;
  wire \variable_1_assignment[1]_i_3__22_n_0 ;
  wire \variable_1_assignment[1]_i_4__68_n_0 ;
  wire \variable_1_assignment[1]_i_5__22_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__100_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF0020)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_0 [0]),
        .I2(\variable_1_assignment_reg[0]_0 [1]),
        .I3(clause_in_use_reg_1),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_59
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__57 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__68_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__22_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__57_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__68_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__22_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__68 
       (.I0(\variable_1_assignment[1]_i_4__68_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__22_n_0 ),
        .O(\variable_1_assignment[1]_i_2__68_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \variable_1_assignment[1]_i_3__22 
       (.I0(\variable_1_assignment_reg[0]_0 [3]),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_0 [1]),
        .I4(\variable_1_assignment_reg[0]_0 [0]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__68 
       (.I0(\variable_1_assignment[1]_i_2__68_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__68_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__68_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__68_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__22 
       (.I0(\variable_1_assignment[1]_i_2__68_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__68_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__68_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__57_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \variable_1_id[5]_i_1__100 
       (.I0(clause_in_use_reg_0),
        .I1(\variable_1_assignment_reg[0]_0 [0]),
        .I2(\variable_1_assignment_reg[0]_0 [1]),
        .I3(clause_in_use_reg_1),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__100_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__100_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69
   (\slv_reg0_reg[6] ,
    \slv_reg0_reg[8] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__69_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[6] ;
  output \slv_reg0_reg[8] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [7:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__69_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [7:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[0]_i_1__56_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__69_0 ;
  wire \variable_1_assignment[1]_i_2__69_n_0 ;
  wire \variable_1_assignment[1]_i_3__24_n_0 ;
  wire \variable_1_assignment[1]_i_4__69_n_0 ;
  wire \variable_1_assignment[1]_i_5__23_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__102_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[6] ),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[0]),
        .I4(\slv_reg0_reg[8] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_2__101
       (.I0(clause_in_use_reg_1[6]),
        .I1(clause_in_use_reg_1[1]),
        .O(\slv_reg0_reg[8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_2__79
       (.I0(clause_in_use_reg_1[4]),
        .I1(clause_in_use_reg_1[3]),
        .I2(clause_in_use_reg_1[7]),
        .I3(clause_in_use_reg_1[5]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_58
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__56 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__69_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__24_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__56_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__69_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__24_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__69 
       (.I0(\variable_1_assignment[1]_i_4__69_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__23_n_0 ),
        .O(\variable_1_assignment[1]_i_2__69_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \variable_1_assignment[1]_i_3__24 
       (.I0(clause_in_use_reg_1[6]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[0]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_0),
        .I5(\slv_reg0_reg[6] ),
        .O(\variable_1_assignment[1]_i_3__24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__69 
       (.I0(\variable_1_assignment[1]_i_2__69_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__69_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__69_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__69_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__23 
       (.I0(\variable_1_assignment[1]_i_2__69_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__69_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__69_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__56_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \variable_1_id[5]_i_1__102 
       (.I0(\slv_reg0_reg[6] ),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[0]),
        .I4(\slv_reg0_reg[8] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__102_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__102_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__11_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__11_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__118_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__11_0 ;
  wire \variable_1_assignment[1]_i_2__11_n_0 ;
  wire \variable_1_assignment[1]_i_3__40_n_0 ;
  wire \variable_1_assignment[1]_i_4__7_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__1_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__1_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    clause_in_use_i_2__1
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_120
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__118 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__11_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__1_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__118_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__11_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__1_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__11 
       (.I0(\variable_1_assignment[1]_i_3__40_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__7_n_0 ),
        .O(\variable_1_assignment[1]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__40 
       (.I0(\variable_1_assignment[1]_i_2__11_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__11_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__11_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__7 
       (.I0(\variable_1_assignment[1]_i_2__11_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__11_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__11_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__118_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__1 
       (.I0(clause_in_use_i_2__1_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__1_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[0]_0 ,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__70_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [5:0]\variable_1_assignment_reg[0]_0 ;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__70_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__55_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__70_0 ;
  wire \variable_1_assignment[1]_i_2__70_n_0 ;
  wire \variable_1_assignment[1]_i_3__23_n_0 ;
  wire \variable_1_assignment[1]_i_4__70_n_0 ;
  wire \variable_1_assignment[1]_i_5__24_n_0 ;
  wire [5:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__101_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF2000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [1]),
        .I3(\variable_1_assignment_reg[0]_0 [0]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_57
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__55 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__70_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__23_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__55_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__70_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__23_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__70 
       (.I0(\variable_1_assignment[1]_i_4__70_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__24_n_0 ),
        .O(\variable_1_assignment[1]_i_2__70_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_assignment[1]_i_3__23 
       (.I0(\variable_1_assignment_reg[0]_3 ),
        .I1(\variable_1_assignment_reg[0]_0 [3]),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(\variable_1_assignment_reg[0]_0 [5]),
        .I4(\variable_1_assignment_reg[0]_0 [4]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__70 
       (.I0(\variable_1_assignment[1]_i_2__70_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__70_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__70_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__70_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__24 
       (.I0(\variable_1_assignment[1]_i_2__70_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__70_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__70_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__55_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \variable_1_id[5]_i_1__101 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [1]),
        .I3(\variable_1_assignment_reg[0]_0 [0]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__101_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__101_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__71_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__71_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__76_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__54_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__71_0 ;
  wire \variable_1_assignment[1]_i_2__71_n_0 ;
  wire \variable_1_assignment[1]_i_3__84_n_0 ;
  wire \variable_1_assignment[1]_i_4__71_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__97_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__76_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__76
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__76_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_56
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__54 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__71_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__76_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__54_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__71_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__76_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__71 
       (.I0(\variable_1_assignment[1]_i_3__84_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__71_n_0 ),
        .O(\variable_1_assignment[1]_i_2__71_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__84 
       (.I0(\variable_1_assignment[1]_i_2__71_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__71_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__71_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__84_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__71 
       (.I0(\variable_1_assignment[1]_i_2__71_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__71_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__71_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__71_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__54_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__97 
       (.I0(clause_in_use_i_2__76_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__97_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__97_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__72_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__72_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__64_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__53_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__72_0 ;
  wire \variable_1_assignment[1]_i_2__72_n_0 ;
  wire \variable_1_assignment[1]_i_3__85_n_0 ;
  wire \variable_1_assignment[1]_i_4__72_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__82_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__64_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    clause_in_use_i_2__64
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_2 [3]),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__64_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_55
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__53 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__72_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__64_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__53_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__72_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__64_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__72 
       (.I0(\variable_1_assignment[1]_i_3__85_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__72_n_0 ),
        .O(\variable_1_assignment[1]_i_2__72_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__85 
       (.I0(\variable_1_assignment[1]_i_2__72_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__72_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__72_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__85_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__72 
       (.I0(\variable_1_assignment[1]_i_2__72_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__72_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__72_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__72_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__53_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__82 
       (.I0(clause_in_use_i_2__64_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__82_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__82_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73
   (\slv_reg0_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__61,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__73_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__61;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__73_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_i_2__61;
  wire clause_in_use_i_2__63_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[0]_i_1__52_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__73_0 ;
  wire \variable_1_assignment[1]_i_2__73_n_0 ;
  wire \variable_1_assignment[1]_i_3__86_n_0 ;
  wire \variable_1_assignment[1]_i_4__73_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__80_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__63_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__63
       (.I0(clause_in_use_i_2__61[2]),
        .I1(clause_in_use_i_2__61[1]),
        .I2(\slv_reg0_reg[6] ),
        .I3(clause_in_use_i_2__61[6]),
        .I4(clause_in_use_i_2__61[3]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(clause_in_use_i_2__63_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__9
       (.I0(clause_in_use_i_2__61[4]),
        .I1(clause_in_use_i_2__61[0]),
        .I2(clause_in_use_i_2__61[7]),
        .I3(clause_in_use_i_2__61[5]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_54
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__52 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__73_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__63_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__52_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__73_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__63_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__73 
       (.I0(\variable_1_assignment[1]_i_3__86_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__73_n_0 ),
        .O(\variable_1_assignment[1]_i_2__73_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__86 
       (.I0(\variable_1_assignment[1]_i_2__73_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__73_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__73_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__86_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__73 
       (.I0(\variable_1_assignment[1]_i_2__73_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__73_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__73_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__73_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__52_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__80 
       (.I0(clause_in_use_i_2__63_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__80_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__80_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__74_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__74_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__72_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__51_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__74_0 ;
  wire \variable_1_assignment[1]_i_2__74_n_0 ;
  wire \variable_1_assignment[1]_i_3__87_n_0 ;
  wire \variable_1_assignment[1]_i_4__74_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__90_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__72_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__72
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__72_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_53
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__51 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__74_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__72_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__51_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__74_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__72_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__74 
       (.I0(\variable_1_assignment[1]_i_3__87_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__74_n_0 ),
        .O(\variable_1_assignment[1]_i_2__74_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__87 
       (.I0(\variable_1_assignment[1]_i_2__74_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__74_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__74_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__87_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__74 
       (.I0(\variable_1_assignment[1]_i_2__74_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__74_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__74_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__74_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__51_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__90 
       (.I0(clause_in_use_i_2__72_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__90_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__90_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__75_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__75_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__61_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__50_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__75_0 ;
  wire \variable_1_assignment[1]_i_2__75_n_0 ;
  wire \variable_1_assignment[1]_i_3__88_n_0 ;
  wire \variable_1_assignment[1]_i_4__75_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__78_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__61_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__61
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [0]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__61_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_52
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__50 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__75_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__61_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__50_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__75_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__61_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__75 
       (.I0(\variable_1_assignment[1]_i_3__88_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__75_n_0 ),
        .O(\variable_1_assignment[1]_i_2__75_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__88 
       (.I0(\variable_1_assignment[1]_i_2__75_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__75_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__75_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__88_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__75 
       (.I0(\variable_1_assignment[1]_i_2__75_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__75_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__75_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__75_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__50_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__78 
       (.I0(clause_in_use_i_2__61_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__78_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__78_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76
   (\slv_reg0_reg[7] ,
    \slv_reg0_reg[5] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[0]_0 ,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__76_0 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[7] ;
  output \slv_reg0_reg[5] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [5:0]\variable_1_assignment_reg[0]_0 ;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__76_0 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[0]_i_1__49_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__76_0 ;
  wire \variable_1_assignment[1]_i_2__76_n_0 ;
  wire \variable_1_assignment[1]_i_3__17_n_0 ;
  wire \variable_1_assignment[1]_i_4__76_n_0 ;
  wire \variable_1_assignment[1]_i_5__25_n_0 ;
  wire [5:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__81_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(\slv_reg0_reg[7] ),
        .I2(\variable_1_assignment_reg[0]_0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 [3]),
        .I4(\slv_reg0_reg[5] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_2__86
       (.I0(\variable_1_assignment_reg[0]_0 [4]),
        .I1(\variable_1_assignment_reg[0]_0 [5]),
        .O(\slv_reg0_reg[7] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__17
       (.I0(\variable_1_assignment_reg[0]_0 [2]),
        .I1(\variable_1_assignment_reg[0]_0 [1]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_51
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__49 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__76_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__17_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__49_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__76_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__17_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__76 
       (.I0(\variable_1_assignment[1]_i_4__76_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__25_n_0 ),
        .O(\variable_1_assignment[1]_i_2__76_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_assignment[1]_i_3__17 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_1_assignment_reg[0]_0 [3]),
        .I2(\variable_1_assignment_reg[0]_0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 [5]),
        .I4(\variable_1_assignment_reg[0]_0 [4]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__76 
       (.I0(\variable_1_assignment[1]_i_2__76_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__76_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__76_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__76_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__25 
       (.I0(\variable_1_assignment[1]_i_2__76_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__76_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__76_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__49_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \variable_1_id[5]_i_1__81 
       (.I0(clause_in_use_reg_0),
        .I1(\slv_reg0_reg[7] ),
        .I2(\variable_1_assignment_reg[0]_0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 [3]),
        .I4(\slv_reg0_reg[5] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__81_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__81_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__77_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__77_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__62_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__48_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__77_0 ;
  wire \variable_1_assignment[1]_i_2__77_n_0 ;
  wire \variable_1_assignment[1]_i_3__89_n_0 ;
  wire \variable_1_assignment[1]_i_4__77_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__79_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__62_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    clause_in_use_i_2__62
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__62_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_50
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__48 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__77_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__62_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__48_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__77_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__62_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__77 
       (.I0(\variable_1_assignment[1]_i_3__89_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__77_n_0 ),
        .O(\variable_1_assignment[1]_i_2__77_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__89 
       (.I0(\variable_1_assignment[1]_i_2__77_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__77_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__77_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__89_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__77 
       (.I0(\variable_1_assignment[1]_i_2__77_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__77_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__77_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__77_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__48_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__79 
       (.I0(clause_in_use_i_2__62_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__79_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__79_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__78_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__78_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__71_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__47_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__78_0 ;
  wire \variable_1_assignment[1]_i_2__78_n_0 ;
  wire \variable_1_assignment[1]_i_3__90_n_0 ;
  wire \variable_1_assignment[1]_i_4__78_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__89_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__71_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    clause_in_use_i_2__71
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__71_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_49
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__47 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__78_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__71_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__47_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__78_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__71_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__78 
       (.I0(\variable_1_assignment[1]_i_3__90_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__78_n_0 ),
        .O(\variable_1_assignment[1]_i_2__78_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__90 
       (.I0(\variable_1_assignment[1]_i_2__78_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__78_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__78_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__90_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__78 
       (.I0(\variable_1_assignment[1]_i_2__78_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__78_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__78_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__78_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__47_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__89 
       (.I0(clause_in_use_i_2__71_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__89_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__89_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__79_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__79_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__5_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__46_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__79_0 ;
  wire \variable_1_assignment[1]_i_2__79_n_0 ;
  wire \variable_1_assignment[1]_i_3__91_n_0 ;
  wire \variable_1_assignment[1]_i_4__79_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__6_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__5_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__5
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_48
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__46 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__79_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__5_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__46_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__79_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__5_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__79 
       (.I0(\variable_1_assignment[1]_i_3__91_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__79_n_0 ),
        .O(\variable_1_assignment[1]_i_2__79_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__91 
       (.I0(\variable_1_assignment[1]_i_2__79_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__79_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__79_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__91_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__79 
       (.I0(\variable_1_assignment[1]_i_2__79_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__79_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__79_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__79_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__46_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__6 
       (.I0(clause_in_use_i_2__5_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__6_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__12_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__12_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__53_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__117_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__12_0 ;
  wire \variable_1_assignment[1]_i_2__12_n_0 ;
  wire \variable_1_assignment[1]_i_3__41_n_0 ;
  wire \variable_1_assignment[1]_i_4__8_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__71_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__53_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__53
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_2 [1]),
        .O(clause_in_use_i_2__53_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_119
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__117 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__12_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__53_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__117_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__12_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__53_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__12 
       (.I0(\variable_1_assignment[1]_i_3__41_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__8_n_0 ),
        .O(\variable_1_assignment[1]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__41 
       (.I0(\variable_1_assignment[1]_i_2__12_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__12_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__12_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__8 
       (.I0(\variable_1_assignment[1]_i_2__12_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__12_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__12_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__117_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__71 
       (.I0(clause_in_use_i_2__53_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__71_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__71_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__80_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__80_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__84_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__45_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__80_0 ;
  wire \variable_1_assignment[1]_i_2__80_n_0 ;
  wire \variable_1_assignment[1]_i_3__92_n_0 ;
  wire \variable_1_assignment[1]_i_4__80_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__110_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__84_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    clause_in_use_i_2__84
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__84_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_47
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__45 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__80_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__84_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__45_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__80_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__84_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__80 
       (.I0(\variable_1_assignment[1]_i_3__92_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__80_n_0 ),
        .O(\variable_1_assignment[1]_i_2__80_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__92 
       (.I0(\variable_1_assignment[1]_i_2__80_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__80_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__80_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__92_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__80 
       (.I0(\variable_1_assignment[1]_i_2__80_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__80_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__80_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__80_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__45_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__110 
       (.I0(clause_in_use_i_2__84_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__110_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__110_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__81_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__81_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__81_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__44_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__81_0 ;
  wire \variable_1_assignment[1]_i_2__81_n_0 ;
  wire \variable_1_assignment[1]_i_3__93_n_0 ;
  wire \variable_1_assignment[1]_i_4__81_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__106_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__81_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__81
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__81_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_46
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__44 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__81_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__81_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__44_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__81_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__81_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__81 
       (.I0(\variable_1_assignment[1]_i_3__93_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__81_n_0 ),
        .O(\variable_1_assignment[1]_i_2__81_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__93 
       (.I0(\variable_1_assignment[1]_i_2__81_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__81_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__81_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__93_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__81 
       (.I0(\variable_1_assignment[1]_i_2__81_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__81_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__81_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__81_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__44_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__106 
       (.I0(clause_in_use_i_2__81_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__106_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__106_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[0]_0 ,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__82_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [3:0]\variable_1_assignment_reg[0]_0 ;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__82_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__43_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__82_0 ;
  wire \variable_1_assignment[1]_i_2__82_n_0 ;
  wire \variable_1_assignment[1]_i_3_n_0 ;
  wire \variable_1_assignment[1]_i_4__82_n_0 ;
  wire \variable_1_assignment[1]_i_5__26_n_0 ;
  wire [3:0]\variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__5_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFF2000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(\variable_1_assignment_reg[0]_0 [1]),
        .I4(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_45
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__43 
       (.I0(\variable_1_assignment_reg[0]_1 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__82_n_0 ),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__43_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__82_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__82 
       (.I0(\variable_1_assignment[1]_i_4__82_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__26_n_0 ),
        .O(\variable_1_assignment[1]_i_2__82_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \variable_1_assignment[1]_i_3 
       (.I0(\variable_1_assignment_reg[0]_0 [1]),
        .I1(\variable_1_assignment_reg[0]_0 [2]),
        .I2(clause_in_use_reg_1),
        .I3(\variable_1_assignment_reg[0]_0 [3]),
        .I4(\variable_1_assignment_reg[0]_0 [0]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__82 
       (.I0(\variable_1_assignment[1]_i_2__82_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__82_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__82_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__82_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__26 
       (.I0(\variable_1_assignment[1]_i_2__82_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__82_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__82_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__43_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \variable_1_id[5]_i_1__5 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(\variable_1_assignment_reg[0]_0 [2]),
        .I3(\variable_1_assignment_reg[0]_0 [1]),
        .I4(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__5_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__83_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__83_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__80_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__42_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__83_0 ;
  wire \variable_1_assignment[1]_i_2__83_n_0 ;
  wire \variable_1_assignment[1]_i_3__94_n_0 ;
  wire \variable_1_assignment[1]_i_4__83_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__104_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__80_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__80
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [0]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__80_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_44
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__42 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__83_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__80_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__42_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__83_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__80_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__83 
       (.I0(\variable_1_assignment[1]_i_3__94_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__83_n_0 ),
        .O(\variable_1_assignment[1]_i_2__83_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__94 
       (.I0(\variable_1_assignment[1]_i_2__83_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__83_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__83_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__94_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__83 
       (.I0(\variable_1_assignment[1]_i_2__83_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__83_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__83_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__83_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__42_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__104 
       (.I0(clause_in_use_i_2__80_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__104_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__104_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__84_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__84_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__83_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__41_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__84_0 ;
  wire \variable_1_assignment[1]_i_2__84_n_0 ;
  wire \variable_1_assignment[1]_i_3__95_n_0 ;
  wire \variable_1_assignment[1]_i_4__84_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__109_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__83_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__83
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_2 [3]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__83_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_43
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__41 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__84_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__83_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__41_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__84_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__83_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__84 
       (.I0(\variable_1_assignment[1]_i_3__95_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__84_n_0 ),
        .O(\variable_1_assignment[1]_i_2__84_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__95 
       (.I0(\variable_1_assignment[1]_i_2__84_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__84_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__84_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__95_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__84 
       (.I0(\variable_1_assignment[1]_i_2__84_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__84_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__84_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__84_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__41_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__109 
       (.I0(clause_in_use_i_2__83_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__109_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__109_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85
   (\slv_reg0_reg[3] ,
    in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment[1]_i_2__85_0 ,
    clause_in_use_reg_3,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[3] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input clause_in_use_reg_2;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment[1]_i_2__85_0 ;
  input clause_in_use_reg_3;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[0]_i_1__40_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__85_0 ;
  wire \variable_1_assignment[1]_i_2__85_n_0 ;
  wire \variable_1_assignment[1]_i_3__26_n_0 ;
  wire \variable_1_assignment[1]_i_4__85_n_0 ;
  wire \variable_1_assignment[1]_i_5__27_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__105_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_2),
        .I4(\slv_reg0_reg[3] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__18
       (.I0(clause_in_use_reg_1[0]),
        .I1(clause_in_use_reg_1[1]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_42
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__40 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__85_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__26_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__40_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__85_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__26_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__85 
       (.I0(\variable_1_assignment[1]_i_4__85_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__27_n_0 ),
        .O(\variable_1_assignment[1]_i_2__85_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \variable_1_assignment[1]_i_3__26 
       (.I0(clause_in_use_reg_1[0]),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_2),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[2]),
        .I5(clause_in_use_reg_0),
        .O(\variable_1_assignment[1]_i_3__26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__85 
       (.I0(\variable_1_assignment[1]_i_2__85_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__85_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__85_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__85_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__27 
       (.I0(\variable_1_assignment[1]_i_2__85_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__85_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__85_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__40_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[5]_i_1__105 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[2]),
        .I2(clause_in_use_reg_1[3]),
        .I3(clause_in_use_reg_2),
        .I4(\slv_reg0_reg[3] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__105_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__105_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__86_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__86_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__70_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__39_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__86_0 ;
  wire \variable_1_assignment[1]_i_2__86_n_0 ;
  wire \variable_1_assignment[1]_i_3__96_n_0 ;
  wire \variable_1_assignment[1]_i_4__86_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__88_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__70_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    clause_in_use_i_2__70
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__70_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_41
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__39 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__86_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__70_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__39_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__86_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__70_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__86 
       (.I0(\variable_1_assignment[1]_i_3__96_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__86_n_0 ),
        .O(\variable_1_assignment[1]_i_2__86_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__96 
       (.I0(\variable_1_assignment[1]_i_2__86_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__86_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__86_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__96_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__86 
       (.I0(\variable_1_assignment[1]_i_2__86_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__86_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__86_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__86_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__39_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__88 
       (.I0(clause_in_use_i_2__70_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__88_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__88_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87
   (\FSM_onehot_state_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__15,
    \variable_1_assignment_reg[0]_2 ,
    clause_in_use_i_2__15_0,
    \variable_1_assignment[1]_i_2__87_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]clause_in_use_i_2__15;
  input \variable_1_assignment_reg[0]_2 ;
  input clause_in_use_i_2__15_0;
  input [5:0]\variable_1_assignment[1]_i_2__87_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire \FSM_onehot_state_reg[6] ;
  wire clause_in_use_i_1_n_0;
  wire [5:0]clause_in_use_i_2__15;
  wire clause_in_use_i_2__15_0;
  wire clause_in_use_i_2__16_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__38_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__87_0 ;
  wire \variable_1_assignment[1]_i_2__87_n_0 ;
  wire \variable_1_assignment[1]_i_3__97_n_0 ;
  wire \variable_1_assignment[1]_i_4__87_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__24_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__16_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    clause_in_use_i_2__16
       (.I0(clause_in_use_i_2__15[2]),
        .I1(clause_in_use_i_2__15[3]),
        .I2(clause_in_use_i_2__15[0]),
        .I3(clause_in_use_i_2__15[1]),
        .I4(\variable_1_assignment_reg[0]_2 ),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(clause_in_use_i_2__16_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    clause_in_use_i_3__26
       (.I0(clause_in_use_i_2__15_0),
        .I1(clause_in_use_i_2__15[4]),
        .I2(clause_in_use_i_2__15[5]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_40
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__38 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__87_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__16_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__38_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__87_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__16_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__87 
       (.I0(\variable_1_assignment[1]_i_3__97_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__87_n_0 ),
        .O(\variable_1_assignment[1]_i_2__87_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__97 
       (.I0(\variable_1_assignment[1]_i_2__87_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__87_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__87_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__97_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__87 
       (.I0(\variable_1_assignment[1]_i_2__87_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__87_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__87_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__87_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__38_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__24 
       (.I0(clause_in_use_i_2__16_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__24_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__88_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [5:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__88_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__69_n_0;
  wire clause_in_use_i_3__20_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__37_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__88_0 ;
  wire \variable_1_assignment[1]_i_2__88_n_0 ;
  wire \variable_1_assignment[1]_i_3__98_n_0 ;
  wire \variable_1_assignment[1]_i_4__88_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [5:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__87_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__69_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__69
       (.I0(\variable_1_assignment_reg[0]_2 [5]),
        .I1(\variable_1_assignment_reg[0]_2 [0]),
        .I2(clause_in_use_i_3__20_n_0),
        .I3(\variable_1_assignment_reg[0]_2 [1]),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(clause_in_use_i_2__69_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__20
       (.I0(\variable_1_assignment_reg[0]_2 [4]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .O(clause_in_use_i_3__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_39
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__37 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__88_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__69_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__37_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__88_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__69_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__88 
       (.I0(\variable_1_assignment[1]_i_3__98_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__88_n_0 ),
        .O(\variable_1_assignment[1]_i_2__88_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__98 
       (.I0(\variable_1_assignment[1]_i_2__88_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__88_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__88_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__98_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__88 
       (.I0(\variable_1_assignment[1]_i_2__88_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__88_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__88_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__88_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__37_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__87 
       (.I0(clause_in_use_i_2__69_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__87_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__87_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__89_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__89_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__68_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__36_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__89_0 ;
  wire \variable_1_assignment[1]_i_2__89_n_0 ;
  wire \variable_1_assignment[1]_i_3__99_n_0 ;
  wire \variable_1_assignment[1]_i_4__89_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__86_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__68_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__68
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [2]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [0]),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__68_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_38
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__36 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__89_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__68_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__36_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__89_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__68_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__89 
       (.I0(\variable_1_assignment[1]_i_3__99_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__89_n_0 ),
        .O(\variable_1_assignment[1]_i_2__89_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__99 
       (.I0(\variable_1_assignment[1]_i_2__89_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__89_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__89_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__99_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__89 
       (.I0(\variable_1_assignment[1]_i_2__89_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__89_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__89_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__89_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__36_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__86 
       (.I0(clause_in_use_i_2__68_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__86_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__86_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__13_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__13_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__52_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__116_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__13_0 ;
  wire \variable_1_assignment[1]_i_2__13_n_0 ;
  wire \variable_1_assignment[1]_i_3__42_n_0 ;
  wire \variable_1_assignment[1]_i_4__9_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__70_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__52_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__52
       (.I0(\variable_1_assignment_reg[0]_2 [1]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(\variable_1_assignment_reg[0]_2 [2]),
        .I5(\variable_1_assignment_reg[0]_2 [0]),
        .O(clause_in_use_i_2__52_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_118
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__116 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__13_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__52_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__116_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__13_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__52_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__13 
       (.I0(\variable_1_assignment[1]_i_3__42_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__9_n_0 ),
        .O(\variable_1_assignment[1]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__42 
       (.I0(\variable_1_assignment[1]_i_2__13_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__13_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__13_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__9 
       (.I0(\variable_1_assignment[1]_i_2__13_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__13_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__13_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__116_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__70 
       (.I0(clause_in_use_i_2__52_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__70_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__70_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized90
   (in0,
    out,
    s01_axi_aclk,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment[1]_i_2__90_0 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input clause_in_use_reg_0;
  input [5:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [5:0]\variable_1_assignment[1]_i_2__90_0 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [5:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__35_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__90_0 ;
  wire \variable_1_assignment[1]_i_2__90_n_0 ;
  wire \variable_1_assignment[1]_i_3__18_n_0 ;
  wire \variable_1_assignment[1]_i_4__90_n_0 ;
  wire \variable_1_assignment[1]_i_5__28_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__93_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[5]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_37
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__35 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__90_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(\variable_1_assignment[1]_i_3__18_n_0 ),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__35_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__90_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__18_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__90 
       (.I0(\variable_1_assignment[1]_i_4__90_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__28_n_0 ),
        .O(\variable_1_assignment[1]_i_2__90_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \variable_1_assignment[1]_i_3__18 
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[3]),
        .I2(\variable_1_assignment_reg[0]_2 ),
        .I3(clause_in_use_reg_1[4]),
        .I4(clause_in_use_reg_1[0]),
        .I5(\variable_1_assignment_reg[0]_3 ),
        .O(\variable_1_assignment[1]_i_3__18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__90 
       (.I0(\variable_1_assignment[1]_i_2__90_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__90_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__90_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_4__90_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_5__28 
       (.I0(\variable_1_assignment[1]_i_2__90_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__90_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__90_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_5__28_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__35_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \variable_1_id[5]_i_1__93 
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1[1]),
        .I2(clause_in_use_reg_1[5]),
        .I3(clause_in_use_reg_1[3]),
        .I4(clause_in_use_reg_1[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__93_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__93_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized91
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__91_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__91_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__15_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__34_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__91_0 ;
  wire \variable_1_assignment[1]_i_2__91_n_0 ;
  wire \variable_1_assignment[1]_i_3__100_n_0 ;
  wire \variable_1_assignment[1]_i_4__91_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__23_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__15_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    clause_in_use_i_2__15
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [0]),
        .I2(\variable_1_assignment_reg[0]_3 [1]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_36
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__34 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__91_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__15_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__34_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__91_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__15_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__91 
       (.I0(\variable_1_assignment[1]_i_3__100_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__91_n_0 ),
        .O(\variable_1_assignment[1]_i_2__91_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__100 
       (.I0(\variable_1_assignment[1]_i_2__91_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__91_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__91_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__100_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__91 
       (.I0(\variable_1_assignment[1]_i_2__91_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__91_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__91_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__91_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__34_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__23 
       (.I0(clause_in_use_i_2__15_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__23_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized92
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__92_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__92_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__67_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__33_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__92_0 ;
  wire \variable_1_assignment[1]_i_2__92_n_0 ;
  wire \variable_1_assignment[1]_i_3__101_n_0 ;
  wire \variable_1_assignment[1]_i_4__92_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__85_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__67_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    clause_in_use_i_2__67
       (.I0(\variable_1_assignment_reg[0]_2 [3]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_2 [0]),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_3 ),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__67_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_35
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__33 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__92_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__67_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__33_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__92_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__67_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__92 
       (.I0(\variable_1_assignment[1]_i_3__101_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__92_n_0 ),
        .O(\variable_1_assignment[1]_i_2__92_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__101 
       (.I0(\variable_1_assignment[1]_i_2__92_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__92_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__92_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__101_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__92 
       (.I0(\variable_1_assignment[1]_i_2__92_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__92_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__92_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__92_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__33_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__85 
       (.I0(clause_in_use_i_2__67_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__85_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__85_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized93
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__93_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__93_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__66_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__32_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__93_0 ;
  wire \variable_1_assignment[1]_i_2__93_n_0 ;
  wire \variable_1_assignment[1]_i_3__102_n_0 ;
  wire \variable_1_assignment[1]_i_4__93_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__84_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__66_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    clause_in_use_i_2__66
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [0]),
        .I2(\variable_1_assignment_reg[0]_3 [2]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__66_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_34
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__32 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__93_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__66_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__32_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__93_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__66_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__93 
       (.I0(\variable_1_assignment[1]_i_3__102_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__93_n_0 ),
        .O(\variable_1_assignment[1]_i_2__93_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__102 
       (.I0(\variable_1_assignment[1]_i_2__93_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__93_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__93_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__102_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__93 
       (.I0(\variable_1_assignment[1]_i_2__93_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__93_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__93_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__93_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__32_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__84 
       (.I0(clause_in_use_i_2__66_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__84_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__84_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized94
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__94_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input [3:0]\variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__94_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__59_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__31_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__94_0 ;
  wire \variable_1_assignment[1]_i_2__94_n_0 ;
  wire \variable_1_assignment[1]_i_3__103_n_0 ;
  wire \variable_1_assignment[1]_i_4__94_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire [3:0]\variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__76_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__59_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    clause_in_use_i_2__59
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 ),
        .I2(\variable_1_assignment_reg[0]_4 [3]),
        .I3(\variable_1_assignment_reg[0]_4 [2]),
        .I4(\variable_1_assignment_reg[0]_4 [1]),
        .I5(\variable_1_assignment_reg[0]_4 [0]),
        .O(clause_in_use_i_2__59_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_33
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__31 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__94_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__59_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__31_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__94_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__59_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__94 
       (.I0(\variable_1_assignment[1]_i_3__103_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__94_n_0 ),
        .O(\variable_1_assignment[1]_i_2__94_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__103 
       (.I0(\variable_1_assignment[1]_i_2__94_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__94_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__94_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__103_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__94 
       (.I0(\variable_1_assignment[1]_i_2__94_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__94_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__94_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__94_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__31_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__76 
       (.I0(clause_in_use_i_2__59_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__76_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__76_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized95
   (\slv_reg0_reg[4] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__9,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__95_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[4] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__9;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__95_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__10_n_0;
  wire [7:0]clause_in_use_i_2__9;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[0]_i_1__30_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__95_0 ;
  wire \variable_1_assignment[1]_i_2__95_n_0 ;
  wire \variable_1_assignment[1]_i_3__104_n_0 ;
  wire \variable_1_assignment[1]_i_4__95_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__15_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__10_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    clause_in_use_i_2__10
       (.I0(clause_in_use_i_2__9[1]),
        .I1(clause_in_use_i_2__9[4]),
        .I2(\slv_reg0_reg[4] ),
        .I3(clause_in_use_i_2__9[6]),
        .I4(clause_in_use_i_2__9[5]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(clause_in_use_i_2__10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__0
       (.I0(clause_in_use_i_2__9[2]),
        .I1(clause_in_use_i_2__9[3]),
        .I2(clause_in_use_i_2__9[7]),
        .I3(clause_in_use_i_2__9[0]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_32
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__30 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__95_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__10_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__30_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__95_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__10_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__95 
       (.I0(\variable_1_assignment[1]_i_3__104_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__95_n_0 ),
        .O(\variable_1_assignment[1]_i_2__95_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__104 
       (.I0(\variable_1_assignment[1]_i_2__95_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__95_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__95_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__104_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__95 
       (.I0(\variable_1_assignment[1]_i_2__95_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__95_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__95_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__95_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__30_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__15 
       (.I0(clause_in_use_i_2__10_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__15_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized96
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__96_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__96_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__26_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__29_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__96_0 ;
  wire \variable_1_assignment[1]_i_2__96_n_0 ;
  wire \variable_1_assignment[1]_i_3__105_n_0 ;
  wire \variable_1_assignment[1]_i_4__96_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__36_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__26_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    clause_in_use_i_2__26
       (.I0(\variable_1_assignment_reg[0]_2 [2]),
        .I1(\variable_1_assignment_reg[0]_2 [1]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [3]),
        .I4(\variable_1_assignment_reg[0]_2 [0]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_31
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__29 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__96_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__26_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__29_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__96_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__26_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__96 
       (.I0(\variable_1_assignment[1]_i_3__105_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__96_n_0 ),
        .O(\variable_1_assignment[1]_i_2__96_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__105 
       (.I0(\variable_1_assignment[1]_i_2__96_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__96_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__96_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__105_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__96 
       (.I0(\variable_1_assignment[1]_i_2__96_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__96_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__96_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__96_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__29_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__36 
       (.I0(clause_in_use_i_2__26_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__36_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__36_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized97
   (\slv_reg0_reg[6] ,
    in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    clause_in_use_i_2__47,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment[1]_i_2__97_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output \slv_reg0_reg[6] ;
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [7:0]clause_in_use_i_2__47;
  input \variable_1_assignment_reg[0]_2 ;
  input [5:0]\variable_1_assignment[1]_i_2__97_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire [7:0]clause_in_use_i_2__47;
  wire clause_in_use_i_2__49_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[0]_i_1__28_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__97_0 ;
  wire \variable_1_assignment[1]_i_2__97_n_0 ;
  wire \variable_1_assignment[1]_i_3__106_n_0 ;
  wire \variable_1_assignment[1]_i_4__97_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__65_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__49_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__49
       (.I0(clause_in_use_i_2__47[2]),
        .I1(clause_in_use_i_2__47[1]),
        .I2(\slv_reg0_reg[6] ),
        .I3(clause_in_use_i_2__47[6]),
        .I4(clause_in_use_i_2__47[5]),
        .I5(\variable_1_assignment_reg[0]_2 ),
        .O(clause_in_use_i_2__49_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_3__7
       (.I0(clause_in_use_i_2__47[4]),
        .I1(clause_in_use_i_2__47[3]),
        .I2(clause_in_use_i_2__47[7]),
        .I3(clause_in_use_i_2__47[0]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_30
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__28 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__97_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__49_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__28_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__97_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__49_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__97 
       (.I0(\variable_1_assignment[1]_i_3__106_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__97_n_0 ),
        .O(\variable_1_assignment[1]_i_2__97_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__106 
       (.I0(\variable_1_assignment[1]_i_2__97_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__97_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__97_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__106_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__97 
       (.I0(\variable_1_assignment[1]_i_2__97_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__97_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__97_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__97_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__28_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__65 
       (.I0(clause_in_use_i_2__49_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__65_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__65_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized98
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__98_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_id_reg[5]_0 );
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input [3:0]\variable_1_assignment_reg[0]_2 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__98_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]\variable_1_id_reg[5]_0 ;

  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__90_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__27_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__98_0 ;
  wire \variable_1_assignment[1]_i_2__98_n_0 ;
  wire \variable_1_assignment[1]_i_3__107_n_0 ;
  wire \variable_1_assignment[1]_i_4__98_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [3:0]\variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__116_n_0 ;
  wire [5:0]\variable_1_id_reg[5]_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__90_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    clause_in_use_i_2__90
       (.I0(\variable_1_assignment_reg[0]_2 [0]),
        .I1(\variable_1_assignment_reg[0]_2 [3]),
        .I2(\variable_1_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment_reg[0]_2 [2]),
        .I4(\variable_1_assignment_reg[0]_2 [1]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__90_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_29
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__27 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__98_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__90_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__27_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__98_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__90_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__98 
       (.I0(\variable_1_assignment[1]_i_3__107_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__98_n_0 ),
        .O(\variable_1_assignment[1]_i_2__98_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__107 
       (.I0(\variable_1_assignment[1]_i_2__98_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__98_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__98_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__107_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__98 
       (.I0(\variable_1_assignment[1]_i_2__98_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__98_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__98_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__98_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__27_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__116 
       (.I0(clause_in_use_i_2__90_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__116_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(\variable_1_id_reg[5]_0 [0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(\variable_1_id_reg[5]_0 [1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(\variable_1_id_reg[5]_0 [2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(\variable_1_id_reg[5]_0 [3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(\variable_1_id_reg[5]_0 [4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(\variable_1_id_reg[5]_0 [5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__116_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized99
   (in0,
    out,
    s01_axi_aclk,
    s01_axi_aresetn,
    \variable_1_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_1_assignment[1]_i_2__99_0 ,
    clause_in_use_reg_0,
    \variable_1_assignment_reg[1]_0 ,
    D);
  output [0:0]in0;
  input [0:0]out;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input \variable_1_assignment_reg[0]_0 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_1_assignment_reg[0]_2 ;
  input [3:0]\variable_1_assignment_reg[0]_3 ;
  input \variable_1_assignment_reg[0]_4 ;
  input [5:0]\variable_1_assignment[1]_i_2__99_0 ;
  input clause_in_use_reg_0;
  input \variable_1_assignment_reg[1]_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__47_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]in0;
  wire [0:0]out;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[0]_i_1__26_n_0 ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [5:0]\variable_1_assignment[1]_i_2__99_0 ;
  wire \variable_1_assignment[1]_i_2__99_n_0 ;
  wire \variable_1_assignment[1]_i_3__108_n_0 ;
  wire \variable_1_assignment[1]_i_4__99_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire [3:0]\variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg_n_0_[0] ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[5]_i_1__63_n_0 ;
  wire \variable_1_id_reg_n_0_[0] ;
  wire \variable_1_id_reg_n_0_[1] ;
  wire \variable_1_id_reg_n_0_[2] ;
  wire \variable_1_id_reg_n_0_[3] ;
  wire \variable_1_id_reg_n_0_[4] ;
  wire \variable_1_id_reg_n_0_[5] ;
  wire variable_1_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use_i_2__47_n_0),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    clause_in_use_i_2__47
       (.I0(\variable_1_assignment_reg[0]_2 ),
        .I1(\variable_1_assignment_reg[0]_3 [1]),
        .I2(\variable_1_assignment_reg[0]_3 [0]),
        .I3(\variable_1_assignment_reg[0]_3 [3]),
        .I4(\variable_1_assignment_reg[0]_3 [2]),
        .I5(\variable_1_assignment_reg[0]_4 ),
        .O(clause_in_use_i_2__47_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    is_SAT_inferred_i_28
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg_n_0_[0] ),
        .I2(variable_1_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .O(in0));
  LUT6 #(
    .INIT(64'hCCCC8CCC00008000)) 
    \variable_1_assignment[0]_i_1__26 
       (.I0(\variable_1_assignment_reg[0]_0 ),
        .I1(s01_axi_aresetn),
        .I2(\variable_1_assignment[1]_i_2__99_n_0 ),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(clause_in_use_i_2__47_n_0),
        .I5(\variable_1_assignment_reg_n_0_[0] ),
        .O(\variable_1_assignment[0]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hFF000800)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment[1]_i_2__99_n_0 ),
        .I1(\variable_1_assignment_reg[1]_0 ),
        .I2(clause_in_use_i_2__47_n_0),
        .I3(s01_axi_aresetn),
        .I4(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_assignment[1]_i_2__99 
       (.I0(\variable_1_assignment[1]_i_3__108_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__99_n_0 ),
        .O(\variable_1_assignment[1]_i_2__99_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_3__108 
       (.I0(\variable_1_assignment[1]_i_2__99_0 [4]),
        .I1(\variable_1_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment[1]_i_2__99_0 [3]),
        .I3(\variable_1_id_reg_n_0_[3] ),
        .I4(\variable_1_assignment[1]_i_2__99_0 [5]),
        .I5(\variable_1_id_reg_n_0_[5] ),
        .O(\variable_1_assignment[1]_i_3__108_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \variable_1_assignment[1]_i_4__99 
       (.I0(\variable_1_assignment[1]_i_2__99_0 [1]),
        .I1(\variable_1_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment[1]_i_2__99_0 [0]),
        .I3(\variable_1_id_reg_n_0_[0] ),
        .I4(\variable_1_assignment[1]_i_2__99_0 [2]),
        .I5(\variable_1_id_reg_n_0_[2] ),
        .O(\variable_1_assignment[1]_i_4__99_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[0]_i_1__26_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[5]_i_1__63 
       (.I0(clause_in_use_i_2__47_n_0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[5]_i_1__63_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(D[0]),
        .Q(\variable_1_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(D[1]),
        .Q(\variable_1_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(D[2]),
        .Q(\variable_1_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(D[3]),
        .Q(\variable_1_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(D[4]),
        .Q(\variable_1_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(D[5]),
        .Q(\variable_1_id_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[5]_i_1__63_n_0 ),
        .D(out),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO
   (D,
    E,
    s01_axi_aclk,
    implication_o,
    s01_axi_aresetn,
    op_code_read,
    \writeCounter_reg[0]_0 ,
    \readCounter_reg[0]_0 ,
    fifo_wr_en);
  output [7:0]D;
  output [0:0]E;
  input s01_axi_aclk;
  input [6:0]implication_o;
  input s01_axi_aresetn;
  input op_code_read;
  input \writeCounter_reg[0]_0 ;
  input \readCounter_reg[0]_0 ;
  input fifo_wr_en;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_reg_0_15_0_5_i_1_n_0;
  wire [3:1]count;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[3]_i_3_n_0 ;
  wire \count[3]_i_4_n_0 ;
  wire \count[3]_i_5_n_0 ;
  wire \count[3]_i_6_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire fifo_wr_en;
  wire [6:0]implication_o;
  wire op_code_read;
  wire readCounter;
  wire [3:0]readCounter0_in;
  wire \readCounter[0]_i_3_n_0 ;
  wire \readCounter[0]_i_4_n_0 ;
  wire \readCounter_reg[0]_0 ;
  wire \readCounter_reg_n_0_[0] ;
  wire \readCounter_reg_n_0_[1] ;
  wire \readCounter_reg_n_0_[2] ;
  wire \readCounter_reg_n_0_[3] ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire [3:0]writeCounter;
  wire \writeCounter[0]_i_1_n_0 ;
  wire \writeCounter[1]_i_1_n_0 ;
  wire \writeCounter[2]_i_1_n_0 ;
  wire \writeCounter[3]_i_1_n_0 ;
  wire \writeCounter[3]_i_2_n_0 ;
  wire \writeCounter[3]_i_3_n_0 ;
  wire \writeCounter[3]_i_4_n_0 ;
  wire \writeCounter_reg[0]_0 ;
  wire [1:0]NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED;
  wire NLW_FIFO_reg_0_15_6_11_SPO_UNCONNECTED;
  wire NLW_FIFO_reg_0_15_6_11__0_SPO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S01_AXI_inst/implicationFIFO/FIFO_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M FIFO_reg_0_15_0_5
       (.ADDRA({1'b0,\readCounter_reg_n_0_[3] ,\readCounter_reg_n_0_[2] ,\readCounter_reg_n_0_[1] ,\readCounter_reg_n_0_[0] }),
        .ADDRB({1'b0,\readCounter_reg_n_0_[3] ,\readCounter_reg_n_0_[2] ,\readCounter_reg_n_0_[1] ,\readCounter_reg_n_0_[0] }),
        .ADDRC({1'b0,\readCounter_reg_n_0_[3] ,\readCounter_reg_n_0_[2] ,\readCounter_reg_n_0_[1] ,\readCounter_reg_n_0_[0] }),
        .ADDRD({1'b0,writeCounter}),
        .DIA(implication_o[1:0]),
        .DIB(implication_o[3:2]),
        .DIC(implication_o[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(D[1:0]),
        .DOB(D[3:2]),
        .DOC(D[5:4]),
        .DOD(NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s01_axi_aclk),
        .WE(FIFO_reg_0_15_0_5_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    FIFO_reg_0_15_0_5_i_1
       (.I0(\writeCounter[3]_i_4_n_0 ),
        .I1(s01_axi_aresetn),
        .I2(op_code_read),
        .O(FIFO_reg_0_15_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S01_AXI_inst/implicationFIFO/FIFO_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D FIFO_reg_0_15_6_11
       (.A0(writeCounter[0]),
        .A1(writeCounter[1]),
        .A2(writeCounter[2]),
        .A3(writeCounter[3]),
        .A4(1'b0),
        .D(implication_o[6]),
        .DPO(D[6]),
        .DPRA0(\readCounter_reg_n_0_[0] ),
        .DPRA1(\readCounter_reg_n_0_[1] ),
        .DPRA2(\readCounter_reg_n_0_[2] ),
        .DPRA3(\readCounter_reg_n_0_[3] ),
        .DPRA4(1'b0),
        .SPO(NLW_FIFO_reg_0_15_6_11_SPO_UNCONNECTED),
        .WCLK(s01_axi_aclk),
        .WE(FIFO_reg_0_15_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S01_AXI_inst/implicationFIFO/FIFO_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D FIFO_reg_0_15_6_11__0
       (.A0(writeCounter[0]),
        .A1(writeCounter[1]),
        .A2(writeCounter[2]),
        .A3(writeCounter[3]),
        .A4(1'b0),
        .D(1'b0),
        .DPO(D[7]),
        .DPRA0(\readCounter_reg_n_0_[0] ),
        .DPRA1(\readCounter_reg_n_0_[1] ),
        .DPRA2(\readCounter_reg_n_0_[2] ),
        .DPRA3(\readCounter_reg_n_0_[3] ),
        .DPRA4(1'b0),
        .SPO(NLW_FIFO_reg_0_15_6_11__0_SPO_UNCONNECTED),
        .WCLK(s01_axi_aclk),
        .WE(FIFO_reg_0_15_0_5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[0]_i_1__0 
       (.I0(writeCounter[0]),
        .I1(\readCounter_reg_n_0_[0] ),
        .O(\count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h4BB42DD2)) 
    \count[1]_i_1__0 
       (.I0(\readCounter_reg_n_0_[0] ),
        .I1(writeCounter[0]),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(writeCounter[1]),
        .I4(\count[3]_i_3_n_0 ),
        .O(count[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \count[2]_i_1__0 
       (.I0(\count[3]_i_5_n_0 ),
        .I1(\readCounter_reg_n_0_[2] ),
        .I2(writeCounter[2]),
        .O(count[2]));
  LUT4 #(
    .INIT(16'hEFAE)) 
    \count[3]_i_1 
       (.I0(\count[3]_i_3_n_0 ),
        .I1(writeCounter[3]),
        .I2(\readCounter_reg_n_0_[3] ),
        .I3(\count[3]_i_4_n_0 ),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4DB2B24D718E8E71)) 
    \count[3]_i_2__0 
       (.I0(\count[3]_i_5_n_0 ),
        .I1(writeCounter[2]),
        .I2(\readCounter_reg_n_0_[2] ),
        .I3(\readCounter_reg_n_0_[3] ),
        .I4(writeCounter[3]),
        .I5(\count[3]_i_3_n_0 ),
        .O(count[3]));
  LUT3 #(
    .INIT(8'hB2)) 
    \count[3]_i_3 
       (.I0(\count[3]_i_6_n_0 ),
        .I1(writeCounter[3]),
        .I2(\readCounter_reg_n_0_[3] ),
        .O(\count[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F02FFFF00002F02)) 
    \count[3]_i_4 
       (.I0(writeCounter[0]),
        .I1(\readCounter_reg_n_0_[0] ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(writeCounter[1]),
        .I4(\readCounter_reg_n_0_[2] ),
        .I5(writeCounter[2]),
        .O(\count[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hDB599ADB)) 
    \count[3]_i_5 
       (.I0(\count[3]_i_3_n_0 ),
        .I1(\readCounter_reg_n_0_[1] ),
        .I2(writeCounter[1]),
        .I3(\readCounter_reg_n_0_[0] ),
        .I4(writeCounter[0]),
        .O(\count[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDF0DFFFF0000DF0D)) 
    \count[3]_i_6 
       (.I0(writeCounter[0]),
        .I1(\readCounter_reg_n_0_[0] ),
        .I2(writeCounter[1]),
        .I3(\readCounter_reg_n_0_[1] ),
        .I4(writeCounter[2]),
        .I5(\readCounter_reg_n_0_[2] ),
        .O(\count[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(\count[0]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(count[1]),
        .Q(\count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(count[2]),
        .Q(\count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(count[3]),
        .Q(\count_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCCC)) 
    \readCounter[0]_i_1 
       (.I0(\readCounter[0]_i_3_n_0 ),
        .I1(\readCounter[0]_i_4_n_0 ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(\readCounter_reg_n_0_[0] ),
        .I4(\readCounter_reg_n_0_[2] ),
        .I5(\readCounter_reg_n_0_[3] ),
        .O(readCounter));
  LUT6 #(
    .INIT(64'h0000333300003233)) 
    \readCounter[0]_i_2 
       (.I0(\readCounter[0]_i_3_n_0 ),
        .I1(\writeCounter_reg[0]_0 ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(\readCounter_reg_n_0_[3] ),
        .I4(\readCounter_reg_n_0_[0] ),
        .I5(\readCounter_reg_n_0_[2] ),
        .O(readCounter0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \readCounter[0]_i_3 
       (.I0(writeCounter[0]),
        .I1(writeCounter[3]),
        .I2(writeCounter[2]),
        .I3(writeCounter[1]),
        .O(\readCounter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \readCounter[0]_i_4 
       (.I0(\writeCounter_reg[0]_0 ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(\readCounter_reg[0]_0 ),
        .O(\readCounter[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \readCounter[1]_i_1 
       (.I0(\writeCounter_reg[0]_0 ),
        .I1(\readCounter_reg_n_0_[1] ),
        .I2(\readCounter_reg_n_0_[0] ),
        .O(readCounter0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \readCounter[2]_i_1 
       (.I0(\writeCounter_reg[0]_0 ),
        .I1(\readCounter_reg_n_0_[1] ),
        .I2(\readCounter_reg_n_0_[0] ),
        .I3(\readCounter_reg_n_0_[2] ),
        .O(readCounter0_in[2]));
  LUT6 #(
    .INIT(64'h0330330033003200)) 
    \readCounter[3]_i_1 
       (.I0(\readCounter[0]_i_3_n_0 ),
        .I1(\writeCounter_reg[0]_0 ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(\readCounter_reg_n_0_[3] ),
        .I4(\readCounter_reg_n_0_[0] ),
        .I5(\readCounter_reg_n_0_[2] ),
        .O(readCounter0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[0] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[0]),
        .Q(\readCounter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[1] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[1]),
        .Q(\readCounter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[2] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[2]),
        .Q(\readCounter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[3] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[3]),
        .Q(\readCounter_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg5[7]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[3] ),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \writeCounter[0]_i_1 
       (.I0(writeCounter[0]),
        .I1(s01_axi_aresetn),
        .I2(op_code_read),
        .O(\writeCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \writeCounter[1]_i_1 
       (.I0(writeCounter[1]),
        .I1(writeCounter[0]),
        .I2(s01_axi_aresetn),
        .I3(op_code_read),
        .O(\writeCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00006A00)) 
    \writeCounter[2]_i_1 
       (.I0(writeCounter[2]),
        .I1(writeCounter[1]),
        .I2(writeCounter[0]),
        .I3(s01_axi_aresetn),
        .I4(op_code_read),
        .O(\writeCounter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \writeCounter[3]_i_1 
       (.I0(writeCounter[0]),
        .I1(writeCounter[3]),
        .I2(writeCounter[2]),
        .I3(writeCounter[1]),
        .O(\writeCounter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \writeCounter[3]_i_2 
       (.I0(\writeCounter[3]_i_4_n_0 ),
        .I1(\writeCounter_reg[0]_0 ),
        .I2(writeCounter[0]),
        .I3(writeCounter[3]),
        .I4(writeCounter[2]),
        .I5(writeCounter[1]),
        .O(\writeCounter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAA0000)) 
    \writeCounter[3]_i_3 
       (.I0(writeCounter[3]),
        .I1(writeCounter[2]),
        .I2(writeCounter[0]),
        .I3(writeCounter[1]),
        .I4(s01_axi_aresetn),
        .I5(op_code_read),
        .O(\writeCounter[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \writeCounter[3]_i_4 
       (.I0(fifo_wr_en),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(\readCounter_reg[0]_0 ),
        .O(\writeCounter[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[0]_i_1_n_0 ),
        .Q(writeCounter[0]),
        .R(\writeCounter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[1]_i_1_n_0 ),
        .Q(writeCounter[1]),
        .R(\writeCounter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[2]_i_1_n_0 ),
        .Q(writeCounter[2]),
        .R(\writeCounter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[3]_i_3_n_0 ),
        .Q(writeCounter[3]),
        .R(\writeCounter[3]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector
   (chosen_implication_variable_id,
    in0,
    chosen_implication_assignment,
    s01_axi_aresetn,
    Q,
    out,
    s01_axi_aclk,
    \implication_variable_id_reg[5]_i_44_0 ,
    \implication_assignment_reg[0]_i_13_0 ,
    state_reg_0);
  output [5:0]chosen_implication_variable_id;
  output in0;
  output [0:0]chosen_implication_assignment;
  input s01_axi_aresetn;
  input [0:0]Q;
  input [768:0]out;
  input s01_axi_aclk;
  input [127:0]\implication_variable_id_reg[5]_i_44_0 ;
  input [127:0]\implication_assignment_reg[0]_i_13_0 ;
  input state_reg_0;

  wire [0:0]Q;
  wire [0:0]chosen_implication_assignment;
  wire [5:0]chosen_implication_variable_id;
  wire \clause_count[0]_i_1_n_0 ;
  wire \clause_count[0]_rep__0_i_1_n_0 ;
  wire \clause_count[0]_rep_i_1_n_0 ;
  wire \clause_count[1]_rep__0_i_1_n_0 ;
  wire \clause_count[1]_rep_i_1_n_0 ;
  wire \clause_count[2]_rep_i_1_n_0 ;
  wire \clause_count[7]_i_1_n_0 ;
  wire \clause_count[7]_i_3_n_0 ;
  wire [7:0]clause_count_reg;
  wire \clause_count_reg[0]_rep__0_n_0 ;
  wire \clause_count_reg[0]_rep_n_0 ;
  wire \clause_count_reg[1]_rep__0_n_0 ;
  wire \clause_count_reg[1]_rep_n_0 ;
  wire \clause_count_reg[2]_rep_n_0 ;
  wire impl_found_i_1_n_0;
  wire \implication_assignment[0]_i_1_n_0 ;
  wire \implication_assignment[0]_i_28_n_0 ;
  wire \implication_assignment[0]_i_29_n_0 ;
  wire \implication_assignment[0]_i_2_n_0 ;
  wire \implication_assignment[0]_i_30_n_0 ;
  wire \implication_assignment[0]_i_31_n_0 ;
  wire \implication_assignment[0]_i_32_n_0 ;
  wire \implication_assignment[0]_i_33_n_0 ;
  wire \implication_assignment[0]_i_34_n_0 ;
  wire \implication_assignment[0]_i_35_n_0 ;
  wire \implication_assignment[0]_i_36_n_0 ;
  wire \implication_assignment[0]_i_37_n_0 ;
  wire \implication_assignment[0]_i_38_n_0 ;
  wire \implication_assignment[0]_i_39_n_0 ;
  wire \implication_assignment[0]_i_3_n_0 ;
  wire \implication_assignment[0]_i_40_n_0 ;
  wire \implication_assignment[0]_i_41_n_0 ;
  wire \implication_assignment[0]_i_42_n_0 ;
  wire \implication_assignment[0]_i_43_n_0 ;
  wire \implication_assignment[0]_i_44_n_0 ;
  wire \implication_assignment[0]_i_45_n_0 ;
  wire \implication_assignment[0]_i_46_n_0 ;
  wire \implication_assignment[0]_i_47_n_0 ;
  wire \implication_assignment[0]_i_48_n_0 ;
  wire \implication_assignment[0]_i_49_n_0 ;
  wire \implication_assignment[0]_i_50_n_0 ;
  wire \implication_assignment[0]_i_51_n_0 ;
  wire \implication_assignment[0]_i_52_n_0 ;
  wire \implication_assignment[0]_i_53_n_0 ;
  wire \implication_assignment[0]_i_54_n_0 ;
  wire \implication_assignment[0]_i_55_n_0 ;
  wire \implication_assignment[0]_i_56_n_0 ;
  wire \implication_assignment[0]_i_57_n_0 ;
  wire \implication_assignment[0]_i_58_n_0 ;
  wire \implication_assignment[0]_i_59_n_0 ;
  wire \implication_assignment_reg[0]_i_10_n_0 ;
  wire \implication_assignment_reg[0]_i_11_n_0 ;
  wire \implication_assignment_reg[0]_i_12_n_0 ;
  wire [127:0]\implication_assignment_reg[0]_i_13_0 ;
  wire \implication_assignment_reg[0]_i_13_n_0 ;
  wire \implication_assignment_reg[0]_i_14_n_0 ;
  wire \implication_assignment_reg[0]_i_15_n_0 ;
  wire \implication_assignment_reg[0]_i_16_n_0 ;
  wire \implication_assignment_reg[0]_i_17_n_0 ;
  wire \implication_assignment_reg[0]_i_18_n_0 ;
  wire \implication_assignment_reg[0]_i_19_n_0 ;
  wire \implication_assignment_reg[0]_i_20_n_0 ;
  wire \implication_assignment_reg[0]_i_21_n_0 ;
  wire \implication_assignment_reg[0]_i_22_n_0 ;
  wire \implication_assignment_reg[0]_i_23_n_0 ;
  wire \implication_assignment_reg[0]_i_24_n_0 ;
  wire \implication_assignment_reg[0]_i_25_n_0 ;
  wire \implication_assignment_reg[0]_i_26_n_0 ;
  wire \implication_assignment_reg[0]_i_27_n_0 ;
  wire \implication_assignment_reg[0]_i_4_n_0 ;
  wire \implication_assignment_reg[0]_i_5_n_0 ;
  wire \implication_assignment_reg[0]_i_6_n_0 ;
  wire \implication_assignment_reg[0]_i_7_n_0 ;
  wire \implication_assignment_reg[0]_i_8_n_0 ;
  wire \implication_assignment_reg[0]_i_9_n_0 ;
  wire \implication_variable_id[0]_i_100_n_0 ;
  wire \implication_variable_id[0]_i_101_n_0 ;
  wire \implication_variable_id[0]_i_17_n_0 ;
  wire \implication_variable_id[0]_i_18_n_0 ;
  wire \implication_variable_id[0]_i_41_n_0 ;
  wire \implication_variable_id[0]_i_4_n_0 ;
  wire \implication_variable_id[0]_i_50_n_0 ;
  wire \implication_variable_id[0]_i_51_n_0 ;
  wire \implication_variable_id[0]_i_52_n_0 ;
  wire \implication_variable_id[0]_i_53_n_0 ;
  wire \implication_variable_id[0]_i_54_n_0 ;
  wire \implication_variable_id[0]_i_55_n_0 ;
  wire \implication_variable_id[0]_i_56_n_0 ;
  wire \implication_variable_id[0]_i_57_n_0 ;
  wire \implication_variable_id[0]_i_58_n_0 ;
  wire \implication_variable_id[0]_i_59_n_0 ;
  wire \implication_variable_id[0]_i_5_n_0 ;
  wire \implication_variable_id[0]_i_60_n_0 ;
  wire \implication_variable_id[0]_i_61_n_0 ;
  wire \implication_variable_id[0]_i_62_n_0 ;
  wire \implication_variable_id[0]_i_63_n_0 ;
  wire \implication_variable_id[0]_i_64_n_0 ;
  wire \implication_variable_id[0]_i_65_n_0 ;
  wire \implication_variable_id[0]_i_66_n_0 ;
  wire \implication_variable_id[0]_i_67_n_0 ;
  wire \implication_variable_id[0]_i_68_n_0 ;
  wire \implication_variable_id[0]_i_69_n_0 ;
  wire \implication_variable_id[0]_i_6_n_0 ;
  wire \implication_variable_id[0]_i_70_n_0 ;
  wire \implication_variable_id[0]_i_71_n_0 ;
  wire \implication_variable_id[0]_i_72_n_0 ;
  wire \implication_variable_id[0]_i_73_n_0 ;
  wire \implication_variable_id[0]_i_74_n_0 ;
  wire \implication_variable_id[0]_i_75_n_0 ;
  wire \implication_variable_id[0]_i_76_n_0 ;
  wire \implication_variable_id[0]_i_77_n_0 ;
  wire \implication_variable_id[0]_i_78_n_0 ;
  wire \implication_variable_id[0]_i_79_n_0 ;
  wire \implication_variable_id[0]_i_7_n_0 ;
  wire \implication_variable_id[0]_i_80_n_0 ;
  wire \implication_variable_id[0]_i_81_n_0 ;
  wire \implication_variable_id[0]_i_82_n_0 ;
  wire \implication_variable_id[0]_i_83_n_0 ;
  wire \implication_variable_id[0]_i_84_n_0 ;
  wire \implication_variable_id[0]_i_85_n_0 ;
  wire \implication_variable_id[0]_i_86_n_0 ;
  wire \implication_variable_id[0]_i_87_n_0 ;
  wire \implication_variable_id[0]_i_88_n_0 ;
  wire \implication_variable_id[0]_i_89_n_0 ;
  wire \implication_variable_id[0]_i_90_n_0 ;
  wire \implication_variable_id[0]_i_91_n_0 ;
  wire \implication_variable_id[0]_i_92_n_0 ;
  wire \implication_variable_id[0]_i_93_n_0 ;
  wire \implication_variable_id[0]_i_94_n_0 ;
  wire \implication_variable_id[0]_i_95_n_0 ;
  wire \implication_variable_id[0]_i_96_n_0 ;
  wire \implication_variable_id[0]_i_97_n_0 ;
  wire \implication_variable_id[0]_i_98_n_0 ;
  wire \implication_variable_id[0]_i_99_n_0 ;
  wire \implication_variable_id[1]_i_16_n_0 ;
  wire \implication_variable_id[1]_i_39_n_0 ;
  wire \implication_variable_id[1]_i_40_n_0 ;
  wire \implication_variable_id[1]_i_41_n_0 ;
  wire \implication_variable_id[1]_i_42_n_0 ;
  wire \implication_variable_id[1]_i_43_n_0 ;
  wire \implication_variable_id[1]_i_4_n_0 ;
  wire \implication_variable_id[1]_i_52_n_0 ;
  wire \implication_variable_id[1]_i_53_n_0 ;
  wire \implication_variable_id[1]_i_54_n_0 ;
  wire \implication_variable_id[1]_i_55_n_0 ;
  wire \implication_variable_id[1]_i_56_n_0 ;
  wire \implication_variable_id[1]_i_57_n_0 ;
  wire \implication_variable_id[1]_i_58_n_0 ;
  wire \implication_variable_id[1]_i_59_n_0 ;
  wire \implication_variable_id[1]_i_5_n_0 ;
  wire \implication_variable_id[1]_i_60_n_0 ;
  wire \implication_variable_id[1]_i_61_n_0 ;
  wire \implication_variable_id[1]_i_62_n_0 ;
  wire \implication_variable_id[1]_i_63_n_0 ;
  wire \implication_variable_id[1]_i_64_n_0 ;
  wire \implication_variable_id[1]_i_65_n_0 ;
  wire \implication_variable_id[1]_i_66_n_0 ;
  wire \implication_variable_id[1]_i_67_n_0 ;
  wire \implication_variable_id[1]_i_68_n_0 ;
  wire \implication_variable_id[1]_i_69_n_0 ;
  wire \implication_variable_id[1]_i_6_n_0 ;
  wire \implication_variable_id[1]_i_70_n_0 ;
  wire \implication_variable_id[1]_i_71_n_0 ;
  wire \implication_variable_id[1]_i_72_n_0 ;
  wire \implication_variable_id[1]_i_73_n_0 ;
  wire \implication_variable_id[1]_i_74_n_0 ;
  wire \implication_variable_id[1]_i_75_n_0 ;
  wire \implication_variable_id[1]_i_76_n_0 ;
  wire \implication_variable_id[1]_i_77_n_0 ;
  wire \implication_variable_id[1]_i_78_n_0 ;
  wire \implication_variable_id[1]_i_79_n_0 ;
  wire \implication_variable_id[1]_i_7_n_0 ;
  wire \implication_variable_id[1]_i_80_n_0 ;
  wire \implication_variable_id[1]_i_81_n_0 ;
  wire \implication_variable_id[1]_i_82_n_0 ;
  wire \implication_variable_id[1]_i_83_n_0 ;
  wire \implication_variable_id[1]_i_84_n_0 ;
  wire \implication_variable_id[1]_i_85_n_0 ;
  wire \implication_variable_id[1]_i_86_n_0 ;
  wire \implication_variable_id[1]_i_87_n_0 ;
  wire \implication_variable_id[1]_i_88_n_0 ;
  wire \implication_variable_id[1]_i_89_n_0 ;
  wire \implication_variable_id[1]_i_90_n_0 ;
  wire \implication_variable_id[1]_i_91_n_0 ;
  wire \implication_variable_id[1]_i_92_n_0 ;
  wire \implication_variable_id[1]_i_93_n_0 ;
  wire \implication_variable_id[1]_i_94_n_0 ;
  wire \implication_variable_id[1]_i_95_n_0 ;
  wire \implication_variable_id[1]_i_96_n_0 ;
  wire \implication_variable_id[1]_i_97_n_0 ;
  wire \implication_variable_id[1]_i_98_n_0 ;
  wire \implication_variable_id[1]_i_99_n_0 ;
  wire \implication_variable_id[2]_i_16_n_0 ;
  wire \implication_variable_id[2]_i_39_n_0 ;
  wire \implication_variable_id[2]_i_40_n_0 ;
  wire \implication_variable_id[2]_i_41_n_0 ;
  wire \implication_variable_id[2]_i_42_n_0 ;
  wire \implication_variable_id[2]_i_43_n_0 ;
  wire \implication_variable_id[2]_i_4_n_0 ;
  wire \implication_variable_id[2]_i_52_n_0 ;
  wire \implication_variable_id[2]_i_53_n_0 ;
  wire \implication_variable_id[2]_i_54_n_0 ;
  wire \implication_variable_id[2]_i_55_n_0 ;
  wire \implication_variable_id[2]_i_56_n_0 ;
  wire \implication_variable_id[2]_i_57_n_0 ;
  wire \implication_variable_id[2]_i_58_n_0 ;
  wire \implication_variable_id[2]_i_59_n_0 ;
  wire \implication_variable_id[2]_i_5_n_0 ;
  wire \implication_variable_id[2]_i_60_n_0 ;
  wire \implication_variable_id[2]_i_61_n_0 ;
  wire \implication_variable_id[2]_i_62_n_0 ;
  wire \implication_variable_id[2]_i_63_n_0 ;
  wire \implication_variable_id[2]_i_64_n_0 ;
  wire \implication_variable_id[2]_i_65_n_0 ;
  wire \implication_variable_id[2]_i_66_n_0 ;
  wire \implication_variable_id[2]_i_67_n_0 ;
  wire \implication_variable_id[2]_i_68_n_0 ;
  wire \implication_variable_id[2]_i_69_n_0 ;
  wire \implication_variable_id[2]_i_6_n_0 ;
  wire \implication_variable_id[2]_i_70_n_0 ;
  wire \implication_variable_id[2]_i_71_n_0 ;
  wire \implication_variable_id[2]_i_72_n_0 ;
  wire \implication_variable_id[2]_i_73_n_0 ;
  wire \implication_variable_id[2]_i_74_n_0 ;
  wire \implication_variable_id[2]_i_75_n_0 ;
  wire \implication_variable_id[2]_i_76_n_0 ;
  wire \implication_variable_id[2]_i_77_n_0 ;
  wire \implication_variable_id[2]_i_78_n_0 ;
  wire \implication_variable_id[2]_i_79_n_0 ;
  wire \implication_variable_id[2]_i_7_n_0 ;
  wire \implication_variable_id[2]_i_80_n_0 ;
  wire \implication_variable_id[2]_i_81_n_0 ;
  wire \implication_variable_id[2]_i_82_n_0 ;
  wire \implication_variable_id[2]_i_83_n_0 ;
  wire \implication_variable_id[2]_i_84_n_0 ;
  wire \implication_variable_id[2]_i_85_n_0 ;
  wire \implication_variable_id[2]_i_86_n_0 ;
  wire \implication_variable_id[2]_i_87_n_0 ;
  wire \implication_variable_id[2]_i_88_n_0 ;
  wire \implication_variable_id[2]_i_89_n_0 ;
  wire \implication_variable_id[2]_i_90_n_0 ;
  wire \implication_variable_id[2]_i_91_n_0 ;
  wire \implication_variable_id[2]_i_92_n_0 ;
  wire \implication_variable_id[2]_i_93_n_0 ;
  wire \implication_variable_id[2]_i_94_n_0 ;
  wire \implication_variable_id[2]_i_95_n_0 ;
  wire \implication_variable_id[2]_i_96_n_0 ;
  wire \implication_variable_id[2]_i_97_n_0 ;
  wire \implication_variable_id[2]_i_98_n_0 ;
  wire \implication_variable_id[2]_i_99_n_0 ;
  wire \implication_variable_id[3]_i_16_n_0 ;
  wire \implication_variable_id[3]_i_39_n_0 ;
  wire \implication_variable_id[3]_i_40_n_0 ;
  wire \implication_variable_id[3]_i_41_n_0 ;
  wire \implication_variable_id[3]_i_42_n_0 ;
  wire \implication_variable_id[3]_i_43_n_0 ;
  wire \implication_variable_id[3]_i_4_n_0 ;
  wire \implication_variable_id[3]_i_52_n_0 ;
  wire \implication_variable_id[3]_i_53_n_0 ;
  wire \implication_variable_id[3]_i_54_n_0 ;
  wire \implication_variable_id[3]_i_55_n_0 ;
  wire \implication_variable_id[3]_i_56_n_0 ;
  wire \implication_variable_id[3]_i_57_n_0 ;
  wire \implication_variable_id[3]_i_58_n_0 ;
  wire \implication_variable_id[3]_i_59_n_0 ;
  wire \implication_variable_id[3]_i_5_n_0 ;
  wire \implication_variable_id[3]_i_60_n_0 ;
  wire \implication_variable_id[3]_i_61_n_0 ;
  wire \implication_variable_id[3]_i_62_n_0 ;
  wire \implication_variable_id[3]_i_63_n_0 ;
  wire \implication_variable_id[3]_i_64_n_0 ;
  wire \implication_variable_id[3]_i_65_n_0 ;
  wire \implication_variable_id[3]_i_66_n_0 ;
  wire \implication_variable_id[3]_i_67_n_0 ;
  wire \implication_variable_id[3]_i_68_n_0 ;
  wire \implication_variable_id[3]_i_69_n_0 ;
  wire \implication_variable_id[3]_i_6_n_0 ;
  wire \implication_variable_id[3]_i_70_n_0 ;
  wire \implication_variable_id[3]_i_71_n_0 ;
  wire \implication_variable_id[3]_i_72_n_0 ;
  wire \implication_variable_id[3]_i_73_n_0 ;
  wire \implication_variable_id[3]_i_74_n_0 ;
  wire \implication_variable_id[3]_i_75_n_0 ;
  wire \implication_variable_id[3]_i_76_n_0 ;
  wire \implication_variable_id[3]_i_77_n_0 ;
  wire \implication_variable_id[3]_i_78_n_0 ;
  wire \implication_variable_id[3]_i_79_n_0 ;
  wire \implication_variable_id[3]_i_7_n_0 ;
  wire \implication_variable_id[3]_i_80_n_0 ;
  wire \implication_variable_id[3]_i_81_n_0 ;
  wire \implication_variable_id[3]_i_82_n_0 ;
  wire \implication_variable_id[3]_i_83_n_0 ;
  wire \implication_variable_id[3]_i_84_n_0 ;
  wire \implication_variable_id[3]_i_85_n_0 ;
  wire \implication_variable_id[3]_i_86_n_0 ;
  wire \implication_variable_id[3]_i_87_n_0 ;
  wire \implication_variable_id[3]_i_88_n_0 ;
  wire \implication_variable_id[3]_i_89_n_0 ;
  wire \implication_variable_id[3]_i_90_n_0 ;
  wire \implication_variable_id[3]_i_91_n_0 ;
  wire \implication_variable_id[3]_i_92_n_0 ;
  wire \implication_variable_id[3]_i_93_n_0 ;
  wire \implication_variable_id[3]_i_94_n_0 ;
  wire \implication_variable_id[3]_i_95_n_0 ;
  wire \implication_variable_id[3]_i_96_n_0 ;
  wire \implication_variable_id[3]_i_97_n_0 ;
  wire \implication_variable_id[3]_i_98_n_0 ;
  wire \implication_variable_id[3]_i_99_n_0 ;
  wire \implication_variable_id[4]_i_16_n_0 ;
  wire \implication_variable_id[4]_i_39_n_0 ;
  wire \implication_variable_id[4]_i_40_n_0 ;
  wire \implication_variable_id[4]_i_41_n_0 ;
  wire \implication_variable_id[4]_i_42_n_0 ;
  wire \implication_variable_id[4]_i_43_n_0 ;
  wire \implication_variable_id[4]_i_4_n_0 ;
  wire \implication_variable_id[4]_i_52_n_0 ;
  wire \implication_variable_id[4]_i_53_n_0 ;
  wire \implication_variable_id[4]_i_54_n_0 ;
  wire \implication_variable_id[4]_i_55_n_0 ;
  wire \implication_variable_id[4]_i_56_n_0 ;
  wire \implication_variable_id[4]_i_57_n_0 ;
  wire \implication_variable_id[4]_i_58_n_0 ;
  wire \implication_variable_id[4]_i_59_n_0 ;
  wire \implication_variable_id[4]_i_5_n_0 ;
  wire \implication_variable_id[4]_i_60_n_0 ;
  wire \implication_variable_id[4]_i_61_n_0 ;
  wire \implication_variable_id[4]_i_62_n_0 ;
  wire \implication_variable_id[4]_i_63_n_0 ;
  wire \implication_variable_id[4]_i_64_n_0 ;
  wire \implication_variable_id[4]_i_65_n_0 ;
  wire \implication_variable_id[4]_i_66_n_0 ;
  wire \implication_variable_id[4]_i_67_n_0 ;
  wire \implication_variable_id[4]_i_68_n_0 ;
  wire \implication_variable_id[4]_i_69_n_0 ;
  wire \implication_variable_id[4]_i_6_n_0 ;
  wire \implication_variable_id[4]_i_70_n_0 ;
  wire \implication_variable_id[4]_i_71_n_0 ;
  wire \implication_variable_id[4]_i_72_n_0 ;
  wire \implication_variable_id[4]_i_73_n_0 ;
  wire \implication_variable_id[4]_i_74_n_0 ;
  wire \implication_variable_id[4]_i_75_n_0 ;
  wire \implication_variable_id[4]_i_76_n_0 ;
  wire \implication_variable_id[4]_i_77_n_0 ;
  wire \implication_variable_id[4]_i_78_n_0 ;
  wire \implication_variable_id[4]_i_79_n_0 ;
  wire \implication_variable_id[4]_i_7_n_0 ;
  wire \implication_variable_id[4]_i_80_n_0 ;
  wire \implication_variable_id[4]_i_81_n_0 ;
  wire \implication_variable_id[4]_i_82_n_0 ;
  wire \implication_variable_id[4]_i_83_n_0 ;
  wire \implication_variable_id[4]_i_84_n_0 ;
  wire \implication_variable_id[4]_i_85_n_0 ;
  wire \implication_variable_id[4]_i_86_n_0 ;
  wire \implication_variable_id[4]_i_87_n_0 ;
  wire \implication_variable_id[4]_i_88_n_0 ;
  wire \implication_variable_id[4]_i_89_n_0 ;
  wire \implication_variable_id[4]_i_90_n_0 ;
  wire \implication_variable_id[4]_i_91_n_0 ;
  wire \implication_variable_id[4]_i_92_n_0 ;
  wire \implication_variable_id[4]_i_93_n_0 ;
  wire \implication_variable_id[4]_i_94_n_0 ;
  wire \implication_variable_id[4]_i_95_n_0 ;
  wire \implication_variable_id[4]_i_96_n_0 ;
  wire \implication_variable_id[4]_i_97_n_0 ;
  wire \implication_variable_id[4]_i_98_n_0 ;
  wire \implication_variable_id[4]_i_99_n_0 ;
  wire \implication_variable_id[5]_i_100_n_0 ;
  wire \implication_variable_id[5]_i_101_n_0 ;
  wire \implication_variable_id[5]_i_102_n_0 ;
  wire \implication_variable_id[5]_i_103_n_0 ;
  wire \implication_variable_id[5]_i_104_n_0 ;
  wire \implication_variable_id[5]_i_105_n_0 ;
  wire \implication_variable_id[5]_i_106_n_0 ;
  wire \implication_variable_id[5]_i_107_n_0 ;
  wire \implication_variable_id[5]_i_108_n_0 ;
  wire \implication_variable_id[5]_i_109_n_0 ;
  wire \implication_variable_id[5]_i_10_n_0 ;
  wire \implication_variable_id[5]_i_110_n_0 ;
  wire \implication_variable_id[5]_i_111_n_0 ;
  wire \implication_variable_id[5]_i_112_n_0 ;
  wire \implication_variable_id[5]_i_113_n_0 ;
  wire \implication_variable_id[5]_i_114_n_0 ;
  wire \implication_variable_id[5]_i_115_n_0 ;
  wire \implication_variable_id[5]_i_116_n_0 ;
  wire \implication_variable_id[5]_i_117_n_0 ;
  wire \implication_variable_id[5]_i_118_n_0 ;
  wire \implication_variable_id[5]_i_119_n_0 ;
  wire \implication_variable_id[5]_i_11_n_0 ;
  wire \implication_variable_id[5]_i_120_n_0 ;
  wire \implication_variable_id[5]_i_121_n_0 ;
  wire \implication_variable_id[5]_i_122_n_0 ;
  wire \implication_variable_id[5]_i_123_n_0 ;
  wire \implication_variable_id[5]_i_124_n_0 ;
  wire \implication_variable_id[5]_i_125_n_0 ;
  wire \implication_variable_id[5]_i_126_n_0 ;
  wire \implication_variable_id[5]_i_127_n_0 ;
  wire \implication_variable_id[5]_i_128_n_0 ;
  wire \implication_variable_id[5]_i_129_n_0 ;
  wire \implication_variable_id[5]_i_130_n_0 ;
  wire \implication_variable_id[5]_i_131_n_0 ;
  wire \implication_variable_id[5]_i_132_n_0 ;
  wire \implication_variable_id[5]_i_133_n_0 ;
  wire \implication_variable_id[5]_i_134_n_0 ;
  wire \implication_variable_id[5]_i_135_n_0 ;
  wire \implication_variable_id[5]_i_136_n_0 ;
  wire \implication_variable_id[5]_i_137_n_0 ;
  wire \implication_variable_id[5]_i_138_n_0 ;
  wire \implication_variable_id[5]_i_139_n_0 ;
  wire \implication_variable_id[5]_i_140_n_0 ;
  wire \implication_variable_id[5]_i_141_n_0 ;
  wire \implication_variable_id[5]_i_142_n_0 ;
  wire \implication_variable_id[5]_i_143_n_0 ;
  wire \implication_variable_id[5]_i_144_n_0 ;
  wire \implication_variable_id[5]_i_145_n_0 ;
  wire \implication_variable_id[5]_i_146_n_0 ;
  wire \implication_variable_id[5]_i_147_n_0 ;
  wire \implication_variable_id[5]_i_148_n_0 ;
  wire \implication_variable_id[5]_i_149_n_0 ;
  wire \implication_variable_id[5]_i_150_n_0 ;
  wire \implication_variable_id[5]_i_151_n_0 ;
  wire \implication_variable_id[5]_i_152_n_0 ;
  wire \implication_variable_id[5]_i_153_n_0 ;
  wire \implication_variable_id[5]_i_154_n_0 ;
  wire \implication_variable_id[5]_i_155_n_0 ;
  wire \implication_variable_id[5]_i_156_n_0 ;
  wire \implication_variable_id[5]_i_157_n_0 ;
  wire \implication_variable_id[5]_i_158_n_0 ;
  wire \implication_variable_id[5]_i_159_n_0 ;
  wire \implication_variable_id[5]_i_1_n_0 ;
  wire \implication_variable_id[5]_i_28_n_0 ;
  wire \implication_variable_id[5]_i_67_n_0 ;
  wire \implication_variable_id[5]_i_68_n_0 ;
  wire \implication_variable_id[5]_i_69_n_0 ;
  wire \implication_variable_id[5]_i_6_n_0 ;
  wire \implication_variable_id[5]_i_70_n_0 ;
  wire \implication_variable_id[5]_i_71_n_0 ;
  wire \implication_variable_id[5]_i_7_n_0 ;
  wire \implication_variable_id[5]_i_80_n_0 ;
  wire \implication_variable_id[5]_i_81_n_0 ;
  wire \implication_variable_id[5]_i_82_n_0 ;
  wire \implication_variable_id[5]_i_83_n_0 ;
  wire \implication_variable_id[5]_i_84_n_0 ;
  wire \implication_variable_id[5]_i_85_n_0 ;
  wire \implication_variable_id[5]_i_86_n_0 ;
  wire \implication_variable_id[5]_i_87_n_0 ;
  wire \implication_variable_id[5]_i_88_n_0 ;
  wire \implication_variable_id[5]_i_89_n_0 ;
  wire \implication_variable_id[5]_i_8_n_0 ;
  wire \implication_variable_id[5]_i_90_n_0 ;
  wire \implication_variable_id[5]_i_91_n_0 ;
  wire \implication_variable_id[5]_i_92_n_0 ;
  wire \implication_variable_id[5]_i_93_n_0 ;
  wire \implication_variable_id[5]_i_94_n_0 ;
  wire \implication_variable_id[5]_i_95_n_0 ;
  wire \implication_variable_id[5]_i_96_n_0 ;
  wire \implication_variable_id[5]_i_97_n_0 ;
  wire \implication_variable_id[5]_i_98_n_0 ;
  wire \implication_variable_id[5]_i_99_n_0 ;
  wire \implication_variable_id[5]_i_9_n_0 ;
  wire \implication_variable_id_reg[0]_i_10_n_0 ;
  wire \implication_variable_id_reg[0]_i_11_n_0 ;
  wire \implication_variable_id_reg[0]_i_12_n_0 ;
  wire \implication_variable_id_reg[0]_i_13_n_0 ;
  wire \implication_variable_id_reg[0]_i_14_n_0 ;
  wire \implication_variable_id_reg[0]_i_15_n_0 ;
  wire \implication_variable_id_reg[0]_i_16_n_0 ;
  wire \implication_variable_id_reg[0]_i_19_n_0 ;
  wire \implication_variable_id_reg[0]_i_1_n_0 ;
  wire \implication_variable_id_reg[0]_i_20_n_0 ;
  wire \implication_variable_id_reg[0]_i_21_n_0 ;
  wire \implication_variable_id_reg[0]_i_22_n_0 ;
  wire \implication_variable_id_reg[0]_i_23_n_0 ;
  wire \implication_variable_id_reg[0]_i_24_n_0 ;
  wire \implication_variable_id_reg[0]_i_25_n_0 ;
  wire \implication_variable_id_reg[0]_i_26_n_0 ;
  wire \implication_variable_id_reg[0]_i_27_n_0 ;
  wire \implication_variable_id_reg[0]_i_28_n_0 ;
  wire \implication_variable_id_reg[0]_i_29_n_0 ;
  wire \implication_variable_id_reg[0]_i_2_n_0 ;
  wire \implication_variable_id_reg[0]_i_30_n_0 ;
  wire \implication_variable_id_reg[0]_i_31_n_0 ;
  wire \implication_variable_id_reg[0]_i_32_n_0 ;
  wire \implication_variable_id_reg[0]_i_33_n_0 ;
  wire \implication_variable_id_reg[0]_i_34_n_0 ;
  wire \implication_variable_id_reg[0]_i_35_n_0 ;
  wire \implication_variable_id_reg[0]_i_36_n_0 ;
  wire \implication_variable_id_reg[0]_i_37_n_0 ;
  wire \implication_variable_id_reg[0]_i_38_n_0 ;
  wire \implication_variable_id_reg[0]_i_39_n_0 ;
  wire \implication_variable_id_reg[0]_i_3_n_0 ;
  wire \implication_variable_id_reg[0]_i_40_n_0 ;
  wire \implication_variable_id_reg[0]_i_42_n_0 ;
  wire \implication_variable_id_reg[0]_i_43_n_0 ;
  wire \implication_variable_id_reg[0]_i_44_n_0 ;
  wire \implication_variable_id_reg[0]_i_45_n_0 ;
  wire \implication_variable_id_reg[0]_i_46_n_0 ;
  wire \implication_variable_id_reg[0]_i_47_n_0 ;
  wire \implication_variable_id_reg[0]_i_48_n_0 ;
  wire \implication_variable_id_reg[0]_i_49_n_0 ;
  wire \implication_variable_id_reg[0]_i_8_n_0 ;
  wire \implication_variable_id_reg[0]_i_9_n_0 ;
  wire \implication_variable_id_reg[1]_i_10_n_0 ;
  wire \implication_variable_id_reg[1]_i_11_n_0 ;
  wire \implication_variable_id_reg[1]_i_12_n_0 ;
  wire \implication_variable_id_reg[1]_i_13_n_0 ;
  wire \implication_variable_id_reg[1]_i_14_n_0 ;
  wire \implication_variable_id_reg[1]_i_15_n_0 ;
  wire \implication_variable_id_reg[1]_i_17_n_0 ;
  wire \implication_variable_id_reg[1]_i_18_n_0 ;
  wire \implication_variable_id_reg[1]_i_19_n_0 ;
  wire \implication_variable_id_reg[1]_i_1_n_0 ;
  wire \implication_variable_id_reg[1]_i_20_n_0 ;
  wire \implication_variable_id_reg[1]_i_21_n_0 ;
  wire \implication_variable_id_reg[1]_i_22_n_0 ;
  wire \implication_variable_id_reg[1]_i_23_n_0 ;
  wire \implication_variable_id_reg[1]_i_24_n_0 ;
  wire \implication_variable_id_reg[1]_i_25_n_0 ;
  wire \implication_variable_id_reg[1]_i_26_n_0 ;
  wire \implication_variable_id_reg[1]_i_27_n_0 ;
  wire \implication_variable_id_reg[1]_i_28_n_0 ;
  wire \implication_variable_id_reg[1]_i_29_n_0 ;
  wire \implication_variable_id_reg[1]_i_2_n_0 ;
  wire \implication_variable_id_reg[1]_i_30_n_0 ;
  wire \implication_variable_id_reg[1]_i_31_n_0 ;
  wire \implication_variable_id_reg[1]_i_32_n_0 ;
  wire \implication_variable_id_reg[1]_i_33_n_0 ;
  wire \implication_variable_id_reg[1]_i_34_n_0 ;
  wire \implication_variable_id_reg[1]_i_35_n_0 ;
  wire \implication_variable_id_reg[1]_i_36_n_0 ;
  wire \implication_variable_id_reg[1]_i_37_n_0 ;
  wire \implication_variable_id_reg[1]_i_38_n_0 ;
  wire \implication_variable_id_reg[1]_i_3_n_0 ;
  wire \implication_variable_id_reg[1]_i_44_n_0 ;
  wire \implication_variable_id_reg[1]_i_45_n_0 ;
  wire \implication_variable_id_reg[1]_i_46_n_0 ;
  wire \implication_variable_id_reg[1]_i_47_n_0 ;
  wire \implication_variable_id_reg[1]_i_48_n_0 ;
  wire \implication_variable_id_reg[1]_i_49_n_0 ;
  wire \implication_variable_id_reg[1]_i_50_n_0 ;
  wire \implication_variable_id_reg[1]_i_51_n_0 ;
  wire \implication_variable_id_reg[1]_i_8_n_0 ;
  wire \implication_variable_id_reg[1]_i_9_n_0 ;
  wire \implication_variable_id_reg[2]_i_10_n_0 ;
  wire \implication_variable_id_reg[2]_i_11_n_0 ;
  wire \implication_variable_id_reg[2]_i_12_n_0 ;
  wire \implication_variable_id_reg[2]_i_13_n_0 ;
  wire \implication_variable_id_reg[2]_i_14_n_0 ;
  wire \implication_variable_id_reg[2]_i_15_n_0 ;
  wire \implication_variable_id_reg[2]_i_17_n_0 ;
  wire \implication_variable_id_reg[2]_i_18_n_0 ;
  wire \implication_variable_id_reg[2]_i_19_n_0 ;
  wire \implication_variable_id_reg[2]_i_1_n_0 ;
  wire \implication_variable_id_reg[2]_i_20_n_0 ;
  wire \implication_variable_id_reg[2]_i_21_n_0 ;
  wire \implication_variable_id_reg[2]_i_22_n_0 ;
  wire \implication_variable_id_reg[2]_i_23_n_0 ;
  wire \implication_variable_id_reg[2]_i_24_n_0 ;
  wire \implication_variable_id_reg[2]_i_25_n_0 ;
  wire \implication_variable_id_reg[2]_i_26_n_0 ;
  wire \implication_variable_id_reg[2]_i_27_n_0 ;
  wire \implication_variable_id_reg[2]_i_28_n_0 ;
  wire \implication_variable_id_reg[2]_i_29_n_0 ;
  wire \implication_variable_id_reg[2]_i_2_n_0 ;
  wire \implication_variable_id_reg[2]_i_30_n_0 ;
  wire \implication_variable_id_reg[2]_i_31_n_0 ;
  wire \implication_variable_id_reg[2]_i_32_n_0 ;
  wire \implication_variable_id_reg[2]_i_33_n_0 ;
  wire \implication_variable_id_reg[2]_i_34_n_0 ;
  wire \implication_variable_id_reg[2]_i_35_n_0 ;
  wire \implication_variable_id_reg[2]_i_36_n_0 ;
  wire \implication_variable_id_reg[2]_i_37_n_0 ;
  wire \implication_variable_id_reg[2]_i_38_n_0 ;
  wire \implication_variable_id_reg[2]_i_3_n_0 ;
  wire \implication_variable_id_reg[2]_i_44_n_0 ;
  wire \implication_variable_id_reg[2]_i_45_n_0 ;
  wire \implication_variable_id_reg[2]_i_46_n_0 ;
  wire \implication_variable_id_reg[2]_i_47_n_0 ;
  wire \implication_variable_id_reg[2]_i_48_n_0 ;
  wire \implication_variable_id_reg[2]_i_49_n_0 ;
  wire \implication_variable_id_reg[2]_i_50_n_0 ;
  wire \implication_variable_id_reg[2]_i_51_n_0 ;
  wire \implication_variable_id_reg[2]_i_8_n_0 ;
  wire \implication_variable_id_reg[2]_i_9_n_0 ;
  wire \implication_variable_id_reg[3]_i_10_n_0 ;
  wire \implication_variable_id_reg[3]_i_11_n_0 ;
  wire \implication_variable_id_reg[3]_i_12_n_0 ;
  wire \implication_variable_id_reg[3]_i_13_n_0 ;
  wire \implication_variable_id_reg[3]_i_14_n_0 ;
  wire \implication_variable_id_reg[3]_i_15_n_0 ;
  wire \implication_variable_id_reg[3]_i_17_n_0 ;
  wire \implication_variable_id_reg[3]_i_18_n_0 ;
  wire \implication_variable_id_reg[3]_i_19_n_0 ;
  wire \implication_variable_id_reg[3]_i_1_n_0 ;
  wire \implication_variable_id_reg[3]_i_20_n_0 ;
  wire \implication_variable_id_reg[3]_i_21_n_0 ;
  wire \implication_variable_id_reg[3]_i_22_n_0 ;
  wire \implication_variable_id_reg[3]_i_23_n_0 ;
  wire \implication_variable_id_reg[3]_i_24_n_0 ;
  wire \implication_variable_id_reg[3]_i_25_n_0 ;
  wire \implication_variable_id_reg[3]_i_26_n_0 ;
  wire \implication_variable_id_reg[3]_i_27_n_0 ;
  wire \implication_variable_id_reg[3]_i_28_n_0 ;
  wire \implication_variable_id_reg[3]_i_29_n_0 ;
  wire \implication_variable_id_reg[3]_i_2_n_0 ;
  wire \implication_variable_id_reg[3]_i_30_n_0 ;
  wire \implication_variable_id_reg[3]_i_31_n_0 ;
  wire \implication_variable_id_reg[3]_i_32_n_0 ;
  wire \implication_variable_id_reg[3]_i_33_n_0 ;
  wire \implication_variable_id_reg[3]_i_34_n_0 ;
  wire \implication_variable_id_reg[3]_i_35_n_0 ;
  wire \implication_variable_id_reg[3]_i_36_n_0 ;
  wire \implication_variable_id_reg[3]_i_37_n_0 ;
  wire \implication_variable_id_reg[3]_i_38_n_0 ;
  wire \implication_variable_id_reg[3]_i_3_n_0 ;
  wire \implication_variable_id_reg[3]_i_44_n_0 ;
  wire \implication_variable_id_reg[3]_i_45_n_0 ;
  wire \implication_variable_id_reg[3]_i_46_n_0 ;
  wire \implication_variable_id_reg[3]_i_47_n_0 ;
  wire \implication_variable_id_reg[3]_i_48_n_0 ;
  wire \implication_variable_id_reg[3]_i_49_n_0 ;
  wire \implication_variable_id_reg[3]_i_50_n_0 ;
  wire \implication_variable_id_reg[3]_i_51_n_0 ;
  wire \implication_variable_id_reg[3]_i_8_n_0 ;
  wire \implication_variable_id_reg[3]_i_9_n_0 ;
  wire \implication_variable_id_reg[4]_i_10_n_0 ;
  wire \implication_variable_id_reg[4]_i_11_n_0 ;
  wire \implication_variable_id_reg[4]_i_12_n_0 ;
  wire \implication_variable_id_reg[4]_i_13_n_0 ;
  wire \implication_variable_id_reg[4]_i_14_n_0 ;
  wire \implication_variable_id_reg[4]_i_15_n_0 ;
  wire \implication_variable_id_reg[4]_i_17_n_0 ;
  wire \implication_variable_id_reg[4]_i_18_n_0 ;
  wire \implication_variable_id_reg[4]_i_19_n_0 ;
  wire \implication_variable_id_reg[4]_i_1_n_0 ;
  wire \implication_variable_id_reg[4]_i_20_n_0 ;
  wire \implication_variable_id_reg[4]_i_21_n_0 ;
  wire \implication_variable_id_reg[4]_i_22_n_0 ;
  wire \implication_variable_id_reg[4]_i_23_n_0 ;
  wire \implication_variable_id_reg[4]_i_24_n_0 ;
  wire \implication_variable_id_reg[4]_i_25_n_0 ;
  wire \implication_variable_id_reg[4]_i_26_n_0 ;
  wire \implication_variable_id_reg[4]_i_27_n_0 ;
  wire \implication_variable_id_reg[4]_i_28_n_0 ;
  wire \implication_variable_id_reg[4]_i_29_n_0 ;
  wire \implication_variable_id_reg[4]_i_2_n_0 ;
  wire \implication_variable_id_reg[4]_i_30_n_0 ;
  wire \implication_variable_id_reg[4]_i_31_n_0 ;
  wire \implication_variable_id_reg[4]_i_32_n_0 ;
  wire \implication_variable_id_reg[4]_i_33_n_0 ;
  wire \implication_variable_id_reg[4]_i_34_n_0 ;
  wire \implication_variable_id_reg[4]_i_35_n_0 ;
  wire \implication_variable_id_reg[4]_i_36_n_0 ;
  wire \implication_variable_id_reg[4]_i_37_n_0 ;
  wire \implication_variable_id_reg[4]_i_38_n_0 ;
  wire \implication_variable_id_reg[4]_i_3_n_0 ;
  wire \implication_variable_id_reg[4]_i_44_n_0 ;
  wire \implication_variable_id_reg[4]_i_45_n_0 ;
  wire \implication_variable_id_reg[4]_i_46_n_0 ;
  wire \implication_variable_id_reg[4]_i_47_n_0 ;
  wire \implication_variable_id_reg[4]_i_48_n_0 ;
  wire \implication_variable_id_reg[4]_i_49_n_0 ;
  wire \implication_variable_id_reg[4]_i_50_n_0 ;
  wire \implication_variable_id_reg[4]_i_51_n_0 ;
  wire \implication_variable_id_reg[4]_i_8_n_0 ;
  wire \implication_variable_id_reg[4]_i_9_n_0 ;
  wire \implication_variable_id_reg[5]_i_12_n_0 ;
  wire \implication_variable_id_reg[5]_i_13_n_0 ;
  wire \implication_variable_id_reg[5]_i_14_n_0 ;
  wire \implication_variable_id_reg[5]_i_15_n_0 ;
  wire \implication_variable_id_reg[5]_i_16_n_0 ;
  wire \implication_variable_id_reg[5]_i_17_n_0 ;
  wire \implication_variable_id_reg[5]_i_18_n_0 ;
  wire \implication_variable_id_reg[5]_i_19_n_0 ;
  wire \implication_variable_id_reg[5]_i_20_n_0 ;
  wire \implication_variable_id_reg[5]_i_21_n_0 ;
  wire \implication_variable_id_reg[5]_i_22_n_0 ;
  wire \implication_variable_id_reg[5]_i_23_n_0 ;
  wire \implication_variable_id_reg[5]_i_24_n_0 ;
  wire \implication_variable_id_reg[5]_i_25_n_0 ;
  wire \implication_variable_id_reg[5]_i_26_n_0 ;
  wire \implication_variable_id_reg[5]_i_27_n_0 ;
  wire \implication_variable_id_reg[5]_i_29_n_0 ;
  wire \implication_variable_id_reg[5]_i_2_n_0 ;
  wire \implication_variable_id_reg[5]_i_30_n_0 ;
  wire \implication_variable_id_reg[5]_i_31_n_0 ;
  wire \implication_variable_id_reg[5]_i_32_n_0 ;
  wire \implication_variable_id_reg[5]_i_33_n_0 ;
  wire \implication_variable_id_reg[5]_i_34_n_0 ;
  wire \implication_variable_id_reg[5]_i_35_n_0 ;
  wire \implication_variable_id_reg[5]_i_36_n_0 ;
  wire \implication_variable_id_reg[5]_i_37_n_0 ;
  wire \implication_variable_id_reg[5]_i_38_n_0 ;
  wire \implication_variable_id_reg[5]_i_39_n_0 ;
  wire \implication_variable_id_reg[5]_i_3_n_0 ;
  wire \implication_variable_id_reg[5]_i_40_n_0 ;
  wire \implication_variable_id_reg[5]_i_41_n_0 ;
  wire \implication_variable_id_reg[5]_i_42_n_0 ;
  wire \implication_variable_id_reg[5]_i_43_n_0 ;
  wire [127:0]\implication_variable_id_reg[5]_i_44_0 ;
  wire \implication_variable_id_reg[5]_i_44_n_0 ;
  wire \implication_variable_id_reg[5]_i_45_n_0 ;
  wire \implication_variable_id_reg[5]_i_46_n_0 ;
  wire \implication_variable_id_reg[5]_i_47_n_0 ;
  wire \implication_variable_id_reg[5]_i_48_n_0 ;
  wire \implication_variable_id_reg[5]_i_49_n_0 ;
  wire \implication_variable_id_reg[5]_i_4_n_0 ;
  wire \implication_variable_id_reg[5]_i_50_n_0 ;
  wire \implication_variable_id_reg[5]_i_51_n_0 ;
  wire \implication_variable_id_reg[5]_i_52_n_0 ;
  wire \implication_variable_id_reg[5]_i_53_n_0 ;
  wire \implication_variable_id_reg[5]_i_54_n_0 ;
  wire \implication_variable_id_reg[5]_i_55_n_0 ;
  wire \implication_variable_id_reg[5]_i_56_n_0 ;
  wire \implication_variable_id_reg[5]_i_57_n_0 ;
  wire \implication_variable_id_reg[5]_i_58_n_0 ;
  wire \implication_variable_id_reg[5]_i_59_n_0 ;
  wire \implication_variable_id_reg[5]_i_5_n_0 ;
  wire \implication_variable_id_reg[5]_i_60_n_0 ;
  wire \implication_variable_id_reg[5]_i_61_n_0 ;
  wire \implication_variable_id_reg[5]_i_62_n_0 ;
  wire \implication_variable_id_reg[5]_i_63_n_0 ;
  wire \implication_variable_id_reg[5]_i_64_n_0 ;
  wire \implication_variable_id_reg[5]_i_65_n_0 ;
  wire \implication_variable_id_reg[5]_i_66_n_0 ;
  wire \implication_variable_id_reg[5]_i_72_n_0 ;
  wire \implication_variable_id_reg[5]_i_73_n_0 ;
  wire \implication_variable_id_reg[5]_i_74_n_0 ;
  wire \implication_variable_id_reg[5]_i_75_n_0 ;
  wire \implication_variable_id_reg[5]_i_76_n_0 ;
  wire \implication_variable_id_reg[5]_i_77_n_0 ;
  wire \implication_variable_id_reg[5]_i_78_n_0 ;
  wire \implication_variable_id_reg[5]_i_79_n_0 ;
  wire in0;
  wire [768:0]out;
  wire [7:1]p_0_in;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire state_i_1_n_0;
  wire state_reg_0;
  wire state_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_i_1 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_rep__0_i_1 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_rep_i_1 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clause_count[1]_i_1 
       (.I0(clause_count_reg[0]),
        .I1(\clause_count_reg[1]_rep__0_n_0 ),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \clause_count[1]_rep__0_i_1 
       (.I0(clause_count_reg[0]),
        .I1(\clause_count_reg[1]_rep__0_n_0 ),
        .O(\clause_count[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clause_count[1]_rep_i_1 
       (.I0(clause_count_reg[0]),
        .I1(\clause_count_reg[1]_rep__0_n_0 ),
        .O(\clause_count[1]_rep_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \clause_count[2]_i_1 
       (.I0(\clause_count_reg[0]_rep_n_0 ),
        .I1(clause_count_reg[1]),
        .I2(\clause_count_reg[2]_rep_n_0 ),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \clause_count[2]_rep_i_1 
       (.I0(\clause_count_reg[0]_rep_n_0 ),
        .I1(clause_count_reg[1]),
        .I2(\clause_count_reg[2]_rep_n_0 ),
        .O(\clause_count[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clause_count[3]_i_1 
       (.I0(clause_count_reg[1]),
        .I1(\clause_count_reg[0]_rep_n_0 ),
        .I2(\clause_count_reg[2]_rep_n_0 ),
        .I3(clause_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clause_count[4]_i_1 
       (.I0(\clause_count_reg[2]_rep_n_0 ),
        .I1(\clause_count_reg[0]_rep_n_0 ),
        .I2(clause_count_reg[1]),
        .I3(clause_count_reg[3]),
        .I4(clause_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clause_count[5]_i_1 
       (.I0(clause_count_reg[3]),
        .I1(clause_count_reg[1]),
        .I2(\clause_count_reg[0]_rep_n_0 ),
        .I3(\clause_count_reg[2]_rep_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(clause_count_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clause_count[6]_i_1 
       (.I0(\clause_count[7]_i_3_n_0 ),
        .I1(clause_count_reg[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \clause_count[7]_i_1 
       (.I0(Q),
        .I1(s01_axi_aresetn),
        .O(\clause_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clause_count[7]_i_2 
       (.I0(\clause_count[7]_i_3_n_0 ),
        .I1(clause_count_reg[6]),
        .I2(clause_count_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \clause_count[7]_i_3 
       (.I0(clause_count_reg[5]),
        .I1(clause_count_reg[3]),
        .I2(clause_count_reg[1]),
        .I3(\clause_count_reg[0]_rep_n_0 ),
        .I4(\clause_count_reg[2]_rep_n_0 ),
        .I5(clause_count_reg[4]),
        .O(\clause_count[7]_i_3_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_i_1_n_0 ),
        .Q(clause_count_reg[0]),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0]_rep 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_rep_i_1_n_0 ),
        .Q(\clause_count_reg[0]_rep_n_0 ),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0]_rep__0 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_rep__0_i_1_n_0 ),
        .Q(\clause_count_reg[0]_rep__0_n_0 ),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[1] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[1]),
        .Q(clause_count_reg[1]),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[1]_rep 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[1]_rep_i_1_n_0 ),
        .Q(\clause_count_reg[1]_rep_n_0 ),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[1]_rep__0 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[1]_rep__0_i_1_n_0 ),
        .Q(\clause_count_reg[1]_rep__0_n_0 ),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[2] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[2]),
        .Q(clause_count_reg[2]),
        .R(\clause_count[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[2]_rep 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[2]_rep_i_1_n_0 ),
        .Q(\clause_count_reg[2]_rep_n_0 ),
        .R(\clause_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[3] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[3]),
        .Q(clause_count_reg[3]),
        .R(\clause_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[4] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[4]),
        .Q(clause_count_reg[4]),
        .R(\clause_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[5] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[5]),
        .Q(clause_count_reg[5]),
        .R(\clause_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[6] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[6]),
        .Q(clause_count_reg[6]),
        .R(\clause_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[7] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[7]),
        .Q(clause_count_reg[7]),
        .R(\clause_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAA0000)) 
    impl_found_i_1
       (.I0(in0),
        .I1(state_reg_n_0),
        .I2(clause_count_reg[7]),
        .I3(\implication_variable_id_reg[5]_i_3_n_0 ),
        .I4(s01_axi_aresetn),
        .I5(Q),
        .O(impl_found_i_1_n_0));
  FDRE impl_found_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(impl_found_i_1_n_0),
        .Q(in0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \implication_assignment[0]_i_1 
       (.I0(\implication_assignment[0]_i_2_n_0 ),
        .I1(clause_count_reg[6]),
        .I2(\implication_assignment[0]_i_3_n_0 ),
        .O(\implication_assignment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_2 
       (.I0(\implication_assignment_reg[0]_i_4_n_0 ),
        .I1(\implication_assignment_reg[0]_i_5_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_assignment_reg[0]_i_6_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_assignment_reg[0]_i_7_n_0 ),
        .O(\implication_assignment[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_28 
       (.I0(\implication_assignment_reg[0]_i_13_0 [115]),
        .I1(\implication_assignment_reg[0]_i_13_0 [114]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [113]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [112]),
        .O(\implication_assignment[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_29 
       (.I0(\implication_assignment_reg[0]_i_13_0 [119]),
        .I1(\implication_assignment_reg[0]_i_13_0 [118]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [117]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [116]),
        .O(\implication_assignment[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_3 
       (.I0(\implication_assignment_reg[0]_i_8_n_0 ),
        .I1(\implication_assignment_reg[0]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_assignment_reg[0]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_assignment_reg[0]_i_11_n_0 ),
        .O(\implication_assignment[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_30 
       (.I0(\implication_assignment_reg[0]_i_13_0 [123]),
        .I1(\implication_assignment_reg[0]_i_13_0 [122]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [121]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [120]),
        .O(\implication_assignment[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_31 
       (.I0(\implication_assignment_reg[0]_i_13_0 [127]),
        .I1(\implication_assignment_reg[0]_i_13_0 [126]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [125]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [124]),
        .O(\implication_assignment[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_32 
       (.I0(\implication_assignment_reg[0]_i_13_0 [99]),
        .I1(\implication_assignment_reg[0]_i_13_0 [98]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [97]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [96]),
        .O(\implication_assignment[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_33 
       (.I0(\implication_assignment_reg[0]_i_13_0 [103]),
        .I1(\implication_assignment_reg[0]_i_13_0 [102]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [101]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [100]),
        .O(\implication_assignment[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_34 
       (.I0(\implication_assignment_reg[0]_i_13_0 [107]),
        .I1(\implication_assignment_reg[0]_i_13_0 [106]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [105]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [104]),
        .O(\implication_assignment[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_35 
       (.I0(\implication_assignment_reg[0]_i_13_0 [111]),
        .I1(\implication_assignment_reg[0]_i_13_0 [110]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [109]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [108]),
        .O(\implication_assignment[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_36 
       (.I0(\implication_assignment_reg[0]_i_13_0 [83]),
        .I1(\implication_assignment_reg[0]_i_13_0 [82]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [81]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [80]),
        .O(\implication_assignment[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_37 
       (.I0(\implication_assignment_reg[0]_i_13_0 [87]),
        .I1(\implication_assignment_reg[0]_i_13_0 [86]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [85]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [84]),
        .O(\implication_assignment[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_38 
       (.I0(\implication_assignment_reg[0]_i_13_0 [91]),
        .I1(\implication_assignment_reg[0]_i_13_0 [90]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [89]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [88]),
        .O(\implication_assignment[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_39 
       (.I0(\implication_assignment_reg[0]_i_13_0 [95]),
        .I1(\implication_assignment_reg[0]_i_13_0 [94]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [93]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [92]),
        .O(\implication_assignment[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_40 
       (.I0(\implication_assignment_reg[0]_i_13_0 [67]),
        .I1(\implication_assignment_reg[0]_i_13_0 [66]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [65]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [64]),
        .O(\implication_assignment[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_41 
       (.I0(\implication_assignment_reg[0]_i_13_0 [71]),
        .I1(\implication_assignment_reg[0]_i_13_0 [70]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [69]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [68]),
        .O(\implication_assignment[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_42 
       (.I0(\implication_assignment_reg[0]_i_13_0 [75]),
        .I1(\implication_assignment_reg[0]_i_13_0 [74]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [73]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [72]),
        .O(\implication_assignment[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_43 
       (.I0(\implication_assignment_reg[0]_i_13_0 [79]),
        .I1(\implication_assignment_reg[0]_i_13_0 [78]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [77]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [76]),
        .O(\implication_assignment[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_44 
       (.I0(\implication_assignment_reg[0]_i_13_0 [51]),
        .I1(\implication_assignment_reg[0]_i_13_0 [50]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [49]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [48]),
        .O(\implication_assignment[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_45 
       (.I0(\implication_assignment_reg[0]_i_13_0 [55]),
        .I1(\implication_assignment_reg[0]_i_13_0 [54]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [53]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [52]),
        .O(\implication_assignment[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_46 
       (.I0(\implication_assignment_reg[0]_i_13_0 [59]),
        .I1(\implication_assignment_reg[0]_i_13_0 [58]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [57]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [56]),
        .O(\implication_assignment[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_47 
       (.I0(\implication_assignment_reg[0]_i_13_0 [63]),
        .I1(\implication_assignment_reg[0]_i_13_0 [62]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [61]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [60]),
        .O(\implication_assignment[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_48 
       (.I0(\implication_assignment_reg[0]_i_13_0 [35]),
        .I1(\implication_assignment_reg[0]_i_13_0 [34]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [33]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [32]),
        .O(\implication_assignment[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_49 
       (.I0(\implication_assignment_reg[0]_i_13_0 [39]),
        .I1(\implication_assignment_reg[0]_i_13_0 [38]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [37]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [36]),
        .O(\implication_assignment[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_50 
       (.I0(\implication_assignment_reg[0]_i_13_0 [43]),
        .I1(\implication_assignment_reg[0]_i_13_0 [42]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [41]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [40]),
        .O(\implication_assignment[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_51 
       (.I0(\implication_assignment_reg[0]_i_13_0 [47]),
        .I1(\implication_assignment_reg[0]_i_13_0 [46]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [45]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [44]),
        .O(\implication_assignment[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_52 
       (.I0(\implication_assignment_reg[0]_i_13_0 [19]),
        .I1(\implication_assignment_reg[0]_i_13_0 [18]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [17]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [16]),
        .O(\implication_assignment[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_53 
       (.I0(\implication_assignment_reg[0]_i_13_0 [23]),
        .I1(\implication_assignment_reg[0]_i_13_0 [22]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [21]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [20]),
        .O(\implication_assignment[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_54 
       (.I0(\implication_assignment_reg[0]_i_13_0 [27]),
        .I1(\implication_assignment_reg[0]_i_13_0 [26]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [25]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [24]),
        .O(\implication_assignment[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_55 
       (.I0(\implication_assignment_reg[0]_i_13_0 [31]),
        .I1(\implication_assignment_reg[0]_i_13_0 [30]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [29]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [28]),
        .O(\implication_assignment[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_56 
       (.I0(\implication_assignment_reg[0]_i_13_0 [3]),
        .I1(\implication_assignment_reg[0]_i_13_0 [2]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [1]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [0]),
        .O(\implication_assignment[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_57 
       (.I0(\implication_assignment_reg[0]_i_13_0 [7]),
        .I1(\implication_assignment_reg[0]_i_13_0 [6]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [5]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [4]),
        .O(\implication_assignment[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_58 
       (.I0(\implication_assignment_reg[0]_i_13_0 [11]),
        .I1(\implication_assignment_reg[0]_i_13_0 [10]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [9]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [8]),
        .O(\implication_assignment[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_59 
       (.I0(\implication_assignment_reg[0]_i_13_0 [15]),
        .I1(\implication_assignment_reg[0]_i_13_0 [14]),
        .I2(clause_count_reg[1]),
        .I3(\implication_assignment_reg[0]_i_13_0 [13]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_assignment_reg[0]_i_13_0 [12]),
        .O(\implication_assignment[0]_i_59_n_0 ));
  FDRE \implication_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_assignment[0]_i_1_n_0 ),
        .Q(chosen_implication_assignment),
        .R(1'b0));
  MUXF8 \implication_assignment_reg[0]_i_10 
       (.I0(\implication_assignment_reg[0]_i_24_n_0 ),
        .I1(\implication_assignment_reg[0]_i_25_n_0 ),
        .O(\implication_assignment_reg[0]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_11 
       (.I0(\implication_assignment_reg[0]_i_26_n_0 ),
        .I1(\implication_assignment_reg[0]_i_27_n_0 ),
        .O(\implication_assignment_reg[0]_i_11_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_assignment_reg[0]_i_12 
       (.I0(\implication_assignment[0]_i_28_n_0 ),
        .I1(\implication_assignment[0]_i_29_n_0 ),
        .O(\implication_assignment_reg[0]_i_12_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_13 
       (.I0(\implication_assignment[0]_i_30_n_0 ),
        .I1(\implication_assignment[0]_i_31_n_0 ),
        .O(\implication_assignment_reg[0]_i_13_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_14 
       (.I0(\implication_assignment[0]_i_32_n_0 ),
        .I1(\implication_assignment[0]_i_33_n_0 ),
        .O(\implication_assignment_reg[0]_i_14_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_15 
       (.I0(\implication_assignment[0]_i_34_n_0 ),
        .I1(\implication_assignment[0]_i_35_n_0 ),
        .O(\implication_assignment_reg[0]_i_15_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_16 
       (.I0(\implication_assignment[0]_i_36_n_0 ),
        .I1(\implication_assignment[0]_i_37_n_0 ),
        .O(\implication_assignment_reg[0]_i_16_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_17 
       (.I0(\implication_assignment[0]_i_38_n_0 ),
        .I1(\implication_assignment[0]_i_39_n_0 ),
        .O(\implication_assignment_reg[0]_i_17_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_18 
       (.I0(\implication_assignment[0]_i_40_n_0 ),
        .I1(\implication_assignment[0]_i_41_n_0 ),
        .O(\implication_assignment_reg[0]_i_18_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_19 
       (.I0(\implication_assignment[0]_i_42_n_0 ),
        .I1(\implication_assignment[0]_i_43_n_0 ),
        .O(\implication_assignment_reg[0]_i_19_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_20 
       (.I0(\implication_assignment[0]_i_44_n_0 ),
        .I1(\implication_assignment[0]_i_45_n_0 ),
        .O(\implication_assignment_reg[0]_i_20_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_21 
       (.I0(\implication_assignment[0]_i_46_n_0 ),
        .I1(\implication_assignment[0]_i_47_n_0 ),
        .O(\implication_assignment_reg[0]_i_21_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_22 
       (.I0(\implication_assignment[0]_i_48_n_0 ),
        .I1(\implication_assignment[0]_i_49_n_0 ),
        .O(\implication_assignment_reg[0]_i_22_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_23 
       (.I0(\implication_assignment[0]_i_50_n_0 ),
        .I1(\implication_assignment[0]_i_51_n_0 ),
        .O(\implication_assignment_reg[0]_i_23_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_24 
       (.I0(\implication_assignment[0]_i_52_n_0 ),
        .I1(\implication_assignment[0]_i_53_n_0 ),
        .O(\implication_assignment_reg[0]_i_24_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_25 
       (.I0(\implication_assignment[0]_i_54_n_0 ),
        .I1(\implication_assignment[0]_i_55_n_0 ),
        .O(\implication_assignment_reg[0]_i_25_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_26 
       (.I0(\implication_assignment[0]_i_56_n_0 ),
        .I1(\implication_assignment[0]_i_57_n_0 ),
        .O(\implication_assignment_reg[0]_i_26_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_assignment_reg[0]_i_27 
       (.I0(\implication_assignment[0]_i_58_n_0 ),
        .I1(\implication_assignment[0]_i_59_n_0 ),
        .O(\implication_assignment_reg[0]_i_27_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF8 \implication_assignment_reg[0]_i_4 
       (.I0(\implication_assignment_reg[0]_i_12_n_0 ),
        .I1(\implication_assignment_reg[0]_i_13_n_0 ),
        .O(\implication_assignment_reg[0]_i_4_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_5 
       (.I0(\implication_assignment_reg[0]_i_14_n_0 ),
        .I1(\implication_assignment_reg[0]_i_15_n_0 ),
        .O(\implication_assignment_reg[0]_i_5_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_6 
       (.I0(\implication_assignment_reg[0]_i_16_n_0 ),
        .I1(\implication_assignment_reg[0]_i_17_n_0 ),
        .O(\implication_assignment_reg[0]_i_6_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_7 
       (.I0(\implication_assignment_reg[0]_i_18_n_0 ),
        .I1(\implication_assignment_reg[0]_i_19_n_0 ),
        .O(\implication_assignment_reg[0]_i_7_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_8 
       (.I0(\implication_assignment_reg[0]_i_20_n_0 ),
        .I1(\implication_assignment_reg[0]_i_21_n_0 ),
        .O(\implication_assignment_reg[0]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_9 
       (.I0(\implication_assignment_reg[0]_i_22_n_0 ),
        .I1(\implication_assignment_reg[0]_i_23_n_0 ),
        .O(\implication_assignment_reg[0]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_100 
       (.I0(out[194]),
        .I1(out[188]),
        .I2(clause_count_reg[1]),
        .I3(out[182]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[176]),
        .O(\implication_variable_id[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_101 
       (.I0(out[218]),
        .I1(out[212]),
        .I2(clause_count_reg[1]),
        .I3(out[206]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[200]),
        .O(\implication_variable_id[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \implication_variable_id[0]_i_17 
       (.I0(clause_count_reg[3]),
        .I1(\clause_count_reg[0]_rep_n_0 ),
        .I2(out[2]),
        .I3(clause_count_reg[1]),
        .I4(\clause_count_reg[2]_rep_n_0 ),
        .I5(\implication_variable_id[0]_i_41_n_0 ),
        .O(\implication_variable_id[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \implication_variable_id[0]_i_18 
       (.I0(clause_count_reg[3]),
        .I1(clause_count_reg[1]),
        .I2(out[768]),
        .I3(\clause_count_reg[0]_rep_n_0 ),
        .I4(\clause_count_reg[2]_rep_n_0 ),
        .I5(clause_count_reg[4]),
        .O(\implication_variable_id[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_4 
       (.I0(\implication_variable_id_reg[0]_i_8_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[0]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[0]_i_11_n_0 ),
        .O(\implication_variable_id[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_41 
       (.I0(out[26]),
        .I1(out[20]),
        .I2(clause_count_reg[1]),
        .I3(out[14]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[8]),
        .O(\implication_variable_id[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_5 
       (.I0(\implication_variable_id_reg[0]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[0]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[0]_i_15_n_0 ),
        .O(\implication_variable_id[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_50 
       (.I0(out[306]),
        .I1(out[300]),
        .I2(clause_count_reg[1]),
        .I3(out[294]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[288]),
        .O(\implication_variable_id[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_51 
       (.I0(out[330]),
        .I1(out[324]),
        .I2(clause_count_reg[1]),
        .I3(out[318]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[312]),
        .O(\implication_variable_id[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_52 
       (.I0(out[354]),
        .I1(out[348]),
        .I2(clause_count_reg[1]),
        .I3(out[342]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[336]),
        .O(\implication_variable_id[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_53 
       (.I0(out[378]),
        .I1(out[372]),
        .I2(clause_count_reg[1]),
        .I3(out[366]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[360]),
        .O(\implication_variable_id[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_54 
       (.I0(out[210]),
        .I1(out[204]),
        .I2(clause_count_reg[1]),
        .I3(out[198]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[192]),
        .O(\implication_variable_id[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_55 
       (.I0(out[234]),
        .I1(out[228]),
        .I2(clause_count_reg[1]),
        .I3(out[222]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[216]),
        .O(\implication_variable_id[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_56 
       (.I0(out[258]),
        .I1(out[252]),
        .I2(clause_count_reg[1]),
        .I3(out[246]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[240]),
        .O(\implication_variable_id[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_57 
       (.I0(out[282]),
        .I1(out[276]),
        .I2(clause_count_reg[1]),
        .I3(out[270]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[264]),
        .O(\implication_variable_id[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_58 
       (.I0(out[114]),
        .I1(out[108]),
        .I2(clause_count_reg[1]),
        .I3(out[102]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[96]),
        .O(\implication_variable_id[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_59 
       (.I0(out[138]),
        .I1(out[132]),
        .I2(clause_count_reg[1]),
        .I3(out[126]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[120]),
        .O(\implication_variable_id[0]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \implication_variable_id[0]_i_6 
       (.I0(\implication_variable_id_reg[0]_i_16_n_0 ),
        .I1(clause_count_reg[4]),
        .I2(\implication_variable_id[0]_i_17_n_0 ),
        .I3(clause_count_reg[5]),
        .I4(\implication_variable_id[0]_i_18_n_0 ),
        .O(\implication_variable_id[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_60 
       (.I0(out[162]),
        .I1(out[156]),
        .I2(clause_count_reg[1]),
        .I3(out[150]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[144]),
        .O(\implication_variable_id[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_61 
       (.I0(out[186]),
        .I1(out[180]),
        .I2(clause_count_reg[1]),
        .I3(out[174]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[168]),
        .O(\implication_variable_id[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_62 
       (.I0(out[18]),
        .I1(out[12]),
        .I2(clause_count_reg[1]),
        .I3(out[6]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[0]),
        .O(\implication_variable_id[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_63 
       (.I0(out[42]),
        .I1(out[36]),
        .I2(clause_count_reg[1]),
        .I3(out[30]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[24]),
        .O(\implication_variable_id[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_64 
       (.I0(out[66]),
        .I1(out[60]),
        .I2(clause_count_reg[1]),
        .I3(out[54]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[48]),
        .O(\implication_variable_id[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_65 
       (.I0(out[90]),
        .I1(out[84]),
        .I2(clause_count_reg[1]),
        .I3(out[78]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[72]),
        .O(\implication_variable_id[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_66 
       (.I0(out[690]),
        .I1(out[684]),
        .I2(clause_count_reg[1]),
        .I3(out[678]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[672]),
        .O(\implication_variable_id[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_67 
       (.I0(out[714]),
        .I1(out[708]),
        .I2(clause_count_reg[1]),
        .I3(out[702]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[696]),
        .O(\implication_variable_id[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_68 
       (.I0(out[738]),
        .I1(out[732]),
        .I2(clause_count_reg[1]),
        .I3(out[726]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[720]),
        .O(\implication_variable_id[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_69 
       (.I0(out[762]),
        .I1(out[756]),
        .I2(clause_count_reg[1]),
        .I3(out[750]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[744]),
        .O(\implication_variable_id[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_7 
       (.I0(\implication_variable_id_reg[0]_i_19_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_20_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[0]_i_21_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[0]_i_22_n_0 ),
        .O(\implication_variable_id[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_70 
       (.I0(out[594]),
        .I1(out[588]),
        .I2(clause_count_reg[1]),
        .I3(out[582]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[576]),
        .O(\implication_variable_id[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_71 
       (.I0(out[618]),
        .I1(out[612]),
        .I2(clause_count_reg[1]),
        .I3(out[606]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[600]),
        .O(\implication_variable_id[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_72 
       (.I0(out[642]),
        .I1(out[636]),
        .I2(clause_count_reg[1]),
        .I3(out[630]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[624]),
        .O(\implication_variable_id[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_73 
       (.I0(out[666]),
        .I1(out[660]),
        .I2(clause_count_reg[1]),
        .I3(out[654]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[648]),
        .O(\implication_variable_id[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_74 
       (.I0(out[498]),
        .I1(out[492]),
        .I2(clause_count_reg[1]),
        .I3(out[486]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[480]),
        .O(\implication_variable_id[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_75 
       (.I0(out[522]),
        .I1(out[516]),
        .I2(clause_count_reg[1]),
        .I3(out[510]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[504]),
        .O(\implication_variable_id[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_76 
       (.I0(out[546]),
        .I1(out[540]),
        .I2(clause_count_reg[1]),
        .I3(out[534]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[528]),
        .O(\implication_variable_id[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_77 
       (.I0(out[570]),
        .I1(out[564]),
        .I2(clause_count_reg[1]),
        .I3(out[558]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[552]),
        .O(\implication_variable_id[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_78 
       (.I0(out[402]),
        .I1(out[396]),
        .I2(clause_count_reg[1]),
        .I3(out[390]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[384]),
        .O(\implication_variable_id[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_79 
       (.I0(out[426]),
        .I1(out[420]),
        .I2(clause_count_reg[1]),
        .I3(out[414]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[408]),
        .O(\implication_variable_id[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_80 
       (.I0(out[450]),
        .I1(out[444]),
        .I2(clause_count_reg[1]),
        .I3(out[438]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[432]),
        .O(\implication_variable_id[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_81 
       (.I0(out[474]),
        .I1(out[468]),
        .I2(clause_count_reg[1]),
        .I3(out[462]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[456]),
        .O(\implication_variable_id[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_82 
       (.I0(out[50]),
        .I1(out[44]),
        .I2(clause_count_reg[1]),
        .I3(out[38]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[32]),
        .O(\implication_variable_id[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_83 
       (.I0(out[74]),
        .I1(out[68]),
        .I2(clause_count_reg[1]),
        .I3(out[62]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[56]),
        .O(\implication_variable_id[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_84 
       (.I0(out[98]),
        .I1(out[92]),
        .I2(clause_count_reg[1]),
        .I3(out[86]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[80]),
        .O(\implication_variable_id[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_85 
       (.I0(out[122]),
        .I1(out[116]),
        .I2(clause_count_reg[1]),
        .I3(out[110]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[104]),
        .O(\implication_variable_id[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_86 
       (.I0(out[434]),
        .I1(out[428]),
        .I2(clause_count_reg[1]),
        .I3(out[422]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[416]),
        .O(\implication_variable_id[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_87 
       (.I0(out[458]),
        .I1(out[452]),
        .I2(clause_count_reg[1]),
        .I3(out[446]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[440]),
        .O(\implication_variable_id[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_88 
       (.I0(out[482]),
        .I1(out[476]),
        .I2(clause_count_reg[1]),
        .I3(out[470]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[464]),
        .O(\implication_variable_id[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_89 
       (.I0(out[506]),
        .I1(out[500]),
        .I2(clause_count_reg[1]),
        .I3(out[494]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[488]),
        .O(\implication_variable_id[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_90 
       (.I0(out[338]),
        .I1(out[332]),
        .I2(clause_count_reg[1]),
        .I3(out[326]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[320]),
        .O(\implication_variable_id[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_91 
       (.I0(out[362]),
        .I1(out[356]),
        .I2(clause_count_reg[1]),
        .I3(out[350]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[344]),
        .O(\implication_variable_id[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_92 
       (.I0(out[386]),
        .I1(out[380]),
        .I2(clause_count_reg[1]),
        .I3(out[374]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[368]),
        .O(\implication_variable_id[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_93 
       (.I0(out[410]),
        .I1(out[404]),
        .I2(clause_count_reg[1]),
        .I3(out[398]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[392]),
        .O(\implication_variable_id[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_94 
       (.I0(out[242]),
        .I1(out[236]),
        .I2(clause_count_reg[1]),
        .I3(out[230]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[224]),
        .O(\implication_variable_id[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_95 
       (.I0(out[266]),
        .I1(out[260]),
        .I2(clause_count_reg[1]),
        .I3(out[254]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[248]),
        .O(\implication_variable_id[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_96 
       (.I0(out[290]),
        .I1(out[284]),
        .I2(clause_count_reg[1]),
        .I3(out[278]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[272]),
        .O(\implication_variable_id[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_97 
       (.I0(out[314]),
        .I1(out[308]),
        .I2(clause_count_reg[1]),
        .I3(out[302]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[296]),
        .O(\implication_variable_id[0]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_98 
       (.I0(out[146]),
        .I1(out[140]),
        .I2(clause_count_reg[1]),
        .I3(out[134]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[128]),
        .O(\implication_variable_id[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_99 
       (.I0(out[170]),
        .I1(out[164]),
        .I2(clause_count_reg[1]),
        .I3(out[158]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(out[152]),
        .O(\implication_variable_id[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \implication_variable_id[1]_i_16 
       (.I0(clause_count_reg[3]),
        .I1(clause_count_reg[0]),
        .I2(out[3]),
        .I3(\clause_count_reg[1]_rep__0_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id[1]_i_39_n_0 ),
        .O(\implication_variable_id[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_39 
       (.I0(out[27]),
        .I1(out[21]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[15]),
        .I4(clause_count_reg[0]),
        .I5(out[9]),
        .O(\implication_variable_id[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_4 
       (.I0(\implication_variable_id_reg[1]_i_8_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[1]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[1]_i_11_n_0 ),
        .O(\implication_variable_id[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_40 
       (.I0(out[51]),
        .I1(out[45]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[39]),
        .I4(clause_count_reg[0]),
        .I5(out[33]),
        .O(\implication_variable_id[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_41 
       (.I0(out[75]),
        .I1(out[69]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[63]),
        .I4(clause_count_reg[0]),
        .I5(out[57]),
        .O(\implication_variable_id[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_42 
       (.I0(out[99]),
        .I1(out[93]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[87]),
        .I4(clause_count_reg[0]),
        .I5(out[81]),
        .O(\implication_variable_id[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_43 
       (.I0(out[123]),
        .I1(out[117]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[111]),
        .I4(clause_count_reg[0]),
        .I5(out[105]),
        .O(\implication_variable_id[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_5 
       (.I0(\implication_variable_id_reg[1]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[1]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[1]_i_15_n_0 ),
        .O(\implication_variable_id[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_52 
       (.I0(out[307]),
        .I1(out[301]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[295]),
        .I4(clause_count_reg[0]),
        .I5(out[289]),
        .O(\implication_variable_id[1]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_53 
       (.I0(out[331]),
        .I1(out[325]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[319]),
        .I4(clause_count_reg[0]),
        .I5(out[313]),
        .O(\implication_variable_id[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_54 
       (.I0(out[355]),
        .I1(out[349]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[343]),
        .I4(clause_count_reg[0]),
        .I5(out[337]),
        .O(\implication_variable_id[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_55 
       (.I0(out[379]),
        .I1(out[373]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[367]),
        .I4(clause_count_reg[0]),
        .I5(out[361]),
        .O(\implication_variable_id[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_56 
       (.I0(out[211]),
        .I1(out[205]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[199]),
        .I4(clause_count_reg[0]),
        .I5(out[193]),
        .O(\implication_variable_id[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_57 
       (.I0(out[235]),
        .I1(out[229]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[223]),
        .I4(clause_count_reg[0]),
        .I5(out[217]),
        .O(\implication_variable_id[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_58 
       (.I0(out[259]),
        .I1(out[253]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[247]),
        .I4(clause_count_reg[0]),
        .I5(out[241]),
        .O(\implication_variable_id[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_59 
       (.I0(out[283]),
        .I1(out[277]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[271]),
        .I4(clause_count_reg[0]),
        .I5(out[265]),
        .O(\implication_variable_id[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \implication_variable_id[1]_i_6 
       (.I0(clause_count_reg[5]),
        .I1(\implication_variable_id[1]_i_16_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id_reg[1]_i_17_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id_reg[1]_i_18_n_0 ),
        .O(\implication_variable_id[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_60 
       (.I0(out[115]),
        .I1(out[109]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[103]),
        .I4(clause_count_reg[0]),
        .I5(out[97]),
        .O(\implication_variable_id[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_61 
       (.I0(out[139]),
        .I1(out[133]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[127]),
        .I4(clause_count_reg[0]),
        .I5(out[121]),
        .O(\implication_variable_id[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_62 
       (.I0(out[163]),
        .I1(out[157]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[151]),
        .I4(clause_count_reg[0]),
        .I5(out[145]),
        .O(\implication_variable_id[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_63 
       (.I0(out[187]),
        .I1(out[181]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[175]),
        .I4(clause_count_reg[0]),
        .I5(out[169]),
        .O(\implication_variable_id[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_64 
       (.I0(out[19]),
        .I1(out[13]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[7]),
        .I4(clause_count_reg[0]),
        .I5(out[1]),
        .O(\implication_variable_id[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_65 
       (.I0(out[43]),
        .I1(out[37]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[31]),
        .I4(clause_count_reg[0]),
        .I5(out[25]),
        .O(\implication_variable_id[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_66 
       (.I0(out[67]),
        .I1(out[61]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[55]),
        .I4(clause_count_reg[0]),
        .I5(out[49]),
        .O(\implication_variable_id[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_67 
       (.I0(out[91]),
        .I1(out[85]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[79]),
        .I4(clause_count_reg[0]),
        .I5(out[73]),
        .O(\implication_variable_id[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_68 
       (.I0(out[691]),
        .I1(out[685]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[679]),
        .I4(clause_count_reg[0]),
        .I5(out[673]),
        .O(\implication_variable_id[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_69 
       (.I0(out[715]),
        .I1(out[709]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[703]),
        .I4(clause_count_reg[0]),
        .I5(out[697]),
        .O(\implication_variable_id[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_7 
       (.I0(\implication_variable_id_reg[1]_i_19_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_20_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[1]_i_21_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[1]_i_22_n_0 ),
        .O(\implication_variable_id[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_70 
       (.I0(out[739]),
        .I1(out[733]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[727]),
        .I4(clause_count_reg[0]),
        .I5(out[721]),
        .O(\implication_variable_id[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_71 
       (.I0(out[763]),
        .I1(out[757]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[751]),
        .I4(clause_count_reg[0]),
        .I5(out[745]),
        .O(\implication_variable_id[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_72 
       (.I0(out[595]),
        .I1(out[589]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[583]),
        .I4(clause_count_reg[0]),
        .I5(out[577]),
        .O(\implication_variable_id[1]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_73 
       (.I0(out[619]),
        .I1(out[613]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[607]),
        .I4(clause_count_reg[0]),
        .I5(out[601]),
        .O(\implication_variable_id[1]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_74 
       (.I0(out[643]),
        .I1(out[637]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[631]),
        .I4(clause_count_reg[0]),
        .I5(out[625]),
        .O(\implication_variable_id[1]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_75 
       (.I0(out[667]),
        .I1(out[661]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[655]),
        .I4(clause_count_reg[0]),
        .I5(out[649]),
        .O(\implication_variable_id[1]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_76 
       (.I0(out[499]),
        .I1(out[493]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[487]),
        .I4(clause_count_reg[0]),
        .I5(out[481]),
        .O(\implication_variable_id[1]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_77 
       (.I0(out[523]),
        .I1(out[517]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[511]),
        .I4(clause_count_reg[0]),
        .I5(out[505]),
        .O(\implication_variable_id[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_78 
       (.I0(out[547]),
        .I1(out[541]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[535]),
        .I4(clause_count_reg[0]),
        .I5(out[529]),
        .O(\implication_variable_id[1]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_79 
       (.I0(out[571]),
        .I1(out[565]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[559]),
        .I4(clause_count_reg[0]),
        .I5(out[553]),
        .O(\implication_variable_id[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_80 
       (.I0(out[403]),
        .I1(out[397]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[391]),
        .I4(clause_count_reg[0]),
        .I5(out[385]),
        .O(\implication_variable_id[1]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_81 
       (.I0(out[427]),
        .I1(out[421]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[415]),
        .I4(clause_count_reg[0]),
        .I5(out[409]),
        .O(\implication_variable_id[1]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_82 
       (.I0(out[451]),
        .I1(out[445]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[439]),
        .I4(clause_count_reg[0]),
        .I5(out[433]),
        .O(\implication_variable_id[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_83 
       (.I0(out[475]),
        .I1(out[469]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[463]),
        .I4(clause_count_reg[0]),
        .I5(out[457]),
        .O(\implication_variable_id[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_84 
       (.I0(out[435]),
        .I1(out[429]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[423]),
        .I4(clause_count_reg[0]),
        .I5(out[417]),
        .O(\implication_variable_id[1]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_85 
       (.I0(out[459]),
        .I1(out[453]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[447]),
        .I4(clause_count_reg[0]),
        .I5(out[441]),
        .O(\implication_variable_id[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_86 
       (.I0(out[483]),
        .I1(out[477]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[471]),
        .I4(clause_count_reg[0]),
        .I5(out[465]),
        .O(\implication_variable_id[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_87 
       (.I0(out[507]),
        .I1(out[501]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[495]),
        .I4(clause_count_reg[0]),
        .I5(out[489]),
        .O(\implication_variable_id[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_88 
       (.I0(out[339]),
        .I1(out[333]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[327]),
        .I4(clause_count_reg[0]),
        .I5(out[321]),
        .O(\implication_variable_id[1]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_89 
       (.I0(out[363]),
        .I1(out[357]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[351]),
        .I4(clause_count_reg[0]),
        .I5(out[345]),
        .O(\implication_variable_id[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_90 
       (.I0(out[387]),
        .I1(out[381]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[375]),
        .I4(clause_count_reg[0]),
        .I5(out[369]),
        .O(\implication_variable_id[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_91 
       (.I0(out[411]),
        .I1(out[405]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[399]),
        .I4(clause_count_reg[0]),
        .I5(out[393]),
        .O(\implication_variable_id[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_92 
       (.I0(out[243]),
        .I1(out[237]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[231]),
        .I4(clause_count_reg[0]),
        .I5(out[225]),
        .O(\implication_variable_id[1]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_93 
       (.I0(out[267]),
        .I1(out[261]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[255]),
        .I4(clause_count_reg[0]),
        .I5(out[249]),
        .O(\implication_variable_id[1]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_94 
       (.I0(out[291]),
        .I1(out[285]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[279]),
        .I4(clause_count_reg[0]),
        .I5(out[273]),
        .O(\implication_variable_id[1]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_95 
       (.I0(out[315]),
        .I1(out[309]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[303]),
        .I4(clause_count_reg[0]),
        .I5(out[297]),
        .O(\implication_variable_id[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_96 
       (.I0(out[147]),
        .I1(out[141]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[135]),
        .I4(clause_count_reg[0]),
        .I5(out[129]),
        .O(\implication_variable_id[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_97 
       (.I0(out[171]),
        .I1(out[165]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[159]),
        .I4(clause_count_reg[0]),
        .I5(out[153]),
        .O(\implication_variable_id[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_98 
       (.I0(out[195]),
        .I1(out[189]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[183]),
        .I4(clause_count_reg[0]),
        .I5(out[177]),
        .O(\implication_variable_id[1]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_99 
       (.I0(out[219]),
        .I1(out[213]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[207]),
        .I4(clause_count_reg[0]),
        .I5(out[201]),
        .O(\implication_variable_id[1]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \implication_variable_id[2]_i_16 
       (.I0(clause_count_reg[3]),
        .I1(clause_count_reg[0]),
        .I2(out[4]),
        .I3(\clause_count_reg[1]_rep__0_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id[2]_i_39_n_0 ),
        .O(\implication_variable_id[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_39 
       (.I0(out[28]),
        .I1(out[22]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[16]),
        .I4(clause_count_reg[0]),
        .I5(out[10]),
        .O(\implication_variable_id[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_4 
       (.I0(\implication_variable_id_reg[2]_i_8_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[2]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[2]_i_11_n_0 ),
        .O(\implication_variable_id[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_40 
       (.I0(out[52]),
        .I1(out[46]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[40]),
        .I4(clause_count_reg[0]),
        .I5(out[34]),
        .O(\implication_variable_id[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_41 
       (.I0(out[76]),
        .I1(out[70]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[64]),
        .I4(clause_count_reg[0]),
        .I5(out[58]),
        .O(\implication_variable_id[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_42 
       (.I0(out[100]),
        .I1(out[94]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[88]),
        .I4(clause_count_reg[0]),
        .I5(out[82]),
        .O(\implication_variable_id[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_43 
       (.I0(out[124]),
        .I1(out[118]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[112]),
        .I4(clause_count_reg[0]),
        .I5(out[106]),
        .O(\implication_variable_id[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_5 
       (.I0(\implication_variable_id_reg[2]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[2]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[2]_i_15_n_0 ),
        .O(\implication_variable_id[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_52 
       (.I0(out[308]),
        .I1(out[302]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[296]),
        .I4(clause_count_reg[0]),
        .I5(out[290]),
        .O(\implication_variable_id[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_53 
       (.I0(out[332]),
        .I1(out[326]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[320]),
        .I4(clause_count_reg[0]),
        .I5(out[314]),
        .O(\implication_variable_id[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_54 
       (.I0(out[356]),
        .I1(out[350]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[344]),
        .I4(clause_count_reg[0]),
        .I5(out[338]),
        .O(\implication_variable_id[2]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_55 
       (.I0(out[380]),
        .I1(out[374]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[368]),
        .I4(clause_count_reg[0]),
        .I5(out[362]),
        .O(\implication_variable_id[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_56 
       (.I0(out[212]),
        .I1(out[206]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[200]),
        .I4(clause_count_reg[0]),
        .I5(out[194]),
        .O(\implication_variable_id[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_57 
       (.I0(out[236]),
        .I1(out[230]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[224]),
        .I4(clause_count_reg[0]),
        .I5(out[218]),
        .O(\implication_variable_id[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_58 
       (.I0(out[260]),
        .I1(out[254]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[248]),
        .I4(clause_count_reg[0]),
        .I5(out[242]),
        .O(\implication_variable_id[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_59 
       (.I0(out[284]),
        .I1(out[278]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[272]),
        .I4(clause_count_reg[0]),
        .I5(out[266]),
        .O(\implication_variable_id[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \implication_variable_id[2]_i_6 
       (.I0(clause_count_reg[5]),
        .I1(\implication_variable_id[2]_i_16_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id_reg[2]_i_17_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id_reg[2]_i_18_n_0 ),
        .O(\implication_variable_id[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_60 
       (.I0(out[116]),
        .I1(out[110]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[104]),
        .I4(clause_count_reg[0]),
        .I5(out[98]),
        .O(\implication_variable_id[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_61 
       (.I0(out[140]),
        .I1(out[134]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[128]),
        .I4(clause_count_reg[0]),
        .I5(out[122]),
        .O(\implication_variable_id[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_62 
       (.I0(out[164]),
        .I1(out[158]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[152]),
        .I4(clause_count_reg[0]),
        .I5(out[146]),
        .O(\implication_variable_id[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_63 
       (.I0(out[188]),
        .I1(out[182]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[176]),
        .I4(clause_count_reg[0]),
        .I5(out[170]),
        .O(\implication_variable_id[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_64 
       (.I0(out[20]),
        .I1(out[14]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[8]),
        .I4(clause_count_reg[0]),
        .I5(out[2]),
        .O(\implication_variable_id[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_65 
       (.I0(out[44]),
        .I1(out[38]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[32]),
        .I4(clause_count_reg[0]),
        .I5(out[26]),
        .O(\implication_variable_id[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_66 
       (.I0(out[68]),
        .I1(out[62]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[56]),
        .I4(clause_count_reg[0]),
        .I5(out[50]),
        .O(\implication_variable_id[2]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_67 
       (.I0(out[92]),
        .I1(out[86]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[80]),
        .I4(clause_count_reg[0]),
        .I5(out[74]),
        .O(\implication_variable_id[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_68 
       (.I0(out[692]),
        .I1(out[686]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[680]),
        .I4(clause_count_reg[0]),
        .I5(out[674]),
        .O(\implication_variable_id[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_69 
       (.I0(out[716]),
        .I1(out[710]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[704]),
        .I4(clause_count_reg[0]),
        .I5(out[698]),
        .O(\implication_variable_id[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_7 
       (.I0(\implication_variable_id_reg[2]_i_19_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_20_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[2]_i_21_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[2]_i_22_n_0 ),
        .O(\implication_variable_id[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_70 
       (.I0(out[740]),
        .I1(out[734]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[728]),
        .I4(clause_count_reg[0]),
        .I5(out[722]),
        .O(\implication_variable_id[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_71 
       (.I0(out[764]),
        .I1(out[758]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[752]),
        .I4(clause_count_reg[0]),
        .I5(out[746]),
        .O(\implication_variable_id[2]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_72 
       (.I0(out[596]),
        .I1(out[590]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[584]),
        .I4(clause_count_reg[0]),
        .I5(out[578]),
        .O(\implication_variable_id[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_73 
       (.I0(out[620]),
        .I1(out[614]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[608]),
        .I4(clause_count_reg[0]),
        .I5(out[602]),
        .O(\implication_variable_id[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_74 
       (.I0(out[644]),
        .I1(out[638]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[632]),
        .I4(clause_count_reg[0]),
        .I5(out[626]),
        .O(\implication_variable_id[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_75 
       (.I0(out[668]),
        .I1(out[662]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[656]),
        .I4(clause_count_reg[0]),
        .I5(out[650]),
        .O(\implication_variable_id[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_76 
       (.I0(out[500]),
        .I1(out[494]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[488]),
        .I4(clause_count_reg[0]),
        .I5(out[482]),
        .O(\implication_variable_id[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_77 
       (.I0(out[524]),
        .I1(out[518]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[512]),
        .I4(clause_count_reg[0]),
        .I5(out[506]),
        .O(\implication_variable_id[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_78 
       (.I0(out[548]),
        .I1(out[542]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[536]),
        .I4(clause_count_reg[0]),
        .I5(out[530]),
        .O(\implication_variable_id[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_79 
       (.I0(out[572]),
        .I1(out[566]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[560]),
        .I4(clause_count_reg[0]),
        .I5(out[554]),
        .O(\implication_variable_id[2]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_80 
       (.I0(out[404]),
        .I1(out[398]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[392]),
        .I4(clause_count_reg[0]),
        .I5(out[386]),
        .O(\implication_variable_id[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_81 
       (.I0(out[428]),
        .I1(out[422]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[416]),
        .I4(clause_count_reg[0]),
        .I5(out[410]),
        .O(\implication_variable_id[2]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_82 
       (.I0(out[452]),
        .I1(out[446]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[440]),
        .I4(clause_count_reg[0]),
        .I5(out[434]),
        .O(\implication_variable_id[2]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_83 
       (.I0(out[476]),
        .I1(out[470]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[464]),
        .I4(clause_count_reg[0]),
        .I5(out[458]),
        .O(\implication_variable_id[2]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_84 
       (.I0(out[436]),
        .I1(out[430]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[424]),
        .I4(clause_count_reg[0]),
        .I5(out[418]),
        .O(\implication_variable_id[2]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_85 
       (.I0(out[460]),
        .I1(out[454]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[448]),
        .I4(clause_count_reg[0]),
        .I5(out[442]),
        .O(\implication_variable_id[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_86 
       (.I0(out[484]),
        .I1(out[478]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[472]),
        .I4(clause_count_reg[0]),
        .I5(out[466]),
        .O(\implication_variable_id[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_87 
       (.I0(out[508]),
        .I1(out[502]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[496]),
        .I4(clause_count_reg[0]),
        .I5(out[490]),
        .O(\implication_variable_id[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_88 
       (.I0(out[340]),
        .I1(out[334]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[328]),
        .I4(clause_count_reg[0]),
        .I5(out[322]),
        .O(\implication_variable_id[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_89 
       (.I0(out[364]),
        .I1(out[358]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[352]),
        .I4(clause_count_reg[0]),
        .I5(out[346]),
        .O(\implication_variable_id[2]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_90 
       (.I0(out[388]),
        .I1(out[382]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[376]),
        .I4(clause_count_reg[0]),
        .I5(out[370]),
        .O(\implication_variable_id[2]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_91 
       (.I0(out[412]),
        .I1(out[406]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[400]),
        .I4(clause_count_reg[0]),
        .I5(out[394]),
        .O(\implication_variable_id[2]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_92 
       (.I0(out[244]),
        .I1(out[238]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[232]),
        .I4(clause_count_reg[0]),
        .I5(out[226]),
        .O(\implication_variable_id[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_93 
       (.I0(out[268]),
        .I1(out[262]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[256]),
        .I4(clause_count_reg[0]),
        .I5(out[250]),
        .O(\implication_variable_id[2]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_94 
       (.I0(out[292]),
        .I1(out[286]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[280]),
        .I4(clause_count_reg[0]),
        .I5(out[274]),
        .O(\implication_variable_id[2]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_95 
       (.I0(out[316]),
        .I1(out[310]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[304]),
        .I4(clause_count_reg[0]),
        .I5(out[298]),
        .O(\implication_variable_id[2]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_96 
       (.I0(out[148]),
        .I1(out[142]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[136]),
        .I4(clause_count_reg[0]),
        .I5(out[130]),
        .O(\implication_variable_id[2]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_97 
       (.I0(out[172]),
        .I1(out[166]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[160]),
        .I4(clause_count_reg[0]),
        .I5(out[154]),
        .O(\implication_variable_id[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_98 
       (.I0(out[196]),
        .I1(out[190]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[184]),
        .I4(clause_count_reg[0]),
        .I5(out[178]),
        .O(\implication_variable_id[2]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_99 
       (.I0(out[220]),
        .I1(out[214]),
        .I2(\clause_count_reg[1]_rep__0_n_0 ),
        .I3(out[208]),
        .I4(clause_count_reg[0]),
        .I5(out[202]),
        .O(\implication_variable_id[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \implication_variable_id[3]_i_16 
       (.I0(clause_count_reg[3]),
        .I1(\clause_count_reg[0]_rep__0_n_0 ),
        .I2(out[5]),
        .I3(\clause_count_reg[1]_rep_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id[3]_i_39_n_0 ),
        .O(\implication_variable_id[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_39 
       (.I0(out[29]),
        .I1(out[23]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[17]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[11]),
        .O(\implication_variable_id[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_4 
       (.I0(\implication_variable_id_reg[3]_i_8_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[3]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[3]_i_11_n_0 ),
        .O(\implication_variable_id[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_40 
       (.I0(out[53]),
        .I1(out[47]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[41]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[35]),
        .O(\implication_variable_id[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_41 
       (.I0(out[77]),
        .I1(out[71]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[65]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[59]),
        .O(\implication_variable_id[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_42 
       (.I0(out[101]),
        .I1(out[95]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[89]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[83]),
        .O(\implication_variable_id[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_43 
       (.I0(out[125]),
        .I1(out[119]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[113]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[107]),
        .O(\implication_variable_id[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_5 
       (.I0(\implication_variable_id_reg[3]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[3]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[3]_i_15_n_0 ),
        .O(\implication_variable_id[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_52 
       (.I0(out[309]),
        .I1(out[303]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[297]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[291]),
        .O(\implication_variable_id[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_53 
       (.I0(out[333]),
        .I1(out[327]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[321]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[315]),
        .O(\implication_variable_id[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_54 
       (.I0(out[357]),
        .I1(out[351]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[345]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[339]),
        .O(\implication_variable_id[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_55 
       (.I0(out[381]),
        .I1(out[375]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[369]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[363]),
        .O(\implication_variable_id[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_56 
       (.I0(out[213]),
        .I1(out[207]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[201]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[195]),
        .O(\implication_variable_id[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_57 
       (.I0(out[237]),
        .I1(out[231]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[225]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[219]),
        .O(\implication_variable_id[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_58 
       (.I0(out[261]),
        .I1(out[255]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[249]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[243]),
        .O(\implication_variable_id[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_59 
       (.I0(out[285]),
        .I1(out[279]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[273]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[267]),
        .O(\implication_variable_id[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \implication_variable_id[3]_i_6 
       (.I0(clause_count_reg[5]),
        .I1(\implication_variable_id[3]_i_16_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id_reg[3]_i_17_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id_reg[3]_i_18_n_0 ),
        .O(\implication_variable_id[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_60 
       (.I0(out[117]),
        .I1(out[111]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[105]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[99]),
        .O(\implication_variable_id[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_61 
       (.I0(out[141]),
        .I1(out[135]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[129]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[123]),
        .O(\implication_variable_id[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_62 
       (.I0(out[165]),
        .I1(out[159]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[153]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[147]),
        .O(\implication_variable_id[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_63 
       (.I0(out[189]),
        .I1(out[183]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[177]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[171]),
        .O(\implication_variable_id[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_64 
       (.I0(out[21]),
        .I1(out[15]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[9]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[3]),
        .O(\implication_variable_id[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_65 
       (.I0(out[45]),
        .I1(out[39]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[33]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[27]),
        .O(\implication_variable_id[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_66 
       (.I0(out[69]),
        .I1(out[63]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[57]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[51]),
        .O(\implication_variable_id[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_67 
       (.I0(out[93]),
        .I1(out[87]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[81]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[75]),
        .O(\implication_variable_id[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_68 
       (.I0(out[693]),
        .I1(out[687]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[681]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[675]),
        .O(\implication_variable_id[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_69 
       (.I0(out[717]),
        .I1(out[711]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[705]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[699]),
        .O(\implication_variable_id[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_7 
       (.I0(\implication_variable_id_reg[3]_i_19_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_20_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[3]_i_21_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[3]_i_22_n_0 ),
        .O(\implication_variable_id[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_70 
       (.I0(out[741]),
        .I1(out[735]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[729]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[723]),
        .O(\implication_variable_id[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_71 
       (.I0(out[765]),
        .I1(out[759]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[753]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[747]),
        .O(\implication_variable_id[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_72 
       (.I0(out[597]),
        .I1(out[591]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[585]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[579]),
        .O(\implication_variable_id[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_73 
       (.I0(out[621]),
        .I1(out[615]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[609]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[603]),
        .O(\implication_variable_id[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_74 
       (.I0(out[645]),
        .I1(out[639]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[633]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[627]),
        .O(\implication_variable_id[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_75 
       (.I0(out[669]),
        .I1(out[663]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[657]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[651]),
        .O(\implication_variable_id[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_76 
       (.I0(out[501]),
        .I1(out[495]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[489]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[483]),
        .O(\implication_variable_id[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_77 
       (.I0(out[525]),
        .I1(out[519]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[513]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[507]),
        .O(\implication_variable_id[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_78 
       (.I0(out[549]),
        .I1(out[543]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[537]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[531]),
        .O(\implication_variable_id[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_79 
       (.I0(out[573]),
        .I1(out[567]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[561]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[555]),
        .O(\implication_variable_id[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_80 
       (.I0(out[405]),
        .I1(out[399]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[393]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[387]),
        .O(\implication_variable_id[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_81 
       (.I0(out[429]),
        .I1(out[423]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[417]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[411]),
        .O(\implication_variable_id[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_82 
       (.I0(out[453]),
        .I1(out[447]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[441]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[435]),
        .O(\implication_variable_id[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_83 
       (.I0(out[477]),
        .I1(out[471]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[465]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[459]),
        .O(\implication_variable_id[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_84 
       (.I0(out[437]),
        .I1(out[431]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[425]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[419]),
        .O(\implication_variable_id[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_85 
       (.I0(out[461]),
        .I1(out[455]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[449]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[443]),
        .O(\implication_variable_id[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_86 
       (.I0(out[485]),
        .I1(out[479]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[473]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[467]),
        .O(\implication_variable_id[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_87 
       (.I0(out[509]),
        .I1(out[503]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[497]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[491]),
        .O(\implication_variable_id[3]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_88 
       (.I0(out[341]),
        .I1(out[335]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[329]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[323]),
        .O(\implication_variable_id[3]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_89 
       (.I0(out[365]),
        .I1(out[359]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[353]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[347]),
        .O(\implication_variable_id[3]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_90 
       (.I0(out[389]),
        .I1(out[383]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[377]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[371]),
        .O(\implication_variable_id[3]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_91 
       (.I0(out[413]),
        .I1(out[407]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[401]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[395]),
        .O(\implication_variable_id[3]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_92 
       (.I0(out[245]),
        .I1(out[239]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[233]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[227]),
        .O(\implication_variable_id[3]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_93 
       (.I0(out[269]),
        .I1(out[263]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[257]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[251]),
        .O(\implication_variable_id[3]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_94 
       (.I0(out[293]),
        .I1(out[287]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[281]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[275]),
        .O(\implication_variable_id[3]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_95 
       (.I0(out[317]),
        .I1(out[311]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[305]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[299]),
        .O(\implication_variable_id[3]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_96 
       (.I0(out[149]),
        .I1(out[143]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[137]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[131]),
        .O(\implication_variable_id[3]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_97 
       (.I0(out[173]),
        .I1(out[167]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[161]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[155]),
        .O(\implication_variable_id[3]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_98 
       (.I0(out[197]),
        .I1(out[191]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[185]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[179]),
        .O(\implication_variable_id[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_99 
       (.I0(out[221]),
        .I1(out[215]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[209]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[203]),
        .O(\implication_variable_id[3]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \implication_variable_id[4]_i_16 
       (.I0(\implication_variable_id[4]_i_39_n_0 ),
        .I1(clause_count_reg[2]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[0]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[6]),
        .O(\implication_variable_id[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_39 
       (.I0(out[30]),
        .I1(out[24]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[18]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[12]),
        .O(\implication_variable_id[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_4 
       (.I0(\implication_variable_id_reg[4]_i_8_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[4]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[4]_i_11_n_0 ),
        .O(\implication_variable_id[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_40 
       (.I0(out[54]),
        .I1(out[48]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[42]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[36]),
        .O(\implication_variable_id[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_41 
       (.I0(out[78]),
        .I1(out[72]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[66]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[60]),
        .O(\implication_variable_id[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_42 
       (.I0(out[102]),
        .I1(out[96]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[90]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[84]),
        .O(\implication_variable_id[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_43 
       (.I0(out[126]),
        .I1(out[120]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[114]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[108]),
        .O(\implication_variable_id[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_5 
       (.I0(\implication_variable_id_reg[4]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[4]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[4]_i_15_n_0 ),
        .O(\implication_variable_id[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_52 
       (.I0(out[310]),
        .I1(out[304]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[298]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[292]),
        .O(\implication_variable_id[4]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_53 
       (.I0(out[334]),
        .I1(out[328]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[322]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[316]),
        .O(\implication_variable_id[4]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_54 
       (.I0(out[358]),
        .I1(out[352]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[346]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[340]),
        .O(\implication_variable_id[4]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_55 
       (.I0(out[382]),
        .I1(out[376]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[370]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[364]),
        .O(\implication_variable_id[4]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_56 
       (.I0(out[214]),
        .I1(out[208]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[202]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[196]),
        .O(\implication_variable_id[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_57 
       (.I0(out[238]),
        .I1(out[232]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[226]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[220]),
        .O(\implication_variable_id[4]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_58 
       (.I0(out[262]),
        .I1(out[256]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[250]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[244]),
        .O(\implication_variable_id[4]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_59 
       (.I0(out[286]),
        .I1(out[280]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[274]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[268]),
        .O(\implication_variable_id[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \implication_variable_id[4]_i_6 
       (.I0(clause_count_reg[5]),
        .I1(\implication_variable_id[4]_i_16_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(clause_count_reg[4]),
        .I4(\implication_variable_id_reg[4]_i_17_n_0 ),
        .I5(\implication_variable_id_reg[4]_i_18_n_0 ),
        .O(\implication_variable_id[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_60 
       (.I0(out[118]),
        .I1(out[112]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[106]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[100]),
        .O(\implication_variable_id[4]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_61 
       (.I0(out[142]),
        .I1(out[136]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[130]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[124]),
        .O(\implication_variable_id[4]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_62 
       (.I0(out[166]),
        .I1(out[160]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[154]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[148]),
        .O(\implication_variable_id[4]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_63 
       (.I0(out[190]),
        .I1(out[184]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[178]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[172]),
        .O(\implication_variable_id[4]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_64 
       (.I0(out[22]),
        .I1(out[16]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[10]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[4]),
        .O(\implication_variable_id[4]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_65 
       (.I0(out[46]),
        .I1(out[40]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[34]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[28]),
        .O(\implication_variable_id[4]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_66 
       (.I0(out[70]),
        .I1(out[64]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[58]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[52]),
        .O(\implication_variable_id[4]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_67 
       (.I0(out[94]),
        .I1(out[88]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[82]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[76]),
        .O(\implication_variable_id[4]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_68 
       (.I0(out[694]),
        .I1(out[688]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[682]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[676]),
        .O(\implication_variable_id[4]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_69 
       (.I0(out[718]),
        .I1(out[712]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[706]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[700]),
        .O(\implication_variable_id[4]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_7 
       (.I0(\implication_variable_id_reg[4]_i_19_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_20_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[4]_i_21_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[4]_i_22_n_0 ),
        .O(\implication_variable_id[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_70 
       (.I0(out[742]),
        .I1(out[736]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[730]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[724]),
        .O(\implication_variable_id[4]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_71 
       (.I0(out[766]),
        .I1(out[760]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[754]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[748]),
        .O(\implication_variable_id[4]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_72 
       (.I0(out[598]),
        .I1(out[592]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[586]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[580]),
        .O(\implication_variable_id[4]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_73 
       (.I0(out[622]),
        .I1(out[616]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[610]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[604]),
        .O(\implication_variable_id[4]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_74 
       (.I0(out[646]),
        .I1(out[640]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[634]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[628]),
        .O(\implication_variable_id[4]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_75 
       (.I0(out[670]),
        .I1(out[664]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[658]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[652]),
        .O(\implication_variable_id[4]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_76 
       (.I0(out[502]),
        .I1(out[496]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[490]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[484]),
        .O(\implication_variable_id[4]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_77 
       (.I0(out[526]),
        .I1(out[520]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[514]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[508]),
        .O(\implication_variable_id[4]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_78 
       (.I0(out[550]),
        .I1(out[544]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[538]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[532]),
        .O(\implication_variable_id[4]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_79 
       (.I0(out[574]),
        .I1(out[568]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[562]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[556]),
        .O(\implication_variable_id[4]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_80 
       (.I0(out[406]),
        .I1(out[400]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[394]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[388]),
        .O(\implication_variable_id[4]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_81 
       (.I0(out[430]),
        .I1(out[424]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[418]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[412]),
        .O(\implication_variable_id[4]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_82 
       (.I0(out[454]),
        .I1(out[448]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[442]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[436]),
        .O(\implication_variable_id[4]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_83 
       (.I0(out[478]),
        .I1(out[472]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[466]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[460]),
        .O(\implication_variable_id[4]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_84 
       (.I0(out[438]),
        .I1(out[432]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[426]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[420]),
        .O(\implication_variable_id[4]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_85 
       (.I0(out[462]),
        .I1(out[456]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[450]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[444]),
        .O(\implication_variable_id[4]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_86 
       (.I0(out[486]),
        .I1(out[480]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[474]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[468]),
        .O(\implication_variable_id[4]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_87 
       (.I0(out[510]),
        .I1(out[504]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[498]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[492]),
        .O(\implication_variable_id[4]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_88 
       (.I0(out[342]),
        .I1(out[336]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[330]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[324]),
        .O(\implication_variable_id[4]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_89 
       (.I0(out[366]),
        .I1(out[360]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[354]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[348]),
        .O(\implication_variable_id[4]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_90 
       (.I0(out[390]),
        .I1(out[384]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[378]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[372]),
        .O(\implication_variable_id[4]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_91 
       (.I0(out[414]),
        .I1(out[408]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[402]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[396]),
        .O(\implication_variable_id[4]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_92 
       (.I0(out[246]),
        .I1(out[240]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[234]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[228]),
        .O(\implication_variable_id[4]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_93 
       (.I0(out[270]),
        .I1(out[264]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[258]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[252]),
        .O(\implication_variable_id[4]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_94 
       (.I0(out[294]),
        .I1(out[288]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[282]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[276]),
        .O(\implication_variable_id[4]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_95 
       (.I0(out[318]),
        .I1(out[312]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[306]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[300]),
        .O(\implication_variable_id[4]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_96 
       (.I0(out[150]),
        .I1(out[144]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[138]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[132]),
        .O(\implication_variable_id[4]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_97 
       (.I0(out[174]),
        .I1(out[168]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[162]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[156]),
        .O(\implication_variable_id[4]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_98 
       (.I0(out[198]),
        .I1(out[192]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[186]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[180]),
        .O(\implication_variable_id[4]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_99 
       (.I0(out[222]),
        .I1(out[216]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[210]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[204]),
        .O(\implication_variable_id[4]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \implication_variable_id[5]_i_1 
       (.I0(\implication_variable_id_reg[5]_i_3_n_0 ),
        .I1(clause_count_reg[7]),
        .I2(state_reg_n_0),
        .I3(s01_axi_aresetn),
        .I4(Q),
        .O(\implication_variable_id[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \implication_variable_id[5]_i_10 
       (.I0(clause_count_reg[5]),
        .I1(\implication_variable_id[5]_i_28_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(clause_count_reg[4]),
        .I4(\implication_variable_id_reg[5]_i_29_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_30_n_0 ),
        .O(\implication_variable_id[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_100 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [99]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [98]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [97]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [96]),
        .O(\implication_variable_id[5]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_101 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [103]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [102]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [101]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [100]),
        .O(\implication_variable_id[5]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_102 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [107]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [106]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [105]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [104]),
        .O(\implication_variable_id[5]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_103 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [111]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [110]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [109]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [108]),
        .O(\implication_variable_id[5]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_104 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [83]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [82]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [81]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [80]),
        .O(\implication_variable_id[5]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_105 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [87]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [86]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [85]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [84]),
        .O(\implication_variable_id[5]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_106 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [91]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [90]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [89]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [88]),
        .O(\implication_variable_id[5]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_107 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [95]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [94]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [93]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [92]),
        .O(\implication_variable_id[5]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_108 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [67]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [66]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [65]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [64]),
        .O(\implication_variable_id[5]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_109 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [71]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [70]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [69]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [68]),
        .O(\implication_variable_id[5]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_11 
       (.I0(\implication_variable_id_reg[5]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_32_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[5]_i_33_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[5]_i_34_n_0 ),
        .O(\implication_variable_id[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_110 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [75]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [74]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [73]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [72]),
        .O(\implication_variable_id[5]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_111 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [79]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [78]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [77]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [76]),
        .O(\implication_variable_id[5]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_112 
       (.I0(out[311]),
        .I1(out[305]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[299]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[293]),
        .O(\implication_variable_id[5]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_113 
       (.I0(out[335]),
        .I1(out[329]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[323]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[317]),
        .O(\implication_variable_id[5]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_114 
       (.I0(out[359]),
        .I1(out[353]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[347]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[341]),
        .O(\implication_variable_id[5]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_115 
       (.I0(out[383]),
        .I1(out[377]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[371]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[365]),
        .O(\implication_variable_id[5]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_116 
       (.I0(out[215]),
        .I1(out[209]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[203]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[197]),
        .O(\implication_variable_id[5]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_117 
       (.I0(out[239]),
        .I1(out[233]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[227]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[221]),
        .O(\implication_variable_id[5]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_118 
       (.I0(out[263]),
        .I1(out[257]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[251]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[245]),
        .O(\implication_variable_id[5]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_119 
       (.I0(out[287]),
        .I1(out[281]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[275]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[269]),
        .O(\implication_variable_id[5]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_120 
       (.I0(out[119]),
        .I1(out[113]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[107]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[101]),
        .O(\implication_variable_id[5]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_121 
       (.I0(out[143]),
        .I1(out[137]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[131]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[125]),
        .O(\implication_variable_id[5]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_122 
       (.I0(out[167]),
        .I1(out[161]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[155]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[149]),
        .O(\implication_variable_id[5]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_123 
       (.I0(out[191]),
        .I1(out[185]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[179]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[173]),
        .O(\implication_variable_id[5]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_124 
       (.I0(out[23]),
        .I1(out[17]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[11]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[5]),
        .O(\implication_variable_id[5]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_125 
       (.I0(out[47]),
        .I1(out[41]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[35]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[29]),
        .O(\implication_variable_id[5]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_126 
       (.I0(out[71]),
        .I1(out[65]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[59]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[53]),
        .O(\implication_variable_id[5]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_127 
       (.I0(out[95]),
        .I1(out[89]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[83]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[77]),
        .O(\implication_variable_id[5]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_128 
       (.I0(out[695]),
        .I1(out[689]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[683]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[677]),
        .O(\implication_variable_id[5]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_129 
       (.I0(out[719]),
        .I1(out[713]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[707]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[701]),
        .O(\implication_variable_id[5]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_130 
       (.I0(out[743]),
        .I1(out[737]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[731]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[725]),
        .O(\implication_variable_id[5]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_131 
       (.I0(out[767]),
        .I1(out[761]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[755]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[749]),
        .O(\implication_variable_id[5]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_132 
       (.I0(out[599]),
        .I1(out[593]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[587]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[581]),
        .O(\implication_variable_id[5]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_133 
       (.I0(out[623]),
        .I1(out[617]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[611]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[605]),
        .O(\implication_variable_id[5]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_134 
       (.I0(out[647]),
        .I1(out[641]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[635]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[629]),
        .O(\implication_variable_id[5]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_135 
       (.I0(out[671]),
        .I1(out[665]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[659]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[653]),
        .O(\implication_variable_id[5]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_136 
       (.I0(out[503]),
        .I1(out[497]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[491]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[485]),
        .O(\implication_variable_id[5]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_137 
       (.I0(out[527]),
        .I1(out[521]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[515]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[509]),
        .O(\implication_variable_id[5]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_138 
       (.I0(out[551]),
        .I1(out[545]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[539]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[533]),
        .O(\implication_variable_id[5]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_139 
       (.I0(out[575]),
        .I1(out[569]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[563]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[557]),
        .O(\implication_variable_id[5]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_140 
       (.I0(out[407]),
        .I1(out[401]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[395]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[389]),
        .O(\implication_variable_id[5]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_141 
       (.I0(out[431]),
        .I1(out[425]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[419]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[413]),
        .O(\implication_variable_id[5]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_142 
       (.I0(out[455]),
        .I1(out[449]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[443]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[437]),
        .O(\implication_variable_id[5]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_143 
       (.I0(out[479]),
        .I1(out[473]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[467]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[461]),
        .O(\implication_variable_id[5]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_144 
       (.I0(out[439]),
        .I1(out[433]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[427]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[421]),
        .O(\implication_variable_id[5]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_145 
       (.I0(out[463]),
        .I1(out[457]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[451]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[445]),
        .O(\implication_variable_id[5]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_146 
       (.I0(out[487]),
        .I1(out[481]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[475]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[469]),
        .O(\implication_variable_id[5]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_147 
       (.I0(out[511]),
        .I1(out[505]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[499]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[493]),
        .O(\implication_variable_id[5]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_148 
       (.I0(out[343]),
        .I1(out[337]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[331]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[325]),
        .O(\implication_variable_id[5]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_149 
       (.I0(out[367]),
        .I1(out[361]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[355]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[349]),
        .O(\implication_variable_id[5]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_150 
       (.I0(out[391]),
        .I1(out[385]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[379]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[373]),
        .O(\implication_variable_id[5]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_151 
       (.I0(out[415]),
        .I1(out[409]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[403]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[397]),
        .O(\implication_variable_id[5]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_152 
       (.I0(out[247]),
        .I1(out[241]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[235]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[229]),
        .O(\implication_variable_id[5]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_153 
       (.I0(out[271]),
        .I1(out[265]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[259]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[253]),
        .O(\implication_variable_id[5]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_154 
       (.I0(out[295]),
        .I1(out[289]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[283]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[277]),
        .O(\implication_variable_id[5]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_155 
       (.I0(out[319]),
        .I1(out[313]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[307]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[301]),
        .O(\implication_variable_id[5]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_156 
       (.I0(out[151]),
        .I1(out[145]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[139]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[133]),
        .O(\implication_variable_id[5]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_157 
       (.I0(out[175]),
        .I1(out[169]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[163]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[157]),
        .O(\implication_variable_id[5]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_158 
       (.I0(out[199]),
        .I1(out[193]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[187]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[181]),
        .O(\implication_variable_id[5]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_159 
       (.I0(out[223]),
        .I1(out[217]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[211]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[205]),
        .O(\implication_variable_id[5]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \implication_variable_id[5]_i_28 
       (.I0(\implication_variable_id[5]_i_67_n_0 ),
        .I1(clause_count_reg[2]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[1]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[7]),
        .O(\implication_variable_id[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_6 
       (.I0(\implication_variable_id_reg[5]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[5]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[5]_i_15_n_0 ),
        .O(\implication_variable_id[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_67 
       (.I0(out[31]),
        .I1(out[25]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[19]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[13]),
        .O(\implication_variable_id[5]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_68 
       (.I0(out[55]),
        .I1(out[49]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[43]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[37]),
        .O(\implication_variable_id[5]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_69 
       (.I0(out[79]),
        .I1(out[73]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[67]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[61]),
        .O(\implication_variable_id[5]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_7 
       (.I0(\implication_variable_id_reg[5]_i_16_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_17_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[5]_i_18_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[5]_i_19_n_0 ),
        .O(\implication_variable_id[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_70 
       (.I0(out[103]),
        .I1(out[97]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[91]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[85]),
        .O(\implication_variable_id[5]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_71 
       (.I0(out[127]),
        .I1(out[121]),
        .I2(\clause_count_reg[1]_rep_n_0 ),
        .I3(out[115]),
        .I4(\clause_count_reg[0]_rep__0_n_0 ),
        .I5(out[109]),
        .O(\implication_variable_id[5]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_8 
       (.I0(\implication_variable_id_reg[5]_i_20_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_21_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[5]_i_22_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[5]_i_23_n_0 ),
        .O(\implication_variable_id[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_80 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [51]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [50]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [49]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [48]),
        .O(\implication_variable_id[5]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_81 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [55]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [54]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [53]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [52]),
        .O(\implication_variable_id[5]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_82 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [59]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [58]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [57]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [56]),
        .O(\implication_variable_id[5]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_83 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [63]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [62]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [61]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [60]),
        .O(\implication_variable_id[5]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_84 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [35]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [34]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [33]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [32]),
        .O(\implication_variable_id[5]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_85 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [39]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [38]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [37]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [36]),
        .O(\implication_variable_id[5]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_86 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [43]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [42]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [41]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [40]),
        .O(\implication_variable_id[5]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_87 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [47]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [46]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [45]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [44]),
        .O(\implication_variable_id[5]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_88 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [19]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [18]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [17]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [16]),
        .O(\implication_variable_id[5]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_89 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [23]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [22]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [21]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [20]),
        .O(\implication_variable_id[5]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_9 
       (.I0(\implication_variable_id_reg[5]_i_24_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_25_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[5]_i_26_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[5]_i_27_n_0 ),
        .O(\implication_variable_id[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_90 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [27]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [26]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [25]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [24]),
        .O(\implication_variable_id[5]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_91 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [31]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [30]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [29]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [28]),
        .O(\implication_variable_id[5]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_92 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [3]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [2]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [1]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [0]),
        .O(\implication_variable_id[5]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_93 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [7]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [6]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [5]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [4]),
        .O(\implication_variable_id[5]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_94 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [11]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [10]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [9]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [8]),
        .O(\implication_variable_id[5]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_95 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [15]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [14]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [13]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [12]),
        .O(\implication_variable_id[5]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_96 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [115]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [114]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [113]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [112]),
        .O(\implication_variable_id[5]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_97 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [119]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [118]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [117]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [116]),
        .O(\implication_variable_id[5]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_98 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [123]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [122]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [121]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [120]),
        .O(\implication_variable_id[5]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[5]_i_99 
       (.I0(\implication_variable_id_reg[5]_i_44_0 [127]),
        .I1(\implication_variable_id_reg[5]_i_44_0 [126]),
        .I2(clause_count_reg[1]),
        .I3(\implication_variable_id_reg[5]_i_44_0 [125]),
        .I4(\clause_count_reg[0]_rep_n_0 ),
        .I5(\implication_variable_id_reg[5]_i_44_0 [124]),
        .O(\implication_variable_id[5]_i_99_n_0 ));
  FDRE \implication_variable_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_variable_id_reg[0]_i_1_n_0 ),
        .Q(chosen_implication_variable_id[0]),
        .R(1'b0));
  MUXF8 \implication_variable_id_reg[0]_i_1 
       (.I0(\implication_variable_id_reg[0]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_3_n_0 ),
        .O(\implication_variable_id_reg[0]_i_1_n_0 ),
        .S(clause_count_reg[7]));
  MUXF8 \implication_variable_id_reg[0]_i_10 
       (.I0(\implication_variable_id_reg[0]_i_27_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_28_n_0 ),
        .O(\implication_variable_id_reg[0]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_11 
       (.I0(\implication_variable_id_reg[0]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_30_n_0 ),
        .O(\implication_variable_id_reg[0]_i_11_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_12 
       (.I0(\implication_variable_id_reg[0]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_32_n_0 ),
        .O(\implication_variable_id_reg[0]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_13 
       (.I0(\implication_variable_id_reg[0]_i_33_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_34_n_0 ),
        .O(\implication_variable_id_reg[0]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_14 
       (.I0(\implication_variable_id_reg[0]_i_35_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_36_n_0 ),
        .O(\implication_variable_id_reg[0]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_15 
       (.I0(\implication_variable_id_reg[0]_i_37_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_38_n_0 ),
        .O(\implication_variable_id_reg[0]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_16 
       (.I0(\implication_variable_id_reg[0]_i_39_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_40_n_0 ),
        .O(\implication_variable_id_reg[0]_i_16_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_19 
       (.I0(\implication_variable_id_reg[0]_i_42_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_43_n_0 ),
        .O(\implication_variable_id_reg[0]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[0]_i_2 
       (.I0(\implication_variable_id[0]_i_4_n_0 ),
        .I1(\implication_variable_id[0]_i_5_n_0 ),
        .O(\implication_variable_id_reg[0]_i_2_n_0 ),
        .S(clause_count_reg[6]));
  MUXF8 \implication_variable_id_reg[0]_i_20 
       (.I0(\implication_variable_id_reg[0]_i_44_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_45_n_0 ),
        .O(\implication_variable_id_reg[0]_i_20_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_21 
       (.I0(\implication_variable_id_reg[0]_i_46_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_47_n_0 ),
        .O(\implication_variable_id_reg[0]_i_21_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_22 
       (.I0(\implication_variable_id_reg[0]_i_48_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_49_n_0 ),
        .O(\implication_variable_id_reg[0]_i_22_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[0]_i_23 
       (.I0(\implication_variable_id[0]_i_50_n_0 ),
        .I1(\implication_variable_id[0]_i_51_n_0 ),
        .O(\implication_variable_id_reg[0]_i_23_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_24 
       (.I0(\implication_variable_id[0]_i_52_n_0 ),
        .I1(\implication_variable_id[0]_i_53_n_0 ),
        .O(\implication_variable_id_reg[0]_i_24_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_25 
       (.I0(\implication_variable_id[0]_i_54_n_0 ),
        .I1(\implication_variable_id[0]_i_55_n_0 ),
        .O(\implication_variable_id_reg[0]_i_25_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_26 
       (.I0(\implication_variable_id[0]_i_56_n_0 ),
        .I1(\implication_variable_id[0]_i_57_n_0 ),
        .O(\implication_variable_id_reg[0]_i_26_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_27 
       (.I0(\implication_variable_id[0]_i_58_n_0 ),
        .I1(\implication_variable_id[0]_i_59_n_0 ),
        .O(\implication_variable_id_reg[0]_i_27_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_28 
       (.I0(\implication_variable_id[0]_i_60_n_0 ),
        .I1(\implication_variable_id[0]_i_61_n_0 ),
        .O(\implication_variable_id_reg[0]_i_28_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_29 
       (.I0(\implication_variable_id[0]_i_62_n_0 ),
        .I1(\implication_variable_id[0]_i_63_n_0 ),
        .O(\implication_variable_id_reg[0]_i_29_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_3 
       (.I0(\implication_variable_id[0]_i_6_n_0 ),
        .I1(\implication_variable_id[0]_i_7_n_0 ),
        .O(\implication_variable_id_reg[0]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[0]_i_30 
       (.I0(\implication_variable_id[0]_i_64_n_0 ),
        .I1(\implication_variable_id[0]_i_65_n_0 ),
        .O(\implication_variable_id_reg[0]_i_30_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_31 
       (.I0(\implication_variable_id[0]_i_66_n_0 ),
        .I1(\implication_variable_id[0]_i_67_n_0 ),
        .O(\implication_variable_id_reg[0]_i_31_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_32 
       (.I0(\implication_variable_id[0]_i_68_n_0 ),
        .I1(\implication_variable_id[0]_i_69_n_0 ),
        .O(\implication_variable_id_reg[0]_i_32_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_33 
       (.I0(\implication_variable_id[0]_i_70_n_0 ),
        .I1(\implication_variable_id[0]_i_71_n_0 ),
        .O(\implication_variable_id_reg[0]_i_33_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_34 
       (.I0(\implication_variable_id[0]_i_72_n_0 ),
        .I1(\implication_variable_id[0]_i_73_n_0 ),
        .O(\implication_variable_id_reg[0]_i_34_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_35 
       (.I0(\implication_variable_id[0]_i_74_n_0 ),
        .I1(\implication_variable_id[0]_i_75_n_0 ),
        .O(\implication_variable_id_reg[0]_i_35_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_36 
       (.I0(\implication_variable_id[0]_i_76_n_0 ),
        .I1(\implication_variable_id[0]_i_77_n_0 ),
        .O(\implication_variable_id_reg[0]_i_36_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_37 
       (.I0(\implication_variable_id[0]_i_78_n_0 ),
        .I1(\implication_variable_id[0]_i_79_n_0 ),
        .O(\implication_variable_id_reg[0]_i_37_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_38 
       (.I0(\implication_variable_id[0]_i_80_n_0 ),
        .I1(\implication_variable_id[0]_i_81_n_0 ),
        .O(\implication_variable_id_reg[0]_i_38_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_39 
       (.I0(\implication_variable_id[0]_i_82_n_0 ),
        .I1(\implication_variable_id[0]_i_83_n_0 ),
        .O(\implication_variable_id_reg[0]_i_39_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_40 
       (.I0(\implication_variable_id[0]_i_84_n_0 ),
        .I1(\implication_variable_id[0]_i_85_n_0 ),
        .O(\implication_variable_id_reg[0]_i_40_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_42 
       (.I0(\implication_variable_id[0]_i_86_n_0 ),
        .I1(\implication_variable_id[0]_i_87_n_0 ),
        .O(\implication_variable_id_reg[0]_i_42_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_43 
       (.I0(\implication_variable_id[0]_i_88_n_0 ),
        .I1(\implication_variable_id[0]_i_89_n_0 ),
        .O(\implication_variable_id_reg[0]_i_43_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_44 
       (.I0(\implication_variable_id[0]_i_90_n_0 ),
        .I1(\implication_variable_id[0]_i_91_n_0 ),
        .O(\implication_variable_id_reg[0]_i_44_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_45 
       (.I0(\implication_variable_id[0]_i_92_n_0 ),
        .I1(\implication_variable_id[0]_i_93_n_0 ),
        .O(\implication_variable_id_reg[0]_i_45_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_46 
       (.I0(\implication_variable_id[0]_i_94_n_0 ),
        .I1(\implication_variable_id[0]_i_95_n_0 ),
        .O(\implication_variable_id_reg[0]_i_46_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_47 
       (.I0(\implication_variable_id[0]_i_96_n_0 ),
        .I1(\implication_variable_id[0]_i_97_n_0 ),
        .O(\implication_variable_id_reg[0]_i_47_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_48 
       (.I0(\implication_variable_id[0]_i_98_n_0 ),
        .I1(\implication_variable_id[0]_i_99_n_0 ),
        .O(\implication_variable_id_reg[0]_i_48_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_49 
       (.I0(\implication_variable_id[0]_i_100_n_0 ),
        .I1(\implication_variable_id[0]_i_101_n_0 ),
        .O(\implication_variable_id_reg[0]_i_49_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF8 \implication_variable_id_reg[0]_i_8 
       (.I0(\implication_variable_id_reg[0]_i_23_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_24_n_0 ),
        .O(\implication_variable_id_reg[0]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[0]_i_9 
       (.I0(\implication_variable_id_reg[0]_i_25_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_26_n_0 ),
        .O(\implication_variable_id_reg[0]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  FDRE \implication_variable_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_variable_id_reg[1]_i_1_n_0 ),
        .Q(chosen_implication_variable_id[1]),
        .R(1'b0));
  MUXF8 \implication_variable_id_reg[1]_i_1 
       (.I0(\implication_variable_id_reg[1]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_3_n_0 ),
        .O(\implication_variable_id_reg[1]_i_1_n_0 ),
        .S(clause_count_reg[7]));
  MUXF8 \implication_variable_id_reg[1]_i_10 
       (.I0(\implication_variable_id_reg[1]_i_27_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_28_n_0 ),
        .O(\implication_variable_id_reg[1]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_11 
       (.I0(\implication_variable_id_reg[1]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_30_n_0 ),
        .O(\implication_variable_id_reg[1]_i_11_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_12 
       (.I0(\implication_variable_id_reg[1]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_32_n_0 ),
        .O(\implication_variable_id_reg[1]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_13 
       (.I0(\implication_variable_id_reg[1]_i_33_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_34_n_0 ),
        .O(\implication_variable_id_reg[1]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_14 
       (.I0(\implication_variable_id_reg[1]_i_35_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_36_n_0 ),
        .O(\implication_variable_id_reg[1]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_15 
       (.I0(\implication_variable_id_reg[1]_i_37_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_38_n_0 ),
        .O(\implication_variable_id_reg[1]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[1]_i_17 
       (.I0(\implication_variable_id[1]_i_40_n_0 ),
        .I1(\implication_variable_id[1]_i_41_n_0 ),
        .O(\implication_variable_id_reg[1]_i_17_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_18 
       (.I0(\implication_variable_id[1]_i_42_n_0 ),
        .I1(\implication_variable_id[1]_i_43_n_0 ),
        .O(\implication_variable_id_reg[1]_i_18_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[1]_i_19 
       (.I0(\implication_variable_id_reg[1]_i_44_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_45_n_0 ),
        .O(\implication_variable_id_reg[1]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[1]_i_2 
       (.I0(\implication_variable_id[1]_i_4_n_0 ),
        .I1(\implication_variable_id[1]_i_5_n_0 ),
        .O(\implication_variable_id_reg[1]_i_2_n_0 ),
        .S(clause_count_reg[6]));
  MUXF8 \implication_variable_id_reg[1]_i_20 
       (.I0(\implication_variable_id_reg[1]_i_46_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_47_n_0 ),
        .O(\implication_variable_id_reg[1]_i_20_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_21 
       (.I0(\implication_variable_id_reg[1]_i_48_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_49_n_0 ),
        .O(\implication_variable_id_reg[1]_i_21_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_22 
       (.I0(\implication_variable_id_reg[1]_i_50_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_51_n_0 ),
        .O(\implication_variable_id_reg[1]_i_22_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[1]_i_23 
       (.I0(\implication_variable_id[1]_i_52_n_0 ),
        .I1(\implication_variable_id[1]_i_53_n_0 ),
        .O(\implication_variable_id_reg[1]_i_23_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_24 
       (.I0(\implication_variable_id[1]_i_54_n_0 ),
        .I1(\implication_variable_id[1]_i_55_n_0 ),
        .O(\implication_variable_id_reg[1]_i_24_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_25 
       (.I0(\implication_variable_id[1]_i_56_n_0 ),
        .I1(\implication_variable_id[1]_i_57_n_0 ),
        .O(\implication_variable_id_reg[1]_i_25_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_26 
       (.I0(\implication_variable_id[1]_i_58_n_0 ),
        .I1(\implication_variable_id[1]_i_59_n_0 ),
        .O(\implication_variable_id_reg[1]_i_26_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_27 
       (.I0(\implication_variable_id[1]_i_60_n_0 ),
        .I1(\implication_variable_id[1]_i_61_n_0 ),
        .O(\implication_variable_id_reg[1]_i_27_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_28 
       (.I0(\implication_variable_id[1]_i_62_n_0 ),
        .I1(\implication_variable_id[1]_i_63_n_0 ),
        .O(\implication_variable_id_reg[1]_i_28_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_29 
       (.I0(\implication_variable_id[1]_i_64_n_0 ),
        .I1(\implication_variable_id[1]_i_65_n_0 ),
        .O(\implication_variable_id_reg[1]_i_29_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_3 
       (.I0(\implication_variable_id[1]_i_6_n_0 ),
        .I1(\implication_variable_id[1]_i_7_n_0 ),
        .O(\implication_variable_id_reg[1]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[1]_i_30 
       (.I0(\implication_variable_id[1]_i_66_n_0 ),
        .I1(\implication_variable_id[1]_i_67_n_0 ),
        .O(\implication_variable_id_reg[1]_i_30_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_31 
       (.I0(\implication_variable_id[1]_i_68_n_0 ),
        .I1(\implication_variable_id[1]_i_69_n_0 ),
        .O(\implication_variable_id_reg[1]_i_31_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_32 
       (.I0(\implication_variable_id[1]_i_70_n_0 ),
        .I1(\implication_variable_id[1]_i_71_n_0 ),
        .O(\implication_variable_id_reg[1]_i_32_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_33 
       (.I0(\implication_variable_id[1]_i_72_n_0 ),
        .I1(\implication_variable_id[1]_i_73_n_0 ),
        .O(\implication_variable_id_reg[1]_i_33_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_34 
       (.I0(\implication_variable_id[1]_i_74_n_0 ),
        .I1(\implication_variable_id[1]_i_75_n_0 ),
        .O(\implication_variable_id_reg[1]_i_34_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_35 
       (.I0(\implication_variable_id[1]_i_76_n_0 ),
        .I1(\implication_variable_id[1]_i_77_n_0 ),
        .O(\implication_variable_id_reg[1]_i_35_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_36 
       (.I0(\implication_variable_id[1]_i_78_n_0 ),
        .I1(\implication_variable_id[1]_i_79_n_0 ),
        .O(\implication_variable_id_reg[1]_i_36_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_37 
       (.I0(\implication_variable_id[1]_i_80_n_0 ),
        .I1(\implication_variable_id[1]_i_81_n_0 ),
        .O(\implication_variable_id_reg[1]_i_37_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_38 
       (.I0(\implication_variable_id[1]_i_82_n_0 ),
        .I1(\implication_variable_id[1]_i_83_n_0 ),
        .O(\implication_variable_id_reg[1]_i_38_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_44 
       (.I0(\implication_variable_id[1]_i_84_n_0 ),
        .I1(\implication_variable_id[1]_i_85_n_0 ),
        .O(\implication_variable_id_reg[1]_i_44_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_45 
       (.I0(\implication_variable_id[1]_i_86_n_0 ),
        .I1(\implication_variable_id[1]_i_87_n_0 ),
        .O(\implication_variable_id_reg[1]_i_45_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_46 
       (.I0(\implication_variable_id[1]_i_88_n_0 ),
        .I1(\implication_variable_id[1]_i_89_n_0 ),
        .O(\implication_variable_id_reg[1]_i_46_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_47 
       (.I0(\implication_variable_id[1]_i_90_n_0 ),
        .I1(\implication_variable_id[1]_i_91_n_0 ),
        .O(\implication_variable_id_reg[1]_i_47_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_48 
       (.I0(\implication_variable_id[1]_i_92_n_0 ),
        .I1(\implication_variable_id[1]_i_93_n_0 ),
        .O(\implication_variable_id_reg[1]_i_48_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_49 
       (.I0(\implication_variable_id[1]_i_94_n_0 ),
        .I1(\implication_variable_id[1]_i_95_n_0 ),
        .O(\implication_variable_id_reg[1]_i_49_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_50 
       (.I0(\implication_variable_id[1]_i_96_n_0 ),
        .I1(\implication_variable_id[1]_i_97_n_0 ),
        .O(\implication_variable_id_reg[1]_i_50_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[1]_i_51 
       (.I0(\implication_variable_id[1]_i_98_n_0 ),
        .I1(\implication_variable_id[1]_i_99_n_0 ),
        .O(\implication_variable_id_reg[1]_i_51_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[1]_i_8 
       (.I0(\implication_variable_id_reg[1]_i_23_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_24_n_0 ),
        .O(\implication_variable_id_reg[1]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[1]_i_9 
       (.I0(\implication_variable_id_reg[1]_i_25_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_26_n_0 ),
        .O(\implication_variable_id_reg[1]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  FDRE \implication_variable_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_variable_id_reg[2]_i_1_n_0 ),
        .Q(chosen_implication_variable_id[2]),
        .R(1'b0));
  MUXF8 \implication_variable_id_reg[2]_i_1 
       (.I0(\implication_variable_id_reg[2]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_3_n_0 ),
        .O(\implication_variable_id_reg[2]_i_1_n_0 ),
        .S(clause_count_reg[7]));
  MUXF8 \implication_variable_id_reg[2]_i_10 
       (.I0(\implication_variable_id_reg[2]_i_27_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_28_n_0 ),
        .O(\implication_variable_id_reg[2]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_11 
       (.I0(\implication_variable_id_reg[2]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_30_n_0 ),
        .O(\implication_variable_id_reg[2]_i_11_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_12 
       (.I0(\implication_variable_id_reg[2]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_32_n_0 ),
        .O(\implication_variable_id_reg[2]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_13 
       (.I0(\implication_variable_id_reg[2]_i_33_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_34_n_0 ),
        .O(\implication_variable_id_reg[2]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_14 
       (.I0(\implication_variable_id_reg[2]_i_35_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_36_n_0 ),
        .O(\implication_variable_id_reg[2]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_15 
       (.I0(\implication_variable_id_reg[2]_i_37_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_38_n_0 ),
        .O(\implication_variable_id_reg[2]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[2]_i_17 
       (.I0(\implication_variable_id[2]_i_40_n_0 ),
        .I1(\implication_variable_id[2]_i_41_n_0 ),
        .O(\implication_variable_id_reg[2]_i_17_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_18 
       (.I0(\implication_variable_id[2]_i_42_n_0 ),
        .I1(\implication_variable_id[2]_i_43_n_0 ),
        .O(\implication_variable_id_reg[2]_i_18_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[2]_i_19 
       (.I0(\implication_variable_id_reg[2]_i_44_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_45_n_0 ),
        .O(\implication_variable_id_reg[2]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[2]_i_2 
       (.I0(\implication_variable_id[2]_i_4_n_0 ),
        .I1(\implication_variable_id[2]_i_5_n_0 ),
        .O(\implication_variable_id_reg[2]_i_2_n_0 ),
        .S(clause_count_reg[6]));
  MUXF8 \implication_variable_id_reg[2]_i_20 
       (.I0(\implication_variable_id_reg[2]_i_46_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_47_n_0 ),
        .O(\implication_variable_id_reg[2]_i_20_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_21 
       (.I0(\implication_variable_id_reg[2]_i_48_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_49_n_0 ),
        .O(\implication_variable_id_reg[2]_i_21_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_22 
       (.I0(\implication_variable_id_reg[2]_i_50_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_51_n_0 ),
        .O(\implication_variable_id_reg[2]_i_22_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[2]_i_23 
       (.I0(\implication_variable_id[2]_i_52_n_0 ),
        .I1(\implication_variable_id[2]_i_53_n_0 ),
        .O(\implication_variable_id_reg[2]_i_23_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_24 
       (.I0(\implication_variable_id[2]_i_54_n_0 ),
        .I1(\implication_variable_id[2]_i_55_n_0 ),
        .O(\implication_variable_id_reg[2]_i_24_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_25 
       (.I0(\implication_variable_id[2]_i_56_n_0 ),
        .I1(\implication_variable_id[2]_i_57_n_0 ),
        .O(\implication_variable_id_reg[2]_i_25_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_26 
       (.I0(\implication_variable_id[2]_i_58_n_0 ),
        .I1(\implication_variable_id[2]_i_59_n_0 ),
        .O(\implication_variable_id_reg[2]_i_26_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_27 
       (.I0(\implication_variable_id[2]_i_60_n_0 ),
        .I1(\implication_variable_id[2]_i_61_n_0 ),
        .O(\implication_variable_id_reg[2]_i_27_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_28 
       (.I0(\implication_variable_id[2]_i_62_n_0 ),
        .I1(\implication_variable_id[2]_i_63_n_0 ),
        .O(\implication_variable_id_reg[2]_i_28_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_29 
       (.I0(\implication_variable_id[2]_i_64_n_0 ),
        .I1(\implication_variable_id[2]_i_65_n_0 ),
        .O(\implication_variable_id_reg[2]_i_29_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_3 
       (.I0(\implication_variable_id[2]_i_6_n_0 ),
        .I1(\implication_variable_id[2]_i_7_n_0 ),
        .O(\implication_variable_id_reg[2]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[2]_i_30 
       (.I0(\implication_variable_id[2]_i_66_n_0 ),
        .I1(\implication_variable_id[2]_i_67_n_0 ),
        .O(\implication_variable_id_reg[2]_i_30_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_31 
       (.I0(\implication_variable_id[2]_i_68_n_0 ),
        .I1(\implication_variable_id[2]_i_69_n_0 ),
        .O(\implication_variable_id_reg[2]_i_31_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_32 
       (.I0(\implication_variable_id[2]_i_70_n_0 ),
        .I1(\implication_variable_id[2]_i_71_n_0 ),
        .O(\implication_variable_id_reg[2]_i_32_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_33 
       (.I0(\implication_variable_id[2]_i_72_n_0 ),
        .I1(\implication_variable_id[2]_i_73_n_0 ),
        .O(\implication_variable_id_reg[2]_i_33_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_34 
       (.I0(\implication_variable_id[2]_i_74_n_0 ),
        .I1(\implication_variable_id[2]_i_75_n_0 ),
        .O(\implication_variable_id_reg[2]_i_34_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_35 
       (.I0(\implication_variable_id[2]_i_76_n_0 ),
        .I1(\implication_variable_id[2]_i_77_n_0 ),
        .O(\implication_variable_id_reg[2]_i_35_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_36 
       (.I0(\implication_variable_id[2]_i_78_n_0 ),
        .I1(\implication_variable_id[2]_i_79_n_0 ),
        .O(\implication_variable_id_reg[2]_i_36_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_37 
       (.I0(\implication_variable_id[2]_i_80_n_0 ),
        .I1(\implication_variable_id[2]_i_81_n_0 ),
        .O(\implication_variable_id_reg[2]_i_37_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_38 
       (.I0(\implication_variable_id[2]_i_82_n_0 ),
        .I1(\implication_variable_id[2]_i_83_n_0 ),
        .O(\implication_variable_id_reg[2]_i_38_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_44 
       (.I0(\implication_variable_id[2]_i_84_n_0 ),
        .I1(\implication_variable_id[2]_i_85_n_0 ),
        .O(\implication_variable_id_reg[2]_i_44_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_45 
       (.I0(\implication_variable_id[2]_i_86_n_0 ),
        .I1(\implication_variable_id[2]_i_87_n_0 ),
        .O(\implication_variable_id_reg[2]_i_45_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_46 
       (.I0(\implication_variable_id[2]_i_88_n_0 ),
        .I1(\implication_variable_id[2]_i_89_n_0 ),
        .O(\implication_variable_id_reg[2]_i_46_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_47 
       (.I0(\implication_variable_id[2]_i_90_n_0 ),
        .I1(\implication_variable_id[2]_i_91_n_0 ),
        .O(\implication_variable_id_reg[2]_i_47_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_48 
       (.I0(\implication_variable_id[2]_i_92_n_0 ),
        .I1(\implication_variable_id[2]_i_93_n_0 ),
        .O(\implication_variable_id_reg[2]_i_48_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_49 
       (.I0(\implication_variable_id[2]_i_94_n_0 ),
        .I1(\implication_variable_id[2]_i_95_n_0 ),
        .O(\implication_variable_id_reg[2]_i_49_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_50 
       (.I0(\implication_variable_id[2]_i_96_n_0 ),
        .I1(\implication_variable_id[2]_i_97_n_0 ),
        .O(\implication_variable_id_reg[2]_i_50_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[2]_i_51 
       (.I0(\implication_variable_id[2]_i_98_n_0 ),
        .I1(\implication_variable_id[2]_i_99_n_0 ),
        .O(\implication_variable_id_reg[2]_i_51_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[2]_i_8 
       (.I0(\implication_variable_id_reg[2]_i_23_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_24_n_0 ),
        .O(\implication_variable_id_reg[2]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[2]_i_9 
       (.I0(\implication_variable_id_reg[2]_i_25_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_26_n_0 ),
        .O(\implication_variable_id_reg[2]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  FDRE \implication_variable_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_variable_id_reg[3]_i_1_n_0 ),
        .Q(chosen_implication_variable_id[3]),
        .R(1'b0));
  MUXF8 \implication_variable_id_reg[3]_i_1 
       (.I0(\implication_variable_id_reg[3]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_3_n_0 ),
        .O(\implication_variable_id_reg[3]_i_1_n_0 ),
        .S(clause_count_reg[7]));
  MUXF8 \implication_variable_id_reg[3]_i_10 
       (.I0(\implication_variable_id_reg[3]_i_27_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_28_n_0 ),
        .O(\implication_variable_id_reg[3]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_11 
       (.I0(\implication_variable_id_reg[3]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_30_n_0 ),
        .O(\implication_variable_id_reg[3]_i_11_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_12 
       (.I0(\implication_variable_id_reg[3]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_32_n_0 ),
        .O(\implication_variable_id_reg[3]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_13 
       (.I0(\implication_variable_id_reg[3]_i_33_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_34_n_0 ),
        .O(\implication_variable_id_reg[3]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_14 
       (.I0(\implication_variable_id_reg[3]_i_35_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_36_n_0 ),
        .O(\implication_variable_id_reg[3]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_15 
       (.I0(\implication_variable_id_reg[3]_i_37_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_38_n_0 ),
        .O(\implication_variable_id_reg[3]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[3]_i_17 
       (.I0(\implication_variable_id[3]_i_40_n_0 ),
        .I1(\implication_variable_id[3]_i_41_n_0 ),
        .O(\implication_variable_id_reg[3]_i_17_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_18 
       (.I0(\implication_variable_id[3]_i_42_n_0 ),
        .I1(\implication_variable_id[3]_i_43_n_0 ),
        .O(\implication_variable_id_reg[3]_i_18_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[3]_i_19 
       (.I0(\implication_variable_id_reg[3]_i_44_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_45_n_0 ),
        .O(\implication_variable_id_reg[3]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[3]_i_2 
       (.I0(\implication_variable_id[3]_i_4_n_0 ),
        .I1(\implication_variable_id[3]_i_5_n_0 ),
        .O(\implication_variable_id_reg[3]_i_2_n_0 ),
        .S(clause_count_reg[6]));
  MUXF8 \implication_variable_id_reg[3]_i_20 
       (.I0(\implication_variable_id_reg[3]_i_46_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_47_n_0 ),
        .O(\implication_variable_id_reg[3]_i_20_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_21 
       (.I0(\implication_variable_id_reg[3]_i_48_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_49_n_0 ),
        .O(\implication_variable_id_reg[3]_i_21_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_22 
       (.I0(\implication_variable_id_reg[3]_i_50_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_51_n_0 ),
        .O(\implication_variable_id_reg[3]_i_22_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[3]_i_23 
       (.I0(\implication_variable_id[3]_i_52_n_0 ),
        .I1(\implication_variable_id[3]_i_53_n_0 ),
        .O(\implication_variable_id_reg[3]_i_23_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_24 
       (.I0(\implication_variable_id[3]_i_54_n_0 ),
        .I1(\implication_variable_id[3]_i_55_n_0 ),
        .O(\implication_variable_id_reg[3]_i_24_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_25 
       (.I0(\implication_variable_id[3]_i_56_n_0 ),
        .I1(\implication_variable_id[3]_i_57_n_0 ),
        .O(\implication_variable_id_reg[3]_i_25_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_26 
       (.I0(\implication_variable_id[3]_i_58_n_0 ),
        .I1(\implication_variable_id[3]_i_59_n_0 ),
        .O(\implication_variable_id_reg[3]_i_26_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_27 
       (.I0(\implication_variable_id[3]_i_60_n_0 ),
        .I1(\implication_variable_id[3]_i_61_n_0 ),
        .O(\implication_variable_id_reg[3]_i_27_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_28 
       (.I0(\implication_variable_id[3]_i_62_n_0 ),
        .I1(\implication_variable_id[3]_i_63_n_0 ),
        .O(\implication_variable_id_reg[3]_i_28_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_29 
       (.I0(\implication_variable_id[3]_i_64_n_0 ),
        .I1(\implication_variable_id[3]_i_65_n_0 ),
        .O(\implication_variable_id_reg[3]_i_29_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_3 
       (.I0(\implication_variable_id[3]_i_6_n_0 ),
        .I1(\implication_variable_id[3]_i_7_n_0 ),
        .O(\implication_variable_id_reg[3]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[3]_i_30 
       (.I0(\implication_variable_id[3]_i_66_n_0 ),
        .I1(\implication_variable_id[3]_i_67_n_0 ),
        .O(\implication_variable_id_reg[3]_i_30_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_31 
       (.I0(\implication_variable_id[3]_i_68_n_0 ),
        .I1(\implication_variable_id[3]_i_69_n_0 ),
        .O(\implication_variable_id_reg[3]_i_31_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_32 
       (.I0(\implication_variable_id[3]_i_70_n_0 ),
        .I1(\implication_variable_id[3]_i_71_n_0 ),
        .O(\implication_variable_id_reg[3]_i_32_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_33 
       (.I0(\implication_variable_id[3]_i_72_n_0 ),
        .I1(\implication_variable_id[3]_i_73_n_0 ),
        .O(\implication_variable_id_reg[3]_i_33_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_34 
       (.I0(\implication_variable_id[3]_i_74_n_0 ),
        .I1(\implication_variable_id[3]_i_75_n_0 ),
        .O(\implication_variable_id_reg[3]_i_34_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_35 
       (.I0(\implication_variable_id[3]_i_76_n_0 ),
        .I1(\implication_variable_id[3]_i_77_n_0 ),
        .O(\implication_variable_id_reg[3]_i_35_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_36 
       (.I0(\implication_variable_id[3]_i_78_n_0 ),
        .I1(\implication_variable_id[3]_i_79_n_0 ),
        .O(\implication_variable_id_reg[3]_i_36_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_37 
       (.I0(\implication_variable_id[3]_i_80_n_0 ),
        .I1(\implication_variable_id[3]_i_81_n_0 ),
        .O(\implication_variable_id_reg[3]_i_37_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_38 
       (.I0(\implication_variable_id[3]_i_82_n_0 ),
        .I1(\implication_variable_id[3]_i_83_n_0 ),
        .O(\implication_variable_id_reg[3]_i_38_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_44 
       (.I0(\implication_variable_id[3]_i_84_n_0 ),
        .I1(\implication_variable_id[3]_i_85_n_0 ),
        .O(\implication_variable_id_reg[3]_i_44_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_45 
       (.I0(\implication_variable_id[3]_i_86_n_0 ),
        .I1(\implication_variable_id[3]_i_87_n_0 ),
        .O(\implication_variable_id_reg[3]_i_45_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_46 
       (.I0(\implication_variable_id[3]_i_88_n_0 ),
        .I1(\implication_variable_id[3]_i_89_n_0 ),
        .O(\implication_variable_id_reg[3]_i_46_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_47 
       (.I0(\implication_variable_id[3]_i_90_n_0 ),
        .I1(\implication_variable_id[3]_i_91_n_0 ),
        .O(\implication_variable_id_reg[3]_i_47_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_48 
       (.I0(\implication_variable_id[3]_i_92_n_0 ),
        .I1(\implication_variable_id[3]_i_93_n_0 ),
        .O(\implication_variable_id_reg[3]_i_48_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_49 
       (.I0(\implication_variable_id[3]_i_94_n_0 ),
        .I1(\implication_variable_id[3]_i_95_n_0 ),
        .O(\implication_variable_id_reg[3]_i_49_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_50 
       (.I0(\implication_variable_id[3]_i_96_n_0 ),
        .I1(\implication_variable_id[3]_i_97_n_0 ),
        .O(\implication_variable_id_reg[3]_i_50_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_51 
       (.I0(\implication_variable_id[3]_i_98_n_0 ),
        .I1(\implication_variable_id[3]_i_99_n_0 ),
        .O(\implication_variable_id_reg[3]_i_51_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[3]_i_8 
       (.I0(\implication_variable_id_reg[3]_i_23_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_24_n_0 ),
        .O(\implication_variable_id_reg[3]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[3]_i_9 
       (.I0(\implication_variable_id_reg[3]_i_25_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_26_n_0 ),
        .O(\implication_variable_id_reg[3]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  FDRE \implication_variable_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_variable_id_reg[4]_i_1_n_0 ),
        .Q(chosen_implication_variable_id[4]),
        .R(1'b0));
  MUXF8 \implication_variable_id_reg[4]_i_1 
       (.I0(\implication_variable_id_reg[4]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_3_n_0 ),
        .O(\implication_variable_id_reg[4]_i_1_n_0 ),
        .S(clause_count_reg[7]));
  MUXF8 \implication_variable_id_reg[4]_i_10 
       (.I0(\implication_variable_id_reg[4]_i_27_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_28_n_0 ),
        .O(\implication_variable_id_reg[4]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_11 
       (.I0(\implication_variable_id_reg[4]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_30_n_0 ),
        .O(\implication_variable_id_reg[4]_i_11_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_12 
       (.I0(\implication_variable_id_reg[4]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_32_n_0 ),
        .O(\implication_variable_id_reg[4]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_13 
       (.I0(\implication_variable_id_reg[4]_i_33_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_34_n_0 ),
        .O(\implication_variable_id_reg[4]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_14 
       (.I0(\implication_variable_id_reg[4]_i_35_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_36_n_0 ),
        .O(\implication_variable_id_reg[4]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_15 
       (.I0(\implication_variable_id_reg[4]_i_37_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_38_n_0 ),
        .O(\implication_variable_id_reg[4]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[4]_i_17 
       (.I0(\implication_variable_id[4]_i_40_n_0 ),
        .I1(\implication_variable_id[4]_i_41_n_0 ),
        .O(\implication_variable_id_reg[4]_i_17_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_18 
       (.I0(\implication_variable_id[4]_i_42_n_0 ),
        .I1(\implication_variable_id[4]_i_43_n_0 ),
        .O(\implication_variable_id_reg[4]_i_18_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[4]_i_19 
       (.I0(\implication_variable_id_reg[4]_i_44_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_45_n_0 ),
        .O(\implication_variable_id_reg[4]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[4]_i_2 
       (.I0(\implication_variable_id[4]_i_4_n_0 ),
        .I1(\implication_variable_id[4]_i_5_n_0 ),
        .O(\implication_variable_id_reg[4]_i_2_n_0 ),
        .S(clause_count_reg[6]));
  MUXF8 \implication_variable_id_reg[4]_i_20 
       (.I0(\implication_variable_id_reg[4]_i_46_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_47_n_0 ),
        .O(\implication_variable_id_reg[4]_i_20_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_21 
       (.I0(\implication_variable_id_reg[4]_i_48_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_49_n_0 ),
        .O(\implication_variable_id_reg[4]_i_21_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_22 
       (.I0(\implication_variable_id_reg[4]_i_50_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_51_n_0 ),
        .O(\implication_variable_id_reg[4]_i_22_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[4]_i_23 
       (.I0(\implication_variable_id[4]_i_52_n_0 ),
        .I1(\implication_variable_id[4]_i_53_n_0 ),
        .O(\implication_variable_id_reg[4]_i_23_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_24 
       (.I0(\implication_variable_id[4]_i_54_n_0 ),
        .I1(\implication_variable_id[4]_i_55_n_0 ),
        .O(\implication_variable_id_reg[4]_i_24_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_25 
       (.I0(\implication_variable_id[4]_i_56_n_0 ),
        .I1(\implication_variable_id[4]_i_57_n_0 ),
        .O(\implication_variable_id_reg[4]_i_25_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_26 
       (.I0(\implication_variable_id[4]_i_58_n_0 ),
        .I1(\implication_variable_id[4]_i_59_n_0 ),
        .O(\implication_variable_id_reg[4]_i_26_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_27 
       (.I0(\implication_variable_id[4]_i_60_n_0 ),
        .I1(\implication_variable_id[4]_i_61_n_0 ),
        .O(\implication_variable_id_reg[4]_i_27_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_28 
       (.I0(\implication_variable_id[4]_i_62_n_0 ),
        .I1(\implication_variable_id[4]_i_63_n_0 ),
        .O(\implication_variable_id_reg[4]_i_28_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_29 
       (.I0(\implication_variable_id[4]_i_64_n_0 ),
        .I1(\implication_variable_id[4]_i_65_n_0 ),
        .O(\implication_variable_id_reg[4]_i_29_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_3 
       (.I0(\implication_variable_id[4]_i_6_n_0 ),
        .I1(\implication_variable_id[4]_i_7_n_0 ),
        .O(\implication_variable_id_reg[4]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[4]_i_30 
       (.I0(\implication_variable_id[4]_i_66_n_0 ),
        .I1(\implication_variable_id[4]_i_67_n_0 ),
        .O(\implication_variable_id_reg[4]_i_30_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_31 
       (.I0(\implication_variable_id[4]_i_68_n_0 ),
        .I1(\implication_variable_id[4]_i_69_n_0 ),
        .O(\implication_variable_id_reg[4]_i_31_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_32 
       (.I0(\implication_variable_id[4]_i_70_n_0 ),
        .I1(\implication_variable_id[4]_i_71_n_0 ),
        .O(\implication_variable_id_reg[4]_i_32_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_33 
       (.I0(\implication_variable_id[4]_i_72_n_0 ),
        .I1(\implication_variable_id[4]_i_73_n_0 ),
        .O(\implication_variable_id_reg[4]_i_33_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_34 
       (.I0(\implication_variable_id[4]_i_74_n_0 ),
        .I1(\implication_variable_id[4]_i_75_n_0 ),
        .O(\implication_variable_id_reg[4]_i_34_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_35 
       (.I0(\implication_variable_id[4]_i_76_n_0 ),
        .I1(\implication_variable_id[4]_i_77_n_0 ),
        .O(\implication_variable_id_reg[4]_i_35_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_36 
       (.I0(\implication_variable_id[4]_i_78_n_0 ),
        .I1(\implication_variable_id[4]_i_79_n_0 ),
        .O(\implication_variable_id_reg[4]_i_36_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_37 
       (.I0(\implication_variable_id[4]_i_80_n_0 ),
        .I1(\implication_variable_id[4]_i_81_n_0 ),
        .O(\implication_variable_id_reg[4]_i_37_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_38 
       (.I0(\implication_variable_id[4]_i_82_n_0 ),
        .I1(\implication_variable_id[4]_i_83_n_0 ),
        .O(\implication_variable_id_reg[4]_i_38_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_44 
       (.I0(\implication_variable_id[4]_i_84_n_0 ),
        .I1(\implication_variable_id[4]_i_85_n_0 ),
        .O(\implication_variable_id_reg[4]_i_44_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_45 
       (.I0(\implication_variable_id[4]_i_86_n_0 ),
        .I1(\implication_variable_id[4]_i_87_n_0 ),
        .O(\implication_variable_id_reg[4]_i_45_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_46 
       (.I0(\implication_variable_id[4]_i_88_n_0 ),
        .I1(\implication_variable_id[4]_i_89_n_0 ),
        .O(\implication_variable_id_reg[4]_i_46_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_47 
       (.I0(\implication_variable_id[4]_i_90_n_0 ),
        .I1(\implication_variable_id[4]_i_91_n_0 ),
        .O(\implication_variable_id_reg[4]_i_47_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_48 
       (.I0(\implication_variable_id[4]_i_92_n_0 ),
        .I1(\implication_variable_id[4]_i_93_n_0 ),
        .O(\implication_variable_id_reg[4]_i_48_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_49 
       (.I0(\implication_variable_id[4]_i_94_n_0 ),
        .I1(\implication_variable_id[4]_i_95_n_0 ),
        .O(\implication_variable_id_reg[4]_i_49_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_50 
       (.I0(\implication_variable_id[4]_i_96_n_0 ),
        .I1(\implication_variable_id[4]_i_97_n_0 ),
        .O(\implication_variable_id_reg[4]_i_50_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_51 
       (.I0(\implication_variable_id[4]_i_98_n_0 ),
        .I1(\implication_variable_id[4]_i_99_n_0 ),
        .O(\implication_variable_id_reg[4]_i_51_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[4]_i_8 
       (.I0(\implication_variable_id_reg[4]_i_23_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_24_n_0 ),
        .O(\implication_variable_id_reg[4]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_9 
       (.I0(\implication_variable_id_reg[4]_i_25_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_26_n_0 ),
        .O(\implication_variable_id_reg[4]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  FDRE \implication_variable_id_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[5]_i_1_n_0 ),
        .D(\implication_variable_id_reg[5]_i_2_n_0 ),
        .Q(chosen_implication_variable_id[5]),
        .R(1'b0));
  MUXF8 \implication_variable_id_reg[5]_i_12 
       (.I0(\implication_variable_id_reg[5]_i_35_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_36_n_0 ),
        .O(\implication_variable_id_reg[5]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_13 
       (.I0(\implication_variable_id_reg[5]_i_37_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_38_n_0 ),
        .O(\implication_variable_id_reg[5]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_14 
       (.I0(\implication_variable_id_reg[5]_i_39_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_40_n_0 ),
        .O(\implication_variable_id_reg[5]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_15 
       (.I0(\implication_variable_id_reg[5]_i_41_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_42_n_0 ),
        .O(\implication_variable_id_reg[5]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_16 
       (.I0(\implication_variable_id_reg[5]_i_43_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_44_n_0 ),
        .O(\implication_variable_id_reg[5]_i_16_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_17 
       (.I0(\implication_variable_id_reg[5]_i_45_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_46_n_0 ),
        .O(\implication_variable_id_reg[5]_i_17_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_18 
       (.I0(\implication_variable_id_reg[5]_i_47_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_48_n_0 ),
        .O(\implication_variable_id_reg[5]_i_18_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_19 
       (.I0(\implication_variable_id_reg[5]_i_49_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_50_n_0 ),
        .O(\implication_variable_id_reg[5]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_2 
       (.I0(\implication_variable_id_reg[5]_i_4_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_5_n_0 ),
        .O(\implication_variable_id_reg[5]_i_2_n_0 ),
        .S(clause_count_reg[7]));
  MUXF8 \implication_variable_id_reg[5]_i_20 
       (.I0(\implication_variable_id_reg[5]_i_51_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_52_n_0 ),
        .O(\implication_variable_id_reg[5]_i_20_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_21 
       (.I0(\implication_variable_id_reg[5]_i_53_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_54_n_0 ),
        .O(\implication_variable_id_reg[5]_i_21_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_22 
       (.I0(\implication_variable_id_reg[5]_i_55_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_56_n_0 ),
        .O(\implication_variable_id_reg[5]_i_22_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_23 
       (.I0(\implication_variable_id_reg[5]_i_57_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_58_n_0 ),
        .O(\implication_variable_id_reg[5]_i_23_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_24 
       (.I0(\implication_variable_id_reg[5]_i_59_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_60_n_0 ),
        .O(\implication_variable_id_reg[5]_i_24_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_25 
       (.I0(\implication_variable_id_reg[5]_i_61_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_62_n_0 ),
        .O(\implication_variable_id_reg[5]_i_25_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_26 
       (.I0(\implication_variable_id_reg[5]_i_63_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_64_n_0 ),
        .O(\implication_variable_id_reg[5]_i_26_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_27 
       (.I0(\implication_variable_id_reg[5]_i_65_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_66_n_0 ),
        .O(\implication_variable_id_reg[5]_i_27_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[5]_i_29 
       (.I0(\implication_variable_id[5]_i_68_n_0 ),
        .I1(\implication_variable_id[5]_i_69_n_0 ),
        .O(\implication_variable_id_reg[5]_i_29_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_3 
       (.I0(\implication_variable_id[5]_i_6_n_0 ),
        .I1(\implication_variable_id[5]_i_7_n_0 ),
        .O(\implication_variable_id_reg[5]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[5]_i_30 
       (.I0(\implication_variable_id[5]_i_70_n_0 ),
        .I1(\implication_variable_id[5]_i_71_n_0 ),
        .O(\implication_variable_id_reg[5]_i_30_n_0 ),
        .S(clause_count_reg[2]));
  MUXF8 \implication_variable_id_reg[5]_i_31 
       (.I0(\implication_variable_id_reg[5]_i_72_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_73_n_0 ),
        .O(\implication_variable_id_reg[5]_i_31_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_32 
       (.I0(\implication_variable_id_reg[5]_i_74_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_75_n_0 ),
        .O(\implication_variable_id_reg[5]_i_32_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_33 
       (.I0(\implication_variable_id_reg[5]_i_76_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_77_n_0 ),
        .O(\implication_variable_id_reg[5]_i_33_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[5]_i_34 
       (.I0(\implication_variable_id_reg[5]_i_78_n_0 ),
        .I1(\implication_variable_id_reg[5]_i_79_n_0 ),
        .O(\implication_variable_id_reg[5]_i_34_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[5]_i_35 
       (.I0(\implication_variable_id[5]_i_80_n_0 ),
        .I1(\implication_variable_id[5]_i_81_n_0 ),
        .O(\implication_variable_id_reg[5]_i_35_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_36 
       (.I0(\implication_variable_id[5]_i_82_n_0 ),
        .I1(\implication_variable_id[5]_i_83_n_0 ),
        .O(\implication_variable_id_reg[5]_i_36_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_37 
       (.I0(\implication_variable_id[5]_i_84_n_0 ),
        .I1(\implication_variable_id[5]_i_85_n_0 ),
        .O(\implication_variable_id_reg[5]_i_37_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_38 
       (.I0(\implication_variable_id[5]_i_86_n_0 ),
        .I1(\implication_variable_id[5]_i_87_n_0 ),
        .O(\implication_variable_id_reg[5]_i_38_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_39 
       (.I0(\implication_variable_id[5]_i_88_n_0 ),
        .I1(\implication_variable_id[5]_i_89_n_0 ),
        .O(\implication_variable_id_reg[5]_i_39_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_4 
       (.I0(\implication_variable_id[5]_i_8_n_0 ),
        .I1(\implication_variable_id[5]_i_9_n_0 ),
        .O(\implication_variable_id_reg[5]_i_4_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[5]_i_40 
       (.I0(\implication_variable_id[5]_i_90_n_0 ),
        .I1(\implication_variable_id[5]_i_91_n_0 ),
        .O(\implication_variable_id_reg[5]_i_40_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_41 
       (.I0(\implication_variable_id[5]_i_92_n_0 ),
        .I1(\implication_variable_id[5]_i_93_n_0 ),
        .O(\implication_variable_id_reg[5]_i_41_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_42 
       (.I0(\implication_variable_id[5]_i_94_n_0 ),
        .I1(\implication_variable_id[5]_i_95_n_0 ),
        .O(\implication_variable_id_reg[5]_i_42_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_43 
       (.I0(\implication_variable_id[5]_i_96_n_0 ),
        .I1(\implication_variable_id[5]_i_97_n_0 ),
        .O(\implication_variable_id_reg[5]_i_43_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_44 
       (.I0(\implication_variable_id[5]_i_98_n_0 ),
        .I1(\implication_variable_id[5]_i_99_n_0 ),
        .O(\implication_variable_id_reg[5]_i_44_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_45 
       (.I0(\implication_variable_id[5]_i_100_n_0 ),
        .I1(\implication_variable_id[5]_i_101_n_0 ),
        .O(\implication_variable_id_reg[5]_i_45_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_46 
       (.I0(\implication_variable_id[5]_i_102_n_0 ),
        .I1(\implication_variable_id[5]_i_103_n_0 ),
        .O(\implication_variable_id_reg[5]_i_46_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_47 
       (.I0(\implication_variable_id[5]_i_104_n_0 ),
        .I1(\implication_variable_id[5]_i_105_n_0 ),
        .O(\implication_variable_id_reg[5]_i_47_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_48 
       (.I0(\implication_variable_id[5]_i_106_n_0 ),
        .I1(\implication_variable_id[5]_i_107_n_0 ),
        .O(\implication_variable_id_reg[5]_i_48_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_49 
       (.I0(\implication_variable_id[5]_i_108_n_0 ),
        .I1(\implication_variable_id[5]_i_109_n_0 ),
        .O(\implication_variable_id_reg[5]_i_49_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_5 
       (.I0(\implication_variable_id[5]_i_10_n_0 ),
        .I1(\implication_variable_id[5]_i_11_n_0 ),
        .O(\implication_variable_id_reg[5]_i_5_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[5]_i_50 
       (.I0(\implication_variable_id[5]_i_110_n_0 ),
        .I1(\implication_variable_id[5]_i_111_n_0 ),
        .O(\implication_variable_id_reg[5]_i_50_n_0 ),
        .S(\clause_count_reg[2]_rep_n_0 ));
  MUXF7 \implication_variable_id_reg[5]_i_51 
       (.I0(\implication_variable_id[5]_i_112_n_0 ),
        .I1(\implication_variable_id[5]_i_113_n_0 ),
        .O(\implication_variable_id_reg[5]_i_51_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_52 
       (.I0(\implication_variable_id[5]_i_114_n_0 ),
        .I1(\implication_variable_id[5]_i_115_n_0 ),
        .O(\implication_variable_id_reg[5]_i_52_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_53 
       (.I0(\implication_variable_id[5]_i_116_n_0 ),
        .I1(\implication_variable_id[5]_i_117_n_0 ),
        .O(\implication_variable_id_reg[5]_i_53_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_54 
       (.I0(\implication_variable_id[5]_i_118_n_0 ),
        .I1(\implication_variable_id[5]_i_119_n_0 ),
        .O(\implication_variable_id_reg[5]_i_54_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_55 
       (.I0(\implication_variable_id[5]_i_120_n_0 ),
        .I1(\implication_variable_id[5]_i_121_n_0 ),
        .O(\implication_variable_id_reg[5]_i_55_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_56 
       (.I0(\implication_variable_id[5]_i_122_n_0 ),
        .I1(\implication_variable_id[5]_i_123_n_0 ),
        .O(\implication_variable_id_reg[5]_i_56_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_57 
       (.I0(\implication_variable_id[5]_i_124_n_0 ),
        .I1(\implication_variable_id[5]_i_125_n_0 ),
        .O(\implication_variable_id_reg[5]_i_57_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_58 
       (.I0(\implication_variable_id[5]_i_126_n_0 ),
        .I1(\implication_variable_id[5]_i_127_n_0 ),
        .O(\implication_variable_id_reg[5]_i_58_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_59 
       (.I0(\implication_variable_id[5]_i_128_n_0 ),
        .I1(\implication_variable_id[5]_i_129_n_0 ),
        .O(\implication_variable_id_reg[5]_i_59_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_60 
       (.I0(\implication_variable_id[5]_i_130_n_0 ),
        .I1(\implication_variable_id[5]_i_131_n_0 ),
        .O(\implication_variable_id_reg[5]_i_60_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_61 
       (.I0(\implication_variable_id[5]_i_132_n_0 ),
        .I1(\implication_variable_id[5]_i_133_n_0 ),
        .O(\implication_variable_id_reg[5]_i_61_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_62 
       (.I0(\implication_variable_id[5]_i_134_n_0 ),
        .I1(\implication_variable_id[5]_i_135_n_0 ),
        .O(\implication_variable_id_reg[5]_i_62_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_63 
       (.I0(\implication_variable_id[5]_i_136_n_0 ),
        .I1(\implication_variable_id[5]_i_137_n_0 ),
        .O(\implication_variable_id_reg[5]_i_63_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_64 
       (.I0(\implication_variable_id[5]_i_138_n_0 ),
        .I1(\implication_variable_id[5]_i_139_n_0 ),
        .O(\implication_variable_id_reg[5]_i_64_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_65 
       (.I0(\implication_variable_id[5]_i_140_n_0 ),
        .I1(\implication_variable_id[5]_i_141_n_0 ),
        .O(\implication_variable_id_reg[5]_i_65_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_66 
       (.I0(\implication_variable_id[5]_i_142_n_0 ),
        .I1(\implication_variable_id[5]_i_143_n_0 ),
        .O(\implication_variable_id_reg[5]_i_66_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_72 
       (.I0(\implication_variable_id[5]_i_144_n_0 ),
        .I1(\implication_variable_id[5]_i_145_n_0 ),
        .O(\implication_variable_id_reg[5]_i_72_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_73 
       (.I0(\implication_variable_id[5]_i_146_n_0 ),
        .I1(\implication_variable_id[5]_i_147_n_0 ),
        .O(\implication_variable_id_reg[5]_i_73_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_74 
       (.I0(\implication_variable_id[5]_i_148_n_0 ),
        .I1(\implication_variable_id[5]_i_149_n_0 ),
        .O(\implication_variable_id_reg[5]_i_74_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_75 
       (.I0(\implication_variable_id[5]_i_150_n_0 ),
        .I1(\implication_variable_id[5]_i_151_n_0 ),
        .O(\implication_variable_id_reg[5]_i_75_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_76 
       (.I0(\implication_variable_id[5]_i_152_n_0 ),
        .I1(\implication_variable_id[5]_i_153_n_0 ),
        .O(\implication_variable_id_reg[5]_i_76_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_77 
       (.I0(\implication_variable_id[5]_i_154_n_0 ),
        .I1(\implication_variable_id[5]_i_155_n_0 ),
        .O(\implication_variable_id_reg[5]_i_77_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_78 
       (.I0(\implication_variable_id[5]_i_156_n_0 ),
        .I1(\implication_variable_id[5]_i_157_n_0 ),
        .O(\implication_variable_id_reg[5]_i_78_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[5]_i_79 
       (.I0(\implication_variable_id[5]_i_158_n_0 ),
        .I1(\implication_variable_id[5]_i_159_n_0 ),
        .O(\implication_variable_id_reg[5]_i_79_n_0 ),
        .S(clause_count_reg[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCE2EECCCC)) 
    state_i_1
       (.I0(state_reg_0),
        .I1(state_reg_n_0),
        .I2(clause_count_reg[7]),
        .I3(\implication_variable_id_reg[5]_i_3_n_0 ),
        .I4(s01_axi_aresetn),
        .I5(Q),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state_reg_n_0),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_BCP_accelerator_0_0,BCP_accelerator_v2_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "BCP_accelerator_v2_0,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (led_out,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awlen,
    s00_axi_awsize,
    s00_axi_awburst,
    s00_axi_awlock,
    s00_axi_awcache,
    s00_axi_awprot,
    s00_axi_awqos,
    s00_axi_awregion,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wlast,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arlen,
    s00_axi_arsize,
    s00_axi_arburst,
    s00_axi_arlock,
    s00_axi_arcache,
    s00_axi_arprot,
    s00_axi_arqos,
    s00_axi_arregion,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rlast,
    s00_axi_rvalid,
    s00_axi_rready,
    s01_axi_aclk,
    s01_axi_aresetn,
    s01_axi_awaddr,
    s01_axi_awprot,
    s01_axi_awvalid,
    s01_axi_awready,
    s01_axi_wdata,
    s01_axi_wstrb,
    s01_axi_wvalid,
    s01_axi_wready,
    s01_axi_bresp,
    s01_axi_bvalid,
    s01_axi_bready,
    s01_axi_araddr,
    s01_axi_arprot,
    s01_axi_arvalid,
    s01_axi_arready,
    s01_axi_rdata,
    s01_axi_rresp,
    s01_axi_rvalid,
    s01_axi_rready);
  output [3:0]led_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [5:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]s00_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]s00_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]s00_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input s00_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]s00_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]s00_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION" *) input [3:0]s00_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input s00_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [5:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN" *) input [7:0]s00_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE" *) input [2:0]s00_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST" *) input [1:0]s00_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK" *) input s00_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE" *) input [3:0]s00_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS" *) input [3:0]s00_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION" *) input [3:0]s00_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RLAST" *) output s00_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S01_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI_CLK, ASSOCIATED_BUSIF S01_AXI, ASSOCIATED_RESET s01_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s01_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S01_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s01_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWADDR" *) input [4:0]s01_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWPROT" *) input [2:0]s01_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWVALID" *) input s01_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWREADY" *) output s01_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WDATA" *) input [31:0]s01_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WSTRB" *) input [3:0]s01_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WVALID" *) input s01_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WREADY" *) output s01_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI BRESP" *) output [1:0]s01_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI BVALID" *) output s01_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI BREADY" *) input s01_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARADDR" *) input [4:0]s01_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARPROT" *) input [2:0]s01_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARVALID" *) input s01_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARREADY" *) output s01_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RDATA" *) output [31:0]s01_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RRESP" *) output [1:0]s01_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RVALID" *) output s01_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s01_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]\^led_out ;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire [1:0]s00_axi_arburst;
  wire s00_axi_aresetn;
  wire [7:0]s00_axi_arlen;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire [1:0]s00_axi_awburst;
  wire [7:0]s00_axi_awlen;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rlast;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wlast;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire s01_axi_aclk;
  wire [4:0]s01_axi_araddr;
  wire s01_axi_aresetn;
  wire s01_axi_arready;
  wire s01_axi_arvalid;
  wire [4:0]s01_axi_awaddr;
  wire s01_axi_awready;
  wire s01_axi_awvalid;
  wire s01_axi_bready;
  wire s01_axi_bvalid;
  wire [31:0]s01_axi_rdata;
  wire s01_axi_rready;
  wire s01_axi_rvalid;
  wire [31:0]s01_axi_wdata;
  wire s01_axi_wready;
  wire [3:0]s01_axi_wstrb;
  wire s01_axi_wvalid;

  assign led_out[3] = \<const1> ;
  assign led_out[2:0] = \^led_out [2:0];
  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign s01_axi_bresp[1] = \<const0> ;
  assign s01_axi_bresp[0] = \<const0> ;
  assign s01_axi_rresp[1] = \<const0> ;
  assign s01_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 inst
       (.axi_arready_reg(s00_axi_arready),
        .axi_awready_reg(s00_axi_awready),
        .axi_rvalid_reg(s00_axi_rvalid),
        .axi_wready_reg(s00_axi_wready),
        .curr_stat(\^led_out ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[5:2]),
        .s00_axi_arburst(s00_axi_arburst),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arlen(s00_axi_arlen),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[5:2]),
        .s00_axi_awburst(s00_axi_awburst),
        .s00_axi_awlen(s00_axi_awlen),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rlast(s00_axi_rlast),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wlast(s00_axi_wlast),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_araddr(s01_axi_araddr[4:2]),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_arready(s01_axi_arready),
        .s01_axi_arvalid(s01_axi_arvalid),
        .s01_axi_awaddr(s01_axi_awaddr[4:2]),
        .s01_axi_awready(s01_axi_awready),
        .s01_axi_awvalid(s01_axi_awvalid),
        .s01_axi_bready(s01_axi_bready),
        .s01_axi_bvalid(s01_axi_bvalid),
        .s01_axi_rdata(s01_axi_rdata),
        .s01_axi_rready(s01_axi_rready),
        .s01_axi_rvalid(s01_axi_rvalid),
        .s01_axi_wdata(s01_axi_wdata),
        .s01_axi_wready(s01_axi_wready),
        .s01_axi_wstrb(s01_axi_wstrb),
        .s01_axi_wvalid(s01_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
   (SR,
    op_code_read,
    D,
    s01_axi_aresetn_0,
    E,
    curr_stat,
    implication_o,
    fifo_wr_en,
    s01_axi_aresetn,
    s01_axi_wdata,
    s01_axi_wstrb,
    p_0_in,
    slv_reg_wren__2,
    s01_axi_aclk,
    Q,
    \variable_1_id_reg[5] ,
    UNCONN_IN,
    UNCONN_IN_0);
  output [0:0]SR;
  output op_code_read;
  output [31:0]D;
  output [0:0]s01_axi_aresetn_0;
  output [3:0]E;
  output [2:0]curr_stat;
  output [6:0]implication_o;
  output fifo_wr_en;
  input s01_axi_aresetn;
  input [31:0]s01_axi_wdata;
  input [3:0]s01_axi_wstrb;
  input [2:0]p_0_in;
  input slv_reg_wren__2;
  input s01_axi_aclk;
  input [8:0]Q;
  input [6:0]\variable_1_id_reg[5] ;
  input [6:0]UNCONN_IN;
  input [6:0]UNCONN_IN_0;

  (* RTL_KEEP = "true" *) wire [1:0]CPU_OP_Code_in;
  wire [31:0]D;
  wire [3:0]E;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[5]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_2_n_0 ;
  wire \FSM_onehot_state[6]_i_3_n_0 ;
  wire \FSM_onehot_state[6]_i_4_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire [0:0]SR;
  (* RTL_KEEP = "true" *) wire all_SAT;
  wire all_SAT_inferred_i_10_n_0;
  wire all_SAT_inferred_i_11_n_0;
  wire all_SAT_inferred_i_11_n_1;
  wire all_SAT_inferred_i_11_n_2;
  wire all_SAT_inferred_i_11_n_3;
  wire all_SAT_inferred_i_12_n_0;
  wire all_SAT_inferred_i_13_n_0;
  wire all_SAT_inferred_i_14_n_0;
  wire all_SAT_inferred_i_15_n_0;
  wire all_SAT_inferred_i_16_n_0;
  wire all_SAT_inferred_i_16_n_1;
  wire all_SAT_inferred_i_16_n_2;
  wire all_SAT_inferred_i_16_n_3;
  wire all_SAT_inferred_i_17_n_0;
  wire all_SAT_inferred_i_18_n_0;
  wire all_SAT_inferred_i_19_n_0;
  wire all_SAT_inferred_i_1_n_2;
  wire all_SAT_inferred_i_1_n_3;
  wire all_SAT_inferred_i_20_n_0;
  wire all_SAT_inferred_i_21_n_0;
  wire all_SAT_inferred_i_21_n_1;
  wire all_SAT_inferred_i_21_n_2;
  wire all_SAT_inferred_i_21_n_3;
  wire all_SAT_inferred_i_22_n_0;
  wire all_SAT_inferred_i_23_n_0;
  wire all_SAT_inferred_i_24_n_0;
  wire all_SAT_inferred_i_25_n_0;
  wire all_SAT_inferred_i_26_n_0;
  wire all_SAT_inferred_i_26_n_1;
  wire all_SAT_inferred_i_26_n_2;
  wire all_SAT_inferred_i_26_n_3;
  wire all_SAT_inferred_i_27_n_0;
  wire all_SAT_inferred_i_28_n_0;
  wire all_SAT_inferred_i_29_n_0;
  wire all_SAT_inferred_i_2_n_0;
  wire all_SAT_inferred_i_2_n_1;
  wire all_SAT_inferred_i_2_n_2;
  wire all_SAT_inferred_i_2_n_3;
  wire all_SAT_inferred_i_30_n_0;
  wire all_SAT_inferred_i_31_n_0;
  wire all_SAT_inferred_i_31_n_1;
  wire all_SAT_inferred_i_31_n_2;
  wire all_SAT_inferred_i_31_n_3;
  wire all_SAT_inferred_i_32_n_0;
  wire all_SAT_inferred_i_33_n_0;
  wire all_SAT_inferred_i_34_n_0;
  wire all_SAT_inferred_i_35_n_0;
  wire all_SAT_inferred_i_36_n_0;
  wire all_SAT_inferred_i_36_n_1;
  wire all_SAT_inferred_i_36_n_2;
  wire all_SAT_inferred_i_36_n_3;
  wire all_SAT_inferred_i_37_n_0;
  wire all_SAT_inferred_i_38_n_0;
  wire all_SAT_inferred_i_39_n_0;
  wire all_SAT_inferred_i_3_n_0;
  wire all_SAT_inferred_i_40_n_0;
  wire all_SAT_inferred_i_41_n_0;
  wire all_SAT_inferred_i_41_n_1;
  wire all_SAT_inferred_i_41_n_2;
  wire all_SAT_inferred_i_41_n_3;
  wire all_SAT_inferred_i_42_n_0;
  wire all_SAT_inferred_i_43_n_0;
  wire all_SAT_inferred_i_44_n_0;
  wire all_SAT_inferred_i_45_n_0;
  wire all_SAT_inferred_i_46_n_0;
  wire all_SAT_inferred_i_46_n_1;
  wire all_SAT_inferred_i_46_n_2;
  wire all_SAT_inferred_i_46_n_3;
  wire all_SAT_inferred_i_47_n_0;
  wire all_SAT_inferred_i_48_n_0;
  wire all_SAT_inferred_i_49_n_0;
  wire all_SAT_inferred_i_4_n_0;
  wire all_SAT_inferred_i_50_n_0;
  wire all_SAT_inferred_i_51_n_0;
  wire all_SAT_inferred_i_52_n_0;
  wire all_SAT_inferred_i_53_n_0;
  wire all_SAT_inferred_i_54_n_0;
  wire all_SAT_inferred_i_5_n_0;
  wire all_SAT_inferred_i_6_n_0;
  wire all_SAT_inferred_i_6_n_1;
  wire all_SAT_inferred_i_6_n_2;
  wire all_SAT_inferred_i_6_n_3;
  wire all_SAT_inferred_i_7_n_0;
  wire all_SAT_inferred_i_8_n_0;
  wire all_SAT_inferred_i_9_n_0;
  (* RTL_KEEP = "true" *) wire assignment_broadcast;
  wire \axi_reg5_o[6]_i_1_n_0 ;
  wire broadcast_implication;
  wire broadcast_implication_i_1_n_0;
  (* RTL_KEEP = "true" *) wire chosen_implication_assignment;
  (* RTL_KEEP = "true" *) wire [5:0]chosen_implication_variable_id;
  (* RTL_KEEP = "true" *) wire [7:0]clause_update_id_in;
  (* RTL_KEEP = "true" *) wire [18:0]clause_update_variable_ids;
  (* RTL_KEEP = "true" *) wire [2:0]clause_update_variable_polarities;
  (* RTL_KEEP = "true" *) wire clear_assignment;
  wire clear_cpu_req_i_1_n_0;
  (* RTL_KEEP = "true" *) wire conflict;
  wire conflict_inferred_i_10_n_0;
  wire conflict_inferred_i_11_n_0;
  wire conflict_inferred_i_11_n_1;
  wire conflict_inferred_i_11_n_2;
  wire conflict_inferred_i_11_n_3;
  wire conflict_inferred_i_12_n_0;
  wire conflict_inferred_i_13_n_0;
  wire conflict_inferred_i_14_n_0;
  wire conflict_inferred_i_15_n_0;
  wire conflict_inferred_i_16_n_0;
  wire conflict_inferred_i_16_n_1;
  wire conflict_inferred_i_16_n_2;
  wire conflict_inferred_i_16_n_3;
  wire conflict_inferred_i_17_n_0;
  wire conflict_inferred_i_18_n_0;
  wire conflict_inferred_i_19_n_0;
  wire conflict_inferred_i_1_n_2;
  wire conflict_inferred_i_1_n_3;
  wire conflict_inferred_i_20_n_0;
  wire conflict_inferred_i_21_n_0;
  wire conflict_inferred_i_21_n_1;
  wire conflict_inferred_i_21_n_2;
  wire conflict_inferred_i_21_n_3;
  wire conflict_inferred_i_22_n_0;
  wire conflict_inferred_i_23_n_0;
  wire conflict_inferred_i_24_n_0;
  wire conflict_inferred_i_25_n_0;
  wire conflict_inferred_i_26_n_0;
  wire conflict_inferred_i_26_n_1;
  wire conflict_inferred_i_26_n_2;
  wire conflict_inferred_i_26_n_3;
  wire conflict_inferred_i_27_n_0;
  wire conflict_inferred_i_28_n_0;
  wire conflict_inferred_i_29_n_0;
  wire conflict_inferred_i_2_n_0;
  wire conflict_inferred_i_2_n_1;
  wire conflict_inferred_i_2_n_2;
  wire conflict_inferred_i_2_n_3;
  wire conflict_inferred_i_30_n_0;
  wire conflict_inferred_i_31_n_0;
  wire conflict_inferred_i_31_n_1;
  wire conflict_inferred_i_31_n_2;
  wire conflict_inferred_i_31_n_3;
  wire conflict_inferred_i_32_n_0;
  wire conflict_inferred_i_33_n_0;
  wire conflict_inferred_i_34_n_0;
  wire conflict_inferred_i_35_n_0;
  wire conflict_inferred_i_36_n_0;
  wire conflict_inferred_i_36_n_1;
  wire conflict_inferred_i_36_n_2;
  wire conflict_inferred_i_36_n_3;
  wire conflict_inferred_i_37_n_0;
  wire conflict_inferred_i_38_n_0;
  wire conflict_inferred_i_39_n_0;
  wire conflict_inferred_i_3_n_0;
  wire conflict_inferred_i_40_n_0;
  wire conflict_inferred_i_41_n_0;
  wire conflict_inferred_i_41_n_1;
  wire conflict_inferred_i_41_n_2;
  wire conflict_inferred_i_41_n_3;
  wire conflict_inferred_i_42_n_0;
  wire conflict_inferred_i_43_n_0;
  wire conflict_inferred_i_44_n_0;
  wire conflict_inferred_i_45_n_0;
  wire conflict_inferred_i_46_n_0;
  wire conflict_inferred_i_46_n_1;
  wire conflict_inferred_i_46_n_2;
  wire conflict_inferred_i_46_n_3;
  wire conflict_inferred_i_47_n_0;
  wire conflict_inferred_i_48_n_0;
  wire conflict_inferred_i_49_n_0;
  wire conflict_inferred_i_4_n_0;
  wire conflict_inferred_i_50_n_0;
  wire conflict_inferred_i_51_n_0;
  wire conflict_inferred_i_52_n_0;
  wire conflict_inferred_i_53_n_0;
  wire conflict_inferred_i_54_n_0;
  wire conflict_inferred_i_5_n_0;
  wire conflict_inferred_i_6_n_0;
  wire conflict_inferred_i_6_n_1;
  wire conflict_inferred_i_6_n_2;
  wire conflict_inferred_i_6_n_3;
  wire conflict_inferred_i_7_n_0;
  wire conflict_inferred_i_8_n_0;
  wire conflict_inferred_i_9_n_0;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1__0_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  (* RTL_KEEP = "true" *) wire decision_assignment;
  (* RTL_KEEP = "true" *) wire [5:0]decision_variable_id;
  wire fifo_wr_en;
  wire \generate_clause_modules[0].clauseModule_n_0 ;
  wire \generate_clause_modules[0].clauseModule_n_1 ;
  wire \generate_clause_modules[104].clauseModule_n_0 ;
  wire \generate_clause_modules[107].clauseModule_n_0 ;
  wire \generate_clause_modules[119].clauseModule_n_0 ;
  wire \generate_clause_modules[127].clauseModule_n_1 ;
  wire \generate_clause_modules[12].clauseModule_n_0 ;
  wire \generate_clause_modules[20].clauseModule_n_0 ;
  wire \generate_clause_modules[20].clauseModule_n_1 ;
  wire \generate_clause_modules[22].clauseModule_n_0 ;
  wire \generate_clause_modules[23].clauseModule_n_0 ;
  wire \generate_clause_modules[23].clauseModule_n_1 ;
  wire \generate_clause_modules[24].clauseModule_n_0 ;
  wire \generate_clause_modules[27].clauseModule_n_0 ;
  wire \generate_clause_modules[33].clauseModule_n_0 ;
  wire \generate_clause_modules[33].clauseModule_n_1 ;
  wire \generate_clause_modules[36].clauseModule_n_0 ;
  wire \generate_clause_modules[3].clauseModule_n_0 ;
  wire \generate_clause_modules[44].clauseModule_n_0 ;
  wire \generate_clause_modules[44].clauseModule_n_1 ;
  wire \generate_clause_modules[46].clauseModule_n_0 ;
  wire \generate_clause_modules[47].clauseModule_n_0 ;
  wire \generate_clause_modules[51].clauseModule_n_0 ;
  wire \generate_clause_modules[55].clauseModule_n_0 ;
  wire \generate_clause_modules[55].clauseModule_n_1 ;
  wire \generate_clause_modules[58].clauseModule_n_0 ;
  wire \generate_clause_modules[59].clauseModule_n_0 ;
  wire \generate_clause_modules[59].clauseModule_n_1 ;
  wire \generate_clause_modules[67].clauseModule_n_0 ;
  wire \generate_clause_modules[70].clauseModule_n_0 ;
  wire \generate_clause_modules[70].clauseModule_n_1 ;
  wire \generate_clause_modules[74].clauseModule_n_0 ;
  wire \generate_clause_modules[77].clauseModule_n_0 ;
  wire \generate_clause_modules[77].clauseModule_n_1 ;
  wire \generate_clause_modules[86].clauseModule_n_0 ;
  wire \generate_clause_modules[88].clauseModule_n_0 ;
  wire \generate_clause_modules[96].clauseModule_n_0 ;
  wire \generate_clause_modules[98].clauseModule_n_0 ;
  (* RTL_KEEP = "true" *) wire [128:0]implication_assignments;
  (* RTL_KEEP = "true" *) wire implication_found;
  wire [6:0]implication_o;
  wire implication_valid_o_i_1_n_0;
  wire implication_valid_o_i_2_n_0;
  (* RTL_KEEP = "true" *) wire [768:0]implication_variable_ids;
  wire in13;
  (* RTL_KEEP = "true" *) wire [127:0]is_SAT;
  (* RTL_KEEP = "true" *) wire [127:0]is_conflict;
  (* RTL_KEEP = "true" *) wire [127:0]is_unit;
  wire op_code_read;
  wire \output_status[0]_i_1_n_0 ;
  wire \output_status[0]_i_2_n_0 ;
  wire \output_status[1]_i_1_n_0 ;
  wire \output_status[1]_i_2_n_0 ;
  wire \output_status[2]_i_1_n_0 ;
  wire \output_status[2]_i_2_n_0 ;
  wire [2:0]p_0_in;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire [0:0]s01_axi_aresetn_0;
  wire [31:0]s01_axi_wdata;
  wire [3:0]s01_axi_wstrb;
  wire slv_reg_wren__2;
  wire start_implication_finder_i_1_n_0;
  wire start_implication_finder_i_2_n_0;
  wire start_implication_finder_reg_n_0;
  wire [2:0]top_status;
  (* RTL_KEEP = "true" *) wire unit;
  wire unit_inferred_i_10_n_0;
  wire unit_inferred_i_11_n_0;
  wire unit_inferred_i_11_n_1;
  wire unit_inferred_i_11_n_2;
  wire unit_inferred_i_11_n_3;
  wire unit_inferred_i_12_n_0;
  wire unit_inferred_i_13_n_0;
  wire unit_inferred_i_14_n_0;
  wire unit_inferred_i_15_n_0;
  wire unit_inferred_i_16_n_0;
  wire unit_inferred_i_16_n_1;
  wire unit_inferred_i_16_n_2;
  wire unit_inferred_i_16_n_3;
  wire unit_inferred_i_17_n_0;
  wire unit_inferred_i_18_n_0;
  wire unit_inferred_i_19_n_0;
  wire unit_inferred_i_1_n_2;
  wire unit_inferred_i_1_n_3;
  wire unit_inferred_i_20_n_0;
  wire unit_inferred_i_21_n_0;
  wire unit_inferred_i_21_n_1;
  wire unit_inferred_i_21_n_2;
  wire unit_inferred_i_21_n_3;
  wire unit_inferred_i_22_n_0;
  wire unit_inferred_i_23_n_0;
  wire unit_inferred_i_24_n_0;
  wire unit_inferred_i_25_n_0;
  wire unit_inferred_i_26_n_0;
  wire unit_inferred_i_26_n_1;
  wire unit_inferred_i_26_n_2;
  wire unit_inferred_i_26_n_3;
  wire unit_inferred_i_27_n_0;
  wire unit_inferred_i_28_n_0;
  wire unit_inferred_i_29_n_0;
  wire unit_inferred_i_2_n_0;
  wire unit_inferred_i_2_n_1;
  wire unit_inferred_i_2_n_2;
  wire unit_inferred_i_2_n_3;
  wire unit_inferred_i_30_n_0;
  wire unit_inferred_i_31_n_0;
  wire unit_inferred_i_31_n_1;
  wire unit_inferred_i_31_n_2;
  wire unit_inferred_i_31_n_3;
  wire unit_inferred_i_32_n_0;
  wire unit_inferred_i_33_n_0;
  wire unit_inferred_i_34_n_0;
  wire unit_inferred_i_35_n_0;
  wire unit_inferred_i_36_n_0;
  wire unit_inferred_i_36_n_1;
  wire unit_inferred_i_36_n_2;
  wire unit_inferred_i_36_n_3;
  wire unit_inferred_i_37_n_0;
  wire unit_inferred_i_38_n_0;
  wire unit_inferred_i_39_n_0;
  wire unit_inferred_i_3_n_0;
  wire unit_inferred_i_40_n_0;
  wire unit_inferred_i_41_n_0;
  wire unit_inferred_i_41_n_1;
  wire unit_inferred_i_41_n_2;
  wire unit_inferred_i_41_n_3;
  wire unit_inferred_i_42_n_0;
  wire unit_inferred_i_43_n_0;
  wire unit_inferred_i_44_n_0;
  wire unit_inferred_i_45_n_0;
  wire unit_inferred_i_46_n_0;
  wire unit_inferred_i_46_n_1;
  wire unit_inferred_i_46_n_2;
  wire unit_inferred_i_46_n_3;
  wire unit_inferred_i_47_n_0;
  wire unit_inferred_i_48_n_0;
  wire unit_inferred_i_49_n_0;
  wire unit_inferred_i_4_n_0;
  wire unit_inferred_i_50_n_0;
  wire unit_inferred_i_51_n_0;
  wire unit_inferred_i_52_n_0;
  wire unit_inferred_i_53_n_0;
  wire unit_inferred_i_54_n_0;
  wire unit_inferred_i_5_n_0;
  wire unit_inferred_i_6_n_0;
  wire unit_inferred_i_6_n_1;
  wire unit_inferred_i_6_n_2;
  wire unit_inferred_i_6_n_3;
  wire unit_inferred_i_7_n_0;
  wire unit_inferred_i_8_n_0;
  wire unit_inferred_i_9_n_0;
  (* RTL_KEEP = "true" *) wire update_assignment;
  (* RTL_KEEP = "true" *) wire update_clause;
  (* RTL_KEEP = "true" *) wire [5:0]var_1_id_set;
  (* RTL_KEEP = "true" *) wire var_1_polarity_set;
  (* RTL_KEEP = "true" *) wire [5:0]var_2_id_set;
  (* RTL_KEEP = "true" *) wire var_2_polarity_set;
  (* RTL_KEEP = "true" *) wire [5:0]var_3_id_set;
  (* RTL_KEEP = "true" *) wire var_3_polarity_set;
  (* RTL_KEEP = "true" *) wire [5:0]variable_id_broadcast;
  wire write_status_reg_i_1_n_0;
  wire write_to_status_reg;
  wire [3:3]NLW_all_SAT_inferred_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_1_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_11_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_16_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_2_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_21_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_26_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_31_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_36_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_41_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_46_O_UNCONNECTED;
  wire [3:0]NLW_all_SAT_inferred_i_6_O_UNCONNECTED;
  wire [3:3]NLW_conflict_inferred_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_1_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_11_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_16_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_2_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_21_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_26_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_31_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_36_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_41_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_46_O_UNCONNECTED;
  wire [3:0]NLW_conflict_inferred_i_6_O_UNCONNECTED;
  wire [3:3]NLW_unit_inferred_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_1_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_11_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_16_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_2_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_21_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_26_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_31_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_36_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_41_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_46_O_UNCONNECTED;
  wire [3:0]NLW_unit_inferred_i_6_O_UNCONNECTED;

  assign CPU_OP_Code_in = Q[1:0];
  assign clause_update_id_in[6:0] = Q[8:2];
  assign curr_stat[2] = unit;
  assign curr_stat[1] = all_SAT;
  assign curr_stat[0] = conflict;
  assign decision_assignment = \variable_1_id_reg[5] [0];
  assign decision_variable_id = \variable_1_id_reg[5] [6:1];
  assign var_2_id_set = UNCONN_IN[6:1];
  assign var_2_polarity_set = UNCONN_IN[0];
  assign var_3_id_set = UNCONN_IN_0[6:1];
  assign var_3_polarity_set = UNCONN_IN_0[0];
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(unit),
        .I2(conflict),
        .I3(all_SAT),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA8AA)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(all_SAT),
        .I2(conflict),
        .I3(unit),
        .I4(update_clause),
        .I5(clear_assignment),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(CPU_OP_Code_in[0]),
        .I1(CPU_OP_Code_in[1]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(CPU_OP_Code_in[0]),
        .I1(CPU_OP_Code_in[1]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEA00000000)) 
    \FSM_onehot_state[6]_i_1 
       (.I0(\FSM_onehot_state[6]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(CPU_OP_Code_in[0]),
        .I3(CPU_OP_Code_in[1]),
        .I4(\FSM_onehot_state[6]_i_4_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_state[6]_i_2 
       (.I0(CPU_OP_Code_in[1]),
        .I1(CPU_OP_Code_in[0]),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    \FSM_onehot_state[6]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\output_status[0]_i_2_n_0 ),
        .I2(\count_reg_n_0_[3] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(\count_reg_n_0_[0] ),
        .O(\FSM_onehot_state[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \FSM_onehot_state[6]_i_4 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(implication_found),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(clear_assignment),
        .O(\FSM_onehot_state[6]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[5]_i_1_n_0 ),
        .Q(clear_assignment),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\FSM_onehot_state[6]_i_1_n_0 ),
        .D(\FSM_onehot_state[6]_i_2_n_0 ),
        .Q(update_clause),
        .R(1'b0));
  CARRY4 all_SAT_inferred_i_1
       (.CI(all_SAT_inferred_i_2_n_0),
        .CO({NLW_all_SAT_inferred_i_1_CO_UNCONNECTED[3],all_SAT,all_SAT_inferred_i_1_n_2,all_SAT_inferred_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,all_SAT_inferred_i_3_n_0,all_SAT_inferred_i_4_n_0,all_SAT_inferred_i_5_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_10
       (.I0(is_SAT[108]),
        .I1(is_SAT[110]),
        .I2(is_SAT[109]),
        .O(all_SAT_inferred_i_10_n_0));
  CARRY4 all_SAT_inferred_i_11
       (.CI(all_SAT_inferred_i_16_n_0),
        .CO({all_SAT_inferred_i_11_n_0,all_SAT_inferred_i_11_n_1,all_SAT_inferred_i_11_n_2,all_SAT_inferred_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_11_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_17_n_0,all_SAT_inferred_i_18_n_0,all_SAT_inferred_i_19_n_0,all_SAT_inferred_i_20_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_12
       (.I0(is_SAT[105]),
        .I1(is_SAT[107]),
        .I2(is_SAT[106]),
        .O(all_SAT_inferred_i_12_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_13
       (.I0(is_SAT[102]),
        .I1(is_SAT[104]),
        .I2(is_SAT[103]),
        .O(all_SAT_inferred_i_13_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_14
       (.I0(is_SAT[99]),
        .I1(is_SAT[101]),
        .I2(is_SAT[100]),
        .O(all_SAT_inferred_i_14_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_15
       (.I0(is_SAT[96]),
        .I1(is_SAT[98]),
        .I2(is_SAT[97]),
        .O(all_SAT_inferred_i_15_n_0));
  CARRY4 all_SAT_inferred_i_16
       (.CI(all_SAT_inferred_i_21_n_0),
        .CO({all_SAT_inferred_i_16_n_0,all_SAT_inferred_i_16_n_1,all_SAT_inferred_i_16_n_2,all_SAT_inferred_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_16_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_22_n_0,all_SAT_inferred_i_23_n_0,all_SAT_inferred_i_24_n_0,all_SAT_inferred_i_25_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_17
       (.I0(is_SAT[93]),
        .I1(is_SAT[95]),
        .I2(is_SAT[94]),
        .O(all_SAT_inferred_i_17_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_18
       (.I0(is_SAT[90]),
        .I1(is_SAT[92]),
        .I2(is_SAT[91]),
        .O(all_SAT_inferred_i_18_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_19
       (.I0(is_SAT[87]),
        .I1(is_SAT[89]),
        .I2(is_SAT[88]),
        .O(all_SAT_inferred_i_19_n_0));
  CARRY4 all_SAT_inferred_i_2
       (.CI(all_SAT_inferred_i_6_n_0),
        .CO({all_SAT_inferred_i_2_n_0,all_SAT_inferred_i_2_n_1,all_SAT_inferred_i_2_n_2,all_SAT_inferred_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_2_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_7_n_0,all_SAT_inferred_i_8_n_0,all_SAT_inferred_i_9_n_0,all_SAT_inferred_i_10_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_20
       (.I0(is_SAT[84]),
        .I1(is_SAT[86]),
        .I2(is_SAT[85]),
        .O(all_SAT_inferred_i_20_n_0));
  CARRY4 all_SAT_inferred_i_21
       (.CI(all_SAT_inferred_i_26_n_0),
        .CO({all_SAT_inferred_i_21_n_0,all_SAT_inferred_i_21_n_1,all_SAT_inferred_i_21_n_2,all_SAT_inferred_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_21_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_27_n_0,all_SAT_inferred_i_28_n_0,all_SAT_inferred_i_29_n_0,all_SAT_inferred_i_30_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_22
       (.I0(is_SAT[81]),
        .I1(is_SAT[83]),
        .I2(is_SAT[82]),
        .O(all_SAT_inferred_i_22_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_23
       (.I0(is_SAT[78]),
        .I1(is_SAT[80]),
        .I2(is_SAT[79]),
        .O(all_SAT_inferred_i_23_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_24
       (.I0(is_SAT[75]),
        .I1(is_SAT[77]),
        .I2(is_SAT[76]),
        .O(all_SAT_inferred_i_24_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_25
       (.I0(is_SAT[72]),
        .I1(is_SAT[74]),
        .I2(is_SAT[73]),
        .O(all_SAT_inferred_i_25_n_0));
  CARRY4 all_SAT_inferred_i_26
       (.CI(all_SAT_inferred_i_31_n_0),
        .CO({all_SAT_inferred_i_26_n_0,all_SAT_inferred_i_26_n_1,all_SAT_inferred_i_26_n_2,all_SAT_inferred_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_26_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_32_n_0,all_SAT_inferred_i_33_n_0,all_SAT_inferred_i_34_n_0,all_SAT_inferred_i_35_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_27
       (.I0(is_SAT[69]),
        .I1(is_SAT[71]),
        .I2(is_SAT[70]),
        .O(all_SAT_inferred_i_27_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_28
       (.I0(is_SAT[66]),
        .I1(is_SAT[68]),
        .I2(is_SAT[67]),
        .O(all_SAT_inferred_i_28_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_29
       (.I0(is_SAT[63]),
        .I1(is_SAT[65]),
        .I2(is_SAT[64]),
        .O(all_SAT_inferred_i_29_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    all_SAT_inferred_i_3
       (.I0(is_SAT[126]),
        .I1(is_SAT[127]),
        .O(all_SAT_inferred_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_30
       (.I0(is_SAT[60]),
        .I1(is_SAT[62]),
        .I2(is_SAT[61]),
        .O(all_SAT_inferred_i_30_n_0));
  CARRY4 all_SAT_inferred_i_31
       (.CI(all_SAT_inferred_i_36_n_0),
        .CO({all_SAT_inferred_i_31_n_0,all_SAT_inferred_i_31_n_1,all_SAT_inferred_i_31_n_2,all_SAT_inferred_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_31_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_37_n_0,all_SAT_inferred_i_38_n_0,all_SAT_inferred_i_39_n_0,all_SAT_inferred_i_40_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_32
       (.I0(is_SAT[57]),
        .I1(is_SAT[59]),
        .I2(is_SAT[58]),
        .O(all_SAT_inferred_i_32_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_33
       (.I0(is_SAT[54]),
        .I1(is_SAT[56]),
        .I2(is_SAT[55]),
        .O(all_SAT_inferred_i_33_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_34
       (.I0(is_SAT[51]),
        .I1(is_SAT[53]),
        .I2(is_SAT[52]),
        .O(all_SAT_inferred_i_34_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_35
       (.I0(is_SAT[48]),
        .I1(is_SAT[50]),
        .I2(is_SAT[49]),
        .O(all_SAT_inferred_i_35_n_0));
  CARRY4 all_SAT_inferred_i_36
       (.CI(all_SAT_inferred_i_41_n_0),
        .CO({all_SAT_inferred_i_36_n_0,all_SAT_inferred_i_36_n_1,all_SAT_inferred_i_36_n_2,all_SAT_inferred_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_36_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_42_n_0,all_SAT_inferred_i_43_n_0,all_SAT_inferred_i_44_n_0,all_SAT_inferred_i_45_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_37
       (.I0(is_SAT[45]),
        .I1(is_SAT[47]),
        .I2(is_SAT[46]),
        .O(all_SAT_inferred_i_37_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_38
       (.I0(is_SAT[42]),
        .I1(is_SAT[44]),
        .I2(is_SAT[43]),
        .O(all_SAT_inferred_i_38_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_39
       (.I0(is_SAT[39]),
        .I1(is_SAT[41]),
        .I2(is_SAT[40]),
        .O(all_SAT_inferred_i_39_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_4
       (.I0(is_SAT[123]),
        .I1(is_SAT[125]),
        .I2(is_SAT[124]),
        .O(all_SAT_inferred_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_40
       (.I0(is_SAT[36]),
        .I1(is_SAT[38]),
        .I2(is_SAT[37]),
        .O(all_SAT_inferred_i_40_n_0));
  CARRY4 all_SAT_inferred_i_41
       (.CI(all_SAT_inferred_i_46_n_0),
        .CO({all_SAT_inferred_i_41_n_0,all_SAT_inferred_i_41_n_1,all_SAT_inferred_i_41_n_2,all_SAT_inferred_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_41_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_47_n_0,all_SAT_inferred_i_48_n_0,all_SAT_inferred_i_49_n_0,all_SAT_inferred_i_50_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_42
       (.I0(is_SAT[33]),
        .I1(is_SAT[35]),
        .I2(is_SAT[34]),
        .O(all_SAT_inferred_i_42_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_43
       (.I0(is_SAT[30]),
        .I1(is_SAT[32]),
        .I2(is_SAT[31]),
        .O(all_SAT_inferred_i_43_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_44
       (.I0(is_SAT[27]),
        .I1(is_SAT[29]),
        .I2(is_SAT[28]),
        .O(all_SAT_inferred_i_44_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_45
       (.I0(is_SAT[24]),
        .I1(is_SAT[26]),
        .I2(is_SAT[25]),
        .O(all_SAT_inferred_i_45_n_0));
  CARRY4 all_SAT_inferred_i_46
       (.CI(1'b0),
        .CO({all_SAT_inferred_i_46_n_0,all_SAT_inferred_i_46_n_1,all_SAT_inferred_i_46_n_2,all_SAT_inferred_i_46_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_46_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_51_n_0,all_SAT_inferred_i_52_n_0,all_SAT_inferred_i_53_n_0,all_SAT_inferred_i_54_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_47
       (.I0(is_SAT[21]),
        .I1(is_SAT[23]),
        .I2(is_SAT[22]),
        .O(all_SAT_inferred_i_47_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_48
       (.I0(is_SAT[18]),
        .I1(is_SAT[20]),
        .I2(is_SAT[19]),
        .O(all_SAT_inferred_i_48_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_49
       (.I0(is_SAT[15]),
        .I1(is_SAT[17]),
        .I2(is_SAT[16]),
        .O(all_SAT_inferred_i_49_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_5
       (.I0(is_SAT[120]),
        .I1(is_SAT[122]),
        .I2(is_SAT[121]),
        .O(all_SAT_inferred_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_50
       (.I0(is_SAT[12]),
        .I1(is_SAT[14]),
        .I2(is_SAT[13]),
        .O(all_SAT_inferred_i_50_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_51
       (.I0(is_SAT[9]),
        .I1(is_SAT[11]),
        .I2(is_SAT[10]),
        .O(all_SAT_inferred_i_51_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_52
       (.I0(is_SAT[6]),
        .I1(is_SAT[8]),
        .I2(is_SAT[7]),
        .O(all_SAT_inferred_i_52_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_53
       (.I0(is_SAT[3]),
        .I1(is_SAT[5]),
        .I2(is_SAT[4]),
        .O(all_SAT_inferred_i_53_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_54
       (.I0(is_SAT[0]),
        .I1(is_SAT[2]),
        .I2(is_SAT[1]),
        .O(all_SAT_inferred_i_54_n_0));
  CARRY4 all_SAT_inferred_i_6
       (.CI(all_SAT_inferred_i_11_n_0),
        .CO({all_SAT_inferred_i_6_n_0,all_SAT_inferred_i_6_n_1,all_SAT_inferred_i_6_n_2,all_SAT_inferred_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_all_SAT_inferred_i_6_O_UNCONNECTED[3:0]),
        .S({all_SAT_inferred_i_12_n_0,all_SAT_inferred_i_13_n_0,all_SAT_inferred_i_14_n_0,all_SAT_inferred_i_15_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_7
       (.I0(is_SAT[117]),
        .I1(is_SAT[119]),
        .I2(is_SAT[118]),
        .O(all_SAT_inferred_i_7_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_8
       (.I0(is_SAT[114]),
        .I1(is_SAT[116]),
        .I2(is_SAT[115]),
        .O(all_SAT_inferred_i_8_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    all_SAT_inferred_i_9
       (.I0(is_SAT[111]),
        .I1(is_SAT[113]),
        .I2(is_SAT[112]),
        .O(all_SAT_inferred_i_9_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    assignment_broadcast_inferred_i_1
       (.I0(chosen_implication_assignment),
        .I1(decision_assignment),
        .I2(broadcast_implication),
        .O(assignment_broadcast));
  LUT3 #(
    .INIT(8'h80)) 
    \axi_reg5_o[6]_i_1 
       (.I0(implication_found),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(s01_axi_aresetn),
        .O(\axi_reg5_o[6]_i_1_n_0 ));
  FDRE \axi_reg5_o_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_assignment),
        .Q(implication_o[0]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_variable_id[0]),
        .Q(implication_o[1]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_variable_id[1]),
        .Q(implication_o[2]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_variable_id[2]),
        .Q(implication_o[3]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_variable_id[3]),
        .Q(implication_o[4]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_variable_id[4]),
        .Q(implication_o[5]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\axi_reg5_o[6]_i_1_n_0 ),
        .D(chosen_implication_variable_id[5]),
        .Q(implication_o[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5FFC000)) 
    broadcast_implication_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(implication_found),
        .I3(s01_axi_aresetn),
        .I4(broadcast_implication),
        .O(broadcast_implication_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    broadcast_implication_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(broadcast_implication_i_1_n_0),
        .Q(broadcast_implication),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0A3FFFFA0A00000)) 
    clear_cpu_req_i_1
       (.I0(in13),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\output_status[0]_i_2_n_0 ),
        .I4(s01_axi_aresetn),
        .I5(op_code_read),
        .O(clear_cpu_req_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clear_cpu_req_i_2
       (.I0(CPU_OP_Code_in[0]),
        .I1(CPU_OP_Code_in[1]),
        .O(in13));
  FDRE clear_cpu_req_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clear_cpu_req_i_1_n_0),
        .Q(op_code_read),
        .R(1'b0));
  CARRY4 conflict_inferred_i_1
       (.CI(conflict_inferred_i_2_n_0),
        .CO({NLW_conflict_inferred_i_1_CO_UNCONNECTED[3],conflict,conflict_inferred_i_1_n_2,conflict_inferred_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,conflict_inferred_i_3_n_0,conflict_inferred_i_4_n_0,conflict_inferred_i_5_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_10
       (.I0(is_conflict[110]),
        .I1(is_conflict[109]),
        .I2(is_conflict[108]),
        .O(conflict_inferred_i_10_n_0));
  CARRY4 conflict_inferred_i_11
       (.CI(conflict_inferred_i_16_n_0),
        .CO({conflict_inferred_i_11_n_0,conflict_inferred_i_11_n_1,conflict_inferred_i_11_n_2,conflict_inferred_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_11_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_17_n_0,conflict_inferred_i_18_n_0,conflict_inferred_i_19_n_0,conflict_inferred_i_20_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_12
       (.I0(is_conflict[107]),
        .I1(is_conflict[106]),
        .I2(is_conflict[105]),
        .O(conflict_inferred_i_12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_13
       (.I0(is_conflict[104]),
        .I1(is_conflict[103]),
        .I2(is_conflict[102]),
        .O(conflict_inferred_i_13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_14
       (.I0(is_conflict[101]),
        .I1(is_conflict[100]),
        .I2(is_conflict[99]),
        .O(conflict_inferred_i_14_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_15
       (.I0(is_conflict[98]),
        .I1(is_conflict[97]),
        .I2(is_conflict[96]),
        .O(conflict_inferred_i_15_n_0));
  CARRY4 conflict_inferred_i_16
       (.CI(conflict_inferred_i_21_n_0),
        .CO({conflict_inferred_i_16_n_0,conflict_inferred_i_16_n_1,conflict_inferred_i_16_n_2,conflict_inferred_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_16_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_22_n_0,conflict_inferred_i_23_n_0,conflict_inferred_i_24_n_0,conflict_inferred_i_25_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_17
       (.I0(is_conflict[95]),
        .I1(is_conflict[94]),
        .I2(is_conflict[93]),
        .O(conflict_inferred_i_17_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_18
       (.I0(is_conflict[92]),
        .I1(is_conflict[91]),
        .I2(is_conflict[90]),
        .O(conflict_inferred_i_18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_19
       (.I0(is_conflict[89]),
        .I1(is_conflict[88]),
        .I2(is_conflict[87]),
        .O(conflict_inferred_i_19_n_0));
  CARRY4 conflict_inferred_i_2
       (.CI(conflict_inferred_i_6_n_0),
        .CO({conflict_inferred_i_2_n_0,conflict_inferred_i_2_n_1,conflict_inferred_i_2_n_2,conflict_inferred_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_2_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_7_n_0,conflict_inferred_i_8_n_0,conflict_inferred_i_9_n_0,conflict_inferred_i_10_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_20
       (.I0(is_conflict[86]),
        .I1(is_conflict[85]),
        .I2(is_conflict[84]),
        .O(conflict_inferred_i_20_n_0));
  CARRY4 conflict_inferred_i_21
       (.CI(conflict_inferred_i_26_n_0),
        .CO({conflict_inferred_i_21_n_0,conflict_inferred_i_21_n_1,conflict_inferred_i_21_n_2,conflict_inferred_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_21_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_27_n_0,conflict_inferred_i_28_n_0,conflict_inferred_i_29_n_0,conflict_inferred_i_30_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_22
       (.I0(is_conflict[83]),
        .I1(is_conflict[82]),
        .I2(is_conflict[81]),
        .O(conflict_inferred_i_22_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_23
       (.I0(is_conflict[80]),
        .I1(is_conflict[79]),
        .I2(is_conflict[78]),
        .O(conflict_inferred_i_23_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_24
       (.I0(is_conflict[77]),
        .I1(is_conflict[76]),
        .I2(is_conflict[75]),
        .O(conflict_inferred_i_24_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_25
       (.I0(is_conflict[74]),
        .I1(is_conflict[73]),
        .I2(is_conflict[72]),
        .O(conflict_inferred_i_25_n_0));
  CARRY4 conflict_inferred_i_26
       (.CI(conflict_inferred_i_31_n_0),
        .CO({conflict_inferred_i_26_n_0,conflict_inferred_i_26_n_1,conflict_inferred_i_26_n_2,conflict_inferred_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_26_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_32_n_0,conflict_inferred_i_33_n_0,conflict_inferred_i_34_n_0,conflict_inferred_i_35_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_27
       (.I0(is_conflict[71]),
        .I1(is_conflict[70]),
        .I2(is_conflict[69]),
        .O(conflict_inferred_i_27_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_28
       (.I0(is_conflict[68]),
        .I1(is_conflict[67]),
        .I2(is_conflict[66]),
        .O(conflict_inferred_i_28_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_29
       (.I0(is_conflict[65]),
        .I1(is_conflict[64]),
        .I2(is_conflict[63]),
        .O(conflict_inferred_i_29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    conflict_inferred_i_3
       (.I0(is_conflict[126]),
        .I1(is_conflict[127]),
        .O(conflict_inferred_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_30
       (.I0(is_conflict[62]),
        .I1(is_conflict[61]),
        .I2(is_conflict[60]),
        .O(conflict_inferred_i_30_n_0));
  CARRY4 conflict_inferred_i_31
       (.CI(conflict_inferred_i_36_n_0),
        .CO({conflict_inferred_i_31_n_0,conflict_inferred_i_31_n_1,conflict_inferred_i_31_n_2,conflict_inferred_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_31_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_37_n_0,conflict_inferred_i_38_n_0,conflict_inferred_i_39_n_0,conflict_inferred_i_40_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_32
       (.I0(is_conflict[59]),
        .I1(is_conflict[58]),
        .I2(is_conflict[57]),
        .O(conflict_inferred_i_32_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_33
       (.I0(is_conflict[56]),
        .I1(is_conflict[55]),
        .I2(is_conflict[54]),
        .O(conflict_inferred_i_33_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_34
       (.I0(is_conflict[53]),
        .I1(is_conflict[52]),
        .I2(is_conflict[51]),
        .O(conflict_inferred_i_34_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_35
       (.I0(is_conflict[50]),
        .I1(is_conflict[49]),
        .I2(is_conflict[48]),
        .O(conflict_inferred_i_35_n_0));
  CARRY4 conflict_inferred_i_36
       (.CI(conflict_inferred_i_41_n_0),
        .CO({conflict_inferred_i_36_n_0,conflict_inferred_i_36_n_1,conflict_inferred_i_36_n_2,conflict_inferred_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_36_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_42_n_0,conflict_inferred_i_43_n_0,conflict_inferred_i_44_n_0,conflict_inferred_i_45_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_37
       (.I0(is_conflict[47]),
        .I1(is_conflict[46]),
        .I2(is_conflict[45]),
        .O(conflict_inferred_i_37_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_38
       (.I0(is_conflict[44]),
        .I1(is_conflict[43]),
        .I2(is_conflict[42]),
        .O(conflict_inferred_i_38_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_39
       (.I0(is_conflict[41]),
        .I1(is_conflict[40]),
        .I2(is_conflict[39]),
        .O(conflict_inferred_i_39_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_4
       (.I0(is_conflict[125]),
        .I1(is_conflict[124]),
        .I2(is_conflict[123]),
        .O(conflict_inferred_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_40
       (.I0(is_conflict[38]),
        .I1(is_conflict[37]),
        .I2(is_conflict[36]),
        .O(conflict_inferred_i_40_n_0));
  CARRY4 conflict_inferred_i_41
       (.CI(conflict_inferred_i_46_n_0),
        .CO({conflict_inferred_i_41_n_0,conflict_inferred_i_41_n_1,conflict_inferred_i_41_n_2,conflict_inferred_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_41_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_47_n_0,conflict_inferred_i_48_n_0,conflict_inferred_i_49_n_0,conflict_inferred_i_50_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_42
       (.I0(is_conflict[35]),
        .I1(is_conflict[34]),
        .I2(is_conflict[33]),
        .O(conflict_inferred_i_42_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_43
       (.I0(is_conflict[32]),
        .I1(is_conflict[31]),
        .I2(is_conflict[30]),
        .O(conflict_inferred_i_43_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_44
       (.I0(is_conflict[29]),
        .I1(is_conflict[28]),
        .I2(is_conflict[27]),
        .O(conflict_inferred_i_44_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_45
       (.I0(is_conflict[26]),
        .I1(is_conflict[25]),
        .I2(is_conflict[24]),
        .O(conflict_inferred_i_45_n_0));
  CARRY4 conflict_inferred_i_46
       (.CI(1'b0),
        .CO({conflict_inferred_i_46_n_0,conflict_inferred_i_46_n_1,conflict_inferred_i_46_n_2,conflict_inferred_i_46_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_46_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_51_n_0,conflict_inferred_i_52_n_0,conflict_inferred_i_53_n_0,conflict_inferred_i_54_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_47
       (.I0(is_conflict[23]),
        .I1(is_conflict[22]),
        .I2(is_conflict[21]),
        .O(conflict_inferred_i_47_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_48
       (.I0(is_conflict[20]),
        .I1(is_conflict[19]),
        .I2(is_conflict[18]),
        .O(conflict_inferred_i_48_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_49
       (.I0(is_conflict[17]),
        .I1(is_conflict[16]),
        .I2(is_conflict[15]),
        .O(conflict_inferred_i_49_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_5
       (.I0(is_conflict[122]),
        .I1(is_conflict[121]),
        .I2(is_conflict[120]),
        .O(conflict_inferred_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_50
       (.I0(is_conflict[14]),
        .I1(is_conflict[13]),
        .I2(is_conflict[12]),
        .O(conflict_inferred_i_50_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_51
       (.I0(is_conflict[11]),
        .I1(is_conflict[10]),
        .I2(is_conflict[9]),
        .O(conflict_inferred_i_51_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_52
       (.I0(is_conflict[8]),
        .I1(is_conflict[7]),
        .I2(is_conflict[6]),
        .O(conflict_inferred_i_52_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_53
       (.I0(is_conflict[5]),
        .I1(is_conflict[4]),
        .I2(is_conflict[3]),
        .O(conflict_inferred_i_53_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_54
       (.I0(is_conflict[2]),
        .I1(is_conflict[1]),
        .I2(is_conflict[0]),
        .O(conflict_inferred_i_54_n_0));
  CARRY4 conflict_inferred_i_6
       (.CI(conflict_inferred_i_11_n_0),
        .CO({conflict_inferred_i_6_n_0,conflict_inferred_i_6_n_1,conflict_inferred_i_6_n_2,conflict_inferred_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_conflict_inferred_i_6_O_UNCONNECTED[3:0]),
        .S({conflict_inferred_i_12_n_0,conflict_inferred_i_13_n_0,conflict_inferred_i_14_n_0,conflict_inferred_i_15_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_7
       (.I0(is_conflict[119]),
        .I1(is_conflict[118]),
        .I2(is_conflict[117]),
        .O(conflict_inferred_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_8
       (.I0(is_conflict[116]),
        .I1(is_conflict[115]),
        .I2(is_conflict[114]),
        .O(conflict_inferred_i_8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    conflict_inferred_i_9
       (.I0(is_conflict[113]),
        .I1(is_conflict[112]),
        .I2(is_conflict[111]),
        .O(conflict_inferred_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \count[0]_i_1 
       (.I0(update_clause),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0EE0)) 
    \count[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(update_clause),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h0EEEE000)) 
    \count[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(update_clause),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[2] ),
        .O(\count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \count[3]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(update_clause),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(s01_axi_aresetn),
        .O(\count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F0080808000)) 
    \count[3]_i_2 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(update_clause),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\count_reg_n_0_[3] ),
        .O(\count[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1__0_n_0 ),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1__0_n_0 ),
        .D(\count[1]_i_1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1__0_n_0 ),
        .D(\count[2]_i_1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1__0_n_0 ),
        .D(\count[3]_i_2_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule \generate_clause_modules[0].clauseModule 
       (.D(clause_update_variable_ids[5:0]),
        .\FSM_onehot_state_reg[5] (\generate_clause_modules[0].clauseModule_n_0 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[0].clauseModule_n_1 ),
        .clause_in_use_i_2__2(update_clause),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[0]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__3_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (clause_update_id_in),
        .\variable_1_assignment_reg[0]_2 (clear_assignment),
        .\variable_1_assignment_reg[1]_0 (update_assignment));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized99 \generate_clause_modules[100].clauseModule 
       (.D(clause_update_variable_ids[5:0]),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[100]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__99_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[98].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6:5],clause_update_id_in[2:1]}),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized100 \generate_clause_modules[101].clauseModule 
       (.D(clause_update_variable_ids[5:0]),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[101]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__100_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[5:2]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized101 \generate_clause_modules[102].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[102]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__101_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:5],clause_update_id_in[2:1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[98].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized102 \generate_clause_modules[103].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[103]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__102_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized103 \generate_clause_modules[104].clauseModule 
       (.clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[104]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[104].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__103_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized104 \generate_clause_modules[105].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[105]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__104_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[5:2]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized105 \generate_clause_modules[106].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[104].clauseModule_n_0 ),
        .clause_in_use_reg_1(clause_update_id_in[4:1]),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[106]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__105_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized106 \generate_clause_modules[107].clauseModule 
       (.clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[107]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[107].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__106_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized107 \generate_clause_modules[108].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[104].clauseModule_n_0 ),
        .clause_in_use_reg_1(clause_update_id_in[4:1]),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[108]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__107_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized108 \generate_clause_modules[109].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[109]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__108_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[6:3]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[44].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[55].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9 \generate_clause_modules[10].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[10]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__13_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[3:0]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[12].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized109 \generate_clause_modules[110].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[110]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__109_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[5:2]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized110 \generate_clause_modules[111].clauseModule 
       (.clause_in_use_i_2__56_0(update_clause),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[111]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__110_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[7:4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized111 \generate_clause_modules[112].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[104].clauseModule_n_0 ),
        .clause_in_use_reg_1(clause_update_id_in[4:1]),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[112]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__111_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized112 \generate_clause_modules[113].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[33].clauseModule_n_1 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[113]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__112_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[6:4],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized113 \generate_clause_modules[114].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[114]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__113_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[96].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized114 \generate_clause_modules[115].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[107].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[115]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__114_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized115 \generate_clause_modules[116].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[104].clauseModule_n_0 ),
        .clause_in_use_reg_1(clause_update_id_in[4:1]),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[116]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__115_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized116 \generate_clause_modules[117].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[117]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__116_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[6:3]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[44].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[55].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized117 \generate_clause_modules[118].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[118]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__117_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[5:2]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized118 \generate_clause_modules[119].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[119]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[119].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__118_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10 \generate_clause_modules[11].clauseModule 
       (.clause_in_use_i_2__32_0({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[11]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__14_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized119 \generate_clause_modules[120].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[104].clauseModule_n_0 ),
        .clause_in_use_reg_1(clause_update_id_in[4:1]),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[120]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__119_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized120 \generate_clause_modules[121].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[121]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__120_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:5],clause_update_id_in[3:2]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[59].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized121 \generate_clause_modules[122].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[122]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__121_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (clause_update_id_in[5:2]),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized122 \generate_clause_modules[123].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[123]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__122_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[7],clause_update_id_in[5],clause_update_id_in[3:2]}),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[119].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized123 \generate_clause_modules[124].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[124]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__123_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[6:1]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized124 \generate_clause_modules[125].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[125]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__124_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[7:6],clause_update_id_in[4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized125 \generate_clause_modules[126].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[126]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__125_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized126 \generate_clause_modules[127].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[127].clauseModule_n_1 ),
        .clause_in_use_i_2__31(update_clause),
        .in0(is_SAT[127]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_aresetn_0(s01_axi_aresetn_0),
        .\variable_1_assignment[1]_i_2__126_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[7:4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11 \generate_clause_modules[12].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[12].clauseModule_n_0 ),
        .clause_in_use_reg_0(\generate_clause_modules[77].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[77].clauseModule_n_1 ),
        .clause_in_use_reg_2(update_clause),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .in0(is_SAT[12]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__15_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[7:4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12 \generate_clause_modules[13].clauseModule 
       (.clause_in_use_i_2__65_0(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[13]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__16_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13 \generate_clause_modules[14].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[14]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__17_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[22].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 ({clause_update_id_in[7],clause_update_id_in[5:4],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14 \generate_clause_modules[15].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[15]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__18_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15 \generate_clause_modules[16].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[16]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__19_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:4],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16 \generate_clause_modules[17].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[17]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__20_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[3].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17 \generate_clause_modules[18].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[18]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__21_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[3].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18 \generate_clause_modules[19].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[3].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[22].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[19]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__22_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0 \generate_clause_modules[1].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[1]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__4_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6:4],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19 \generate_clause_modules[20].clauseModule 
       (.clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[20]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[20].clauseModule_n_1 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[20].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__23_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20 \generate_clause_modules[21].clauseModule 
       (.clause_in_use_i_2__85_0(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[21]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__24_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21 \generate_clause_modules[22].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[22].clauseModule_n_0 ),
        .clause_in_use_reg_0(\generate_clause_modules[20].clauseModule_n_1 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .in0(is_SAT[22]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__25_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2:1]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22 \generate_clause_modules[23].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[23].clauseModule_n_1 ),
        .clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[23]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[23].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__26_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23 \generate_clause_modules[24].clauseModule 
       (.clause_in_use_i_2__76(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[24]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[24].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__27_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24 \generate_clause_modules[25].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[25]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__28_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[3:1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[59].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25 \generate_clause_modules[26].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[26]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__29_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[4:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[22].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26 \generate_clause_modules[27].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[23].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[27]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[27].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__30_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27 \generate_clause_modules[28].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[28]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__31_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[4:3],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[44].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28 \generate_clause_modules[29].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[23].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[29]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__32_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1 \generate_clause_modules[2].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[2]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__5_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[96].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29 \generate_clause_modules[30].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[30]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__33_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30 \generate_clause_modules[31].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[31]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__34_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[55].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31 \generate_clause_modules[32].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[32]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__35_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:4],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32 \generate_clause_modules[33].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[33].clauseModule_n_0 ),
        .clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .in0(is_SAT[33]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[33].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__36_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33 \generate_clause_modules[34].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[34]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__37_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[96].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6:4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34 \generate_clause_modules[35].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[107].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[35]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__38_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35 \generate_clause_modules[36].clauseModule 
       (.clause_in_use_i_2__25({clause_update_id_in[7],clause_update_id_in[5],clause_update_id_in[3:0]}),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[36]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__39_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[12].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36 \generate_clause_modules[37].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[37]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__40_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4:2]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37 \generate_clause_modules[38].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[38]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__41_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6:5],clause_update_id_in[2:1]}),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[98].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38 \generate_clause_modules[39].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[39]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__42_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[7:6],clause_update_id_in[4:3]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2 \generate_clause_modules[3].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[12].clauseModule_n_0 ),
        .clause_in_use_reg_1(clause_update_id_in),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[3]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[3].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__6_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39 \generate_clause_modules[40].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[40]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__43_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[5],clause_update_id_in[3:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[12].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40 \generate_clause_modules[41].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[107].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[41]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__44_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41 \generate_clause_modules[42].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[42]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__45_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[5:3],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[59].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[22].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42 \generate_clause_modules[43].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[107].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[43]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__46_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43 \generate_clause_modules[44].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[44].clauseModule_n_1 ),
        .clause_in_use_i_2__22(clause_update_id_in),
        .clause_in_use_i_2__22_0(update_clause),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[44]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[44].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__47_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44 \generate_clause_modules[45].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[45]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__48_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[7:6],clause_update_id_in[4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45 \generate_clause_modules[46].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[46].clauseModule_n_0 ),
        .clause_in_use_i_2__43({clause_update_id_in[7:3],clause_update_id_in[0]}),
        .clause_in_use_i_2__43_0(update_clause),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[46]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__49_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46 \generate_clause_modules[47].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[47]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[47].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__50_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47 \generate_clause_modules[48].clauseModule 
       (.clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(\generate_clause_modules[58].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[48]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_3__69_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[33].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48 \generate_clause_modules[49].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[107].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[49]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__51_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3 \generate_clause_modules[4].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[4]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__7_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[3:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[0].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49 \generate_clause_modules[50].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[50]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__52_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[59].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6],clause_update_id_in[3],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[127].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50 \generate_clause_modules[51].clauseModule 
       (.clause_in_use_i_2__89({clause_update_id_in[7:6],clause_update_id_in[4:1]}),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[51]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[51].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__53_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51 \generate_clause_modules[52].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[52]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__54_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[3:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[127].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52 \generate_clause_modules[53].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[53]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__55_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[20].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[7:6],clause_update_id_in[3],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53 \generate_clause_modules[54].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[58].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[7],clause_update_id_in[3:1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[54]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_3__74_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54 \generate_clause_modules[55].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[55]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[55].clauseModule_n_0 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[55].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__56_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[51].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6:4],clause_update_id_in[2:0]}),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55 \generate_clause_modules[56].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[56]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__57_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[59].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6],clause_update_id_in[3],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[127].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56 \generate_clause_modules[57].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[107].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[57]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__58_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57 \generate_clause_modules[58].clauseModule 
       (.clause_in_use_reg_0(clause_update_id_in),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[58]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[58].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_3__77_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58 \generate_clause_modules[59].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[59].clauseModule_n_1 ),
        .clause_in_use_i_2__18(update_clause),
        .clause_in_use_i_2__33(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[59]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[59].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__59_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4 \generate_clause_modules[5].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[5]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__8_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[3:0]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[12].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59 \generate_clause_modules[60].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[58].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[7:6],clause_update_id_in[3:0]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[60]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_3__79_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[127].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60 \generate_clause_modules[61].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[61]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__60_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[7],clause_update_id_in[5:4],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[47].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61 \generate_clause_modules[62].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[62]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__61_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[55].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6],clause_update_id_in[4:2]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62 \generate_clause_modules[63].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[63]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__62_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[7:6],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[127].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63 \generate_clause_modules[64].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[64]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__63_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6:4],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[33].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64 \generate_clause_modules[65].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[3].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[65]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__64_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65 \generate_clause_modules[66].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[3].clauseModule_n_0 ),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2(\generate_clause_modules[70].clauseModule_n_1 ),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .in0(is_SAT[66]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__65_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66 \generate_clause_modules[67].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_0(\generate_clause_modules[70].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .clause_in_use_reg_2(update_clause),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .in0(is_SAT[67]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__66_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67 \generate_clause_modules[68].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[20].clauseModule_n_1 ),
        .clause_in_use_reg_1(update_clause),
        .clause_in_use_reg_2({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2:1]}),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .in0(is_SAT[68]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__67_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68 \generate_clause_modules[69].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[70].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[69]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__68_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (clause_update_id_in[4:1]),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5 \generate_clause_modules[6].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[20].clauseModule_n_1 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2:1]}),
        .clause_in_use_reg_2(update_clause),
        .clause_in_use_reg_3(\generate_clause_modules[86].clauseModule_n_0 ),
        .clause_in_use_reg_4(s01_axi_aresetn_0),
        .in0(is_SAT[6]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__9_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69 \generate_clause_modules[70].clauseModule 
       (.clause_in_use_reg_0(update_clause),
        .clause_in_use_reg_1(clause_update_id_in),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[70]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[70].clauseModule_n_0 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__69_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70 \generate_clause_modules[71].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[70].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[71]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__70_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[7],clause_update_id_in[5:1]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71 \generate_clause_modules[72].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[72]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__71_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[24].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72 \generate_clause_modules[73].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[73]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__72_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[4:1]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73 \generate_clause_modules[74].clauseModule 
       (.clause_in_use_i_2__61(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[74]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[74].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__73_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74 \generate_clause_modules[75].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[75]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__74_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[27].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75 \generate_clause_modules[76].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[76]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__75_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[74].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6],clause_update_id_in[3:1]}),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76 \generate_clause_modules[77].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .in0(is_SAT[77]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[77].clauseModule_n_1 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__76_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[7],clause_update_id_in[5:1]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77 \generate_clause_modules[78].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[78]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__77_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[3:1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[74].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78 \generate_clause_modules[79].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[79]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__78_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[4:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6 \generate_clause_modules[7].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[7]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__10_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[2:0]}),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79 \generate_clause_modules[80].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[80]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__79_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[3].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80 \generate_clause_modules[81].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[81]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__80_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[4:1]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81 \generate_clause_modules[82].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[82]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__81_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2:1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[20].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82 \generate_clause_modules[83].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[67].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[3].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[83]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__82_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_1 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_3 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83 \generate_clause_modules[84].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[84]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__83_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[20].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2:1]}),
        .\variable_1_assignment_reg[0]_4 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84 \generate_clause_modules[85].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[85]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__84_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[4:1]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85 \generate_clause_modules[86].clauseModule 
       (.clause_in_use_reg_0(update_clause),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2:1]}),
        .clause_in_use_reg_2(\generate_clause_modules[20].clauseModule_n_1 ),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .in0(is_SAT[86]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__85_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86 \generate_clause_modules[87].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[87]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__86_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[4:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87 \generate_clause_modules[88].clauseModule 
       (.\FSM_onehot_state_reg[6] (\generate_clause_modules[88].clauseModule_n_0 ),
        .clause_in_use_i_2__15({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .clause_in_use_i_2__15_0(update_clause),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[88]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__87_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88 \generate_clause_modules[89].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[89]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__88_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7 \generate_clause_modules[8].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[8]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__11_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[3:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[0].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89 \generate_clause_modules[90].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[90]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__89_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[27].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized90 \generate_clause_modules[91].clauseModule 
       (.clause_in_use_reg_0(\generate_clause_modules[23].clauseModule_n_0 ),
        .clause_in_use_reg_1({clause_update_id_in[6],clause_update_id_in[4:0]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .in0(is_SAT[91]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__90_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized91 \generate_clause_modules[92].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[92]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__91_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[7],clause_update_id_in[5],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[88].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized92 \generate_clause_modules[93].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[93]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__92_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[6],clause_update_id_in[4:3],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[55].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized93 \generate_clause_modules[94].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[94]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__93_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 ({clause_update_id_in[4:2],clause_update_id_in[0]}),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[70].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized94 \generate_clause_modules[95].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[95]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__94_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_4 ({clause_update_id_in[6],clause_update_id_in[4],clause_update_id_in[1:0]}),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized95 \generate_clause_modules[96].clauseModule 
       (.clause_in_use_i_2__9(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[96]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[96].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__95_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized96 \generate_clause_modules[97].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[97]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__96_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[5:2]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized97 \generate_clause_modules[98].clauseModule 
       (.clause_in_use_i_2__47(clause_update_id_in),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[98]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[98].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__97_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (update_clause),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized98 \generate_clause_modules[99].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[99]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__98_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 ({clause_update_id_in[5:3],clause_update_id_in[1]}),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[59].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8 \generate_clause_modules[9].clauseModule 
       (.clause_in_use_reg_0(s01_axi_aresetn_0),
        .in0(is_SAT[9]),
        .out(clause_update_variable_polarities[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__12_0 (variable_id_broadcast),
        .\variable_1_assignment_reg[0]_0 (assignment_broadcast),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[0].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_2 (clause_update_id_in[3:0]),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[12].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_0 (update_assignment),
        .\variable_1_id_reg[5]_0 (clause_update_variable_ids[5:0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(is_conflict[127]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(is_conflict[126]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(is_conflict[117]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(is_conflict[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1000
       (.I0(1'b0),
        .O(implication_variable_ids[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1001
       (.I0(1'b0),
        .O(implication_variable_ids[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1002
       (.I0(1'b0),
        .O(implication_variable_ids[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1003
       (.I0(1'b0),
        .O(implication_variable_ids[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1004
       (.I0(1'b0),
        .O(implication_variable_ids[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1005
       (.I0(1'b0),
        .O(implication_variable_ids[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1006
       (.I0(1'b0),
        .O(implication_variable_ids[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1007
       (.I0(1'b0),
        .O(implication_variable_ids[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1008
       (.I0(1'b0),
        .O(implication_variable_ids[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1009
       (.I0(1'b0),
        .O(implication_variable_ids[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(is_conflict[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1010
       (.I0(1'b0),
        .O(implication_variable_ids[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1011
       (.I0(1'b0),
        .O(implication_variable_ids[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1012
       (.I0(1'b0),
        .O(implication_variable_ids[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1013
       (.I0(1'b0),
        .O(implication_variable_ids[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1014
       (.I0(1'b0),
        .O(implication_variable_ids[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1015
       (.I0(1'b0),
        .O(implication_variable_ids[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1016
       (.I0(1'b0),
        .O(implication_variable_ids[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1017
       (.I0(1'b0),
        .O(implication_variable_ids[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1018
       (.I0(1'b0),
        .O(implication_variable_ids[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1019
       (.I0(1'b0),
        .O(implication_variable_ids[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(is_conflict[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1020
       (.I0(1'b0),
        .O(implication_variable_ids[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1021
       (.I0(1'b0),
        .O(implication_variable_ids[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1022
       (.I0(1'b0),
        .O(implication_variable_ids[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1023
       (.I0(1'b0),
        .O(implication_variable_ids[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1024
       (.I0(1'b0),
        .O(implication_variable_ids[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1025
       (.I0(1'b0),
        .O(implication_assignments[128]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1026
       (.I0(1'b0),
        .O(implication_assignments[127]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1027
       (.I0(1'b0),
        .O(implication_assignments[126]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1028
       (.I0(1'b0),
        .O(implication_assignments[125]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1029
       (.I0(1'b0),
        .O(implication_assignments[124]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(is_conflict[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1030
       (.I0(1'b0),
        .O(implication_assignments[123]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1031
       (.I0(1'b0),
        .O(implication_assignments[122]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1032
       (.I0(1'b0),
        .O(implication_assignments[121]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1033
       (.I0(1'b0),
        .O(implication_assignments[120]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1034
       (.I0(1'b0),
        .O(implication_assignments[119]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1035
       (.I0(1'b0),
        .O(implication_assignments[118]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1036
       (.I0(1'b0),
        .O(implication_assignments[117]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1037
       (.I0(1'b0),
        .O(implication_assignments[116]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1038
       (.I0(1'b0),
        .O(implication_assignments[115]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1039
       (.I0(1'b0),
        .O(implication_assignments[114]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(is_conflict[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1040
       (.I0(1'b0),
        .O(implication_assignments[113]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1041
       (.I0(1'b0),
        .O(implication_assignments[112]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1042
       (.I0(1'b0),
        .O(implication_assignments[111]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1043
       (.I0(1'b0),
        .O(implication_assignments[110]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1044
       (.I0(1'b0),
        .O(implication_assignments[109]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1045
       (.I0(1'b0),
        .O(implication_assignments[108]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1046
       (.I0(1'b0),
        .O(implication_assignments[107]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1047
       (.I0(1'b0),
        .O(implication_assignments[106]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1048
       (.I0(1'b0),
        .O(implication_assignments[105]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1049
       (.I0(1'b0),
        .O(implication_assignments[104]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(is_conflict[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1050
       (.I0(1'b0),
        .O(implication_assignments[103]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1051
       (.I0(1'b0),
        .O(implication_assignments[102]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1052
       (.I0(1'b0),
        .O(implication_assignments[101]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1053
       (.I0(1'b0),
        .O(implication_assignments[100]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1054
       (.I0(1'b0),
        .O(implication_assignments[99]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1055
       (.I0(1'b0),
        .O(implication_assignments[98]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1056
       (.I0(1'b0),
        .O(implication_assignments[97]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1057
       (.I0(1'b0),
        .O(implication_assignments[96]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1058
       (.I0(1'b0),
        .O(implication_assignments[95]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1059
       (.I0(1'b0),
        .O(implication_assignments[94]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(is_conflict[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1060
       (.I0(1'b0),
        .O(implication_assignments[93]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1061
       (.I0(1'b0),
        .O(implication_assignments[92]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1062
       (.I0(1'b0),
        .O(implication_assignments[91]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1063
       (.I0(1'b0),
        .O(implication_assignments[90]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1064
       (.I0(1'b0),
        .O(implication_assignments[89]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1065
       (.I0(1'b0),
        .O(implication_assignments[88]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1066
       (.I0(1'b0),
        .O(implication_assignments[87]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1067
       (.I0(1'b0),
        .O(implication_assignments[86]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1068
       (.I0(1'b0),
        .O(implication_assignments[85]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1069
       (.I0(1'b0),
        .O(implication_assignments[84]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(is_conflict[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1070
       (.I0(1'b0),
        .O(implication_assignments[83]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1071
       (.I0(1'b0),
        .O(implication_assignments[82]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1072
       (.I0(1'b0),
        .O(implication_assignments[81]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1073
       (.I0(1'b0),
        .O(implication_assignments[80]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1074
       (.I0(1'b0),
        .O(implication_assignments[79]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1075
       (.I0(1'b0),
        .O(implication_assignments[78]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1076
       (.I0(1'b0),
        .O(implication_assignments[77]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1077
       (.I0(1'b0),
        .O(implication_assignments[76]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1078
       (.I0(1'b0),
        .O(implication_assignments[75]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1079
       (.I0(1'b0),
        .O(implication_assignments[74]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(is_conflict[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1080
       (.I0(1'b0),
        .O(implication_assignments[73]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1081
       (.I0(1'b0),
        .O(implication_assignments[72]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1082
       (.I0(1'b0),
        .O(implication_assignments[71]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1083
       (.I0(1'b0),
        .O(implication_assignments[70]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1084
       (.I0(1'b0),
        .O(implication_assignments[69]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1085
       (.I0(1'b0),
        .O(implication_assignments[68]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1086
       (.I0(1'b0),
        .O(implication_assignments[67]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1087
       (.I0(1'b0),
        .O(implication_assignments[66]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1088
       (.I0(1'b0),
        .O(implication_assignments[65]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1089
       (.I0(1'b0),
        .O(implication_assignments[64]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(is_conflict[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1090
       (.I0(1'b0),
        .O(implication_assignments[63]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1091
       (.I0(1'b0),
        .O(implication_assignments[62]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1092
       (.I0(1'b0),
        .O(implication_assignments[61]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1093
       (.I0(1'b0),
        .O(implication_assignments[60]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1094
       (.I0(1'b0),
        .O(implication_assignments[59]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1095
       (.I0(1'b0),
        .O(implication_assignments[58]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1096
       (.I0(1'b0),
        .O(implication_assignments[57]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1097
       (.I0(1'b0),
        .O(implication_assignments[56]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1098
       (.I0(1'b0),
        .O(implication_assignments[55]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1099
       (.I0(1'b0),
        .O(implication_assignments[54]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(is_conflict[116]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(is_conflict[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1100
       (.I0(1'b0),
        .O(implication_assignments[53]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1101
       (.I0(1'b0),
        .O(implication_assignments[52]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1102
       (.I0(1'b0),
        .O(implication_assignments[51]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1103
       (.I0(1'b0),
        .O(implication_assignments[50]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1104
       (.I0(1'b0),
        .O(implication_assignments[49]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1105
       (.I0(1'b0),
        .O(implication_assignments[48]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1106
       (.I0(1'b0),
        .O(implication_assignments[47]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1107
       (.I0(1'b0),
        .O(implication_assignments[46]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1108
       (.I0(1'b0),
        .O(implication_assignments[45]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1109
       (.I0(1'b0),
        .O(implication_assignments[44]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(is_conflict[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1110
       (.I0(1'b0),
        .O(implication_assignments[43]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1111
       (.I0(1'b0),
        .O(implication_assignments[42]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1112
       (.I0(1'b0),
        .O(implication_assignments[41]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1113
       (.I0(1'b0),
        .O(implication_assignments[40]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1114
       (.I0(1'b0),
        .O(implication_assignments[39]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1115
       (.I0(1'b0),
        .O(implication_assignments[38]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1116
       (.I0(1'b0),
        .O(implication_assignments[37]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1117
       (.I0(1'b0),
        .O(implication_assignments[36]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1118
       (.I0(1'b0),
        .O(implication_assignments[35]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1119
       (.I0(1'b0),
        .O(implication_assignments[34]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(is_conflict[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1120
       (.I0(1'b0),
        .O(implication_assignments[33]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1121
       (.I0(1'b0),
        .O(implication_assignments[32]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1122
       (.I0(1'b0),
        .O(implication_assignments[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1123
       (.I0(1'b0),
        .O(implication_assignments[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1124
       (.I0(1'b0),
        .O(implication_assignments[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1125
       (.I0(1'b0),
        .O(implication_assignments[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1126
       (.I0(1'b0),
        .O(implication_assignments[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1127
       (.I0(1'b0),
        .O(implication_assignments[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1128
       (.I0(1'b0),
        .O(implication_assignments[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1129
       (.I0(1'b0),
        .O(implication_assignments[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(is_conflict[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1130
       (.I0(1'b0),
        .O(implication_assignments[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1131
       (.I0(1'b0),
        .O(implication_assignments[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1132
       (.I0(1'b0),
        .O(implication_assignments[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1133
       (.I0(1'b0),
        .O(implication_assignments[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1134
       (.I0(1'b0),
        .O(implication_assignments[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1135
       (.I0(1'b0),
        .O(implication_assignments[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1136
       (.I0(1'b0),
        .O(implication_assignments[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1137
       (.I0(1'b0),
        .O(implication_assignments[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1138
       (.I0(1'b0),
        .O(implication_assignments[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1139
       (.I0(1'b0),
        .O(implication_assignments[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(is_conflict[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1140
       (.I0(1'b0),
        .O(implication_assignments[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1141
       (.I0(1'b0),
        .O(implication_assignments[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1142
       (.I0(1'b0),
        .O(implication_assignments[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1143
       (.I0(1'b0),
        .O(implication_assignments[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1144
       (.I0(1'b0),
        .O(implication_assignments[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1145
       (.I0(1'b0),
        .O(implication_assignments[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1146
       (.I0(1'b0),
        .O(implication_assignments[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1147
       (.I0(1'b0),
        .O(implication_assignments[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1148
       (.I0(1'b0),
        .O(implication_assignments[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1149
       (.I0(1'b0),
        .O(implication_assignments[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(is_conflict[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1150
       (.I0(1'b0),
        .O(implication_assignments[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1151
       (.I0(1'b0),
        .O(implication_assignments[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1152
       (.I0(1'b0),
        .O(implication_assignments[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1153
       (.I0(1'b0),
        .O(implication_assignments[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1154
       (.I0(1'b0),
        .O(clause_update_id_in[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1155
       (.I0(1'b0),
        .O(clause_update_variable_ids[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(is_conflict[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(is_conflict[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(is_conflict[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(is_conflict[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(is_conflict[115]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(is_conflict[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(is_conflict[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(is_conflict[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(is_conflict[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(is_conflict[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(is_conflict[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(is_conflict[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(is_conflict[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(is_unit[127]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(is_unit[126]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(is_conflict[114]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(is_unit[125]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(is_unit[124]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(is_unit[123]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(is_unit[122]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(is_unit[121]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(is_unit[120]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(is_unit[119]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(is_unit[118]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(is_unit[117]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(is_unit[116]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(is_conflict[113]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(is_unit[115]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(is_unit[114]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(is_unit[113]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(is_unit[112]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(is_unit[111]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(is_unit[110]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(is_unit[109]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(is_unit[108]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(is_unit[107]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(is_unit[106]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(is_conflict[112]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(is_unit[105]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(is_unit[104]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(is_unit[103]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(is_unit[102]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(is_unit[101]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(is_unit[100]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(is_unit[99]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(is_unit[98]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(is_unit[97]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(is_unit[96]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(is_conflict[111]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(is_unit[95]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(is_unit[94]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(is_unit[93]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(is_unit[92]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(is_unit[91]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(is_unit[90]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(is_unit[89]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(is_unit[88]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(is_unit[87]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(is_unit[86]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(is_conflict[110]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(is_unit[85]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(is_unit[84]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(is_unit[83]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(is_unit[82]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(is_unit[81]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(is_unit[80]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(is_unit[79]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(is_unit[78]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(is_unit[77]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(is_unit[76]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(is_conflict[109]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(is_unit[75]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(is_unit[74]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(is_unit[73]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(is_unit[72]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(is_unit[71]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(is_unit[70]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(is_unit[69]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(is_unit[68]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(is_unit[67]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(is_unit[66]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(is_conflict[108]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(is_unit[65]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(is_unit[64]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(is_unit[63]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(is_unit[62]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(is_unit[61]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(is_unit[60]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(is_unit[59]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(is_unit[58]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(is_unit[57]));
  LUT1 #(
    .INIT(2'h2)) 
    i_199
       (.I0(1'b0),
        .O(is_unit[56]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(is_conflict[125]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(is_conflict[107]));
  LUT1 #(
    .INIT(2'h2)) 
    i_200
       (.I0(1'b0),
        .O(is_unit[55]));
  LUT1 #(
    .INIT(2'h2)) 
    i_201
       (.I0(1'b0),
        .O(is_unit[54]));
  LUT1 #(
    .INIT(2'h2)) 
    i_202
       (.I0(1'b0),
        .O(is_unit[53]));
  LUT1 #(
    .INIT(2'h2)) 
    i_203
       (.I0(1'b0),
        .O(is_unit[52]));
  LUT1 #(
    .INIT(2'h2)) 
    i_204
       (.I0(1'b0),
        .O(is_unit[51]));
  LUT1 #(
    .INIT(2'h2)) 
    i_205
       (.I0(1'b0),
        .O(is_unit[50]));
  LUT1 #(
    .INIT(2'h2)) 
    i_206
       (.I0(1'b0),
        .O(is_unit[49]));
  LUT1 #(
    .INIT(2'h2)) 
    i_207
       (.I0(1'b0),
        .O(is_unit[48]));
  LUT1 #(
    .INIT(2'h2)) 
    i_208
       (.I0(1'b0),
        .O(is_unit[47]));
  LUT1 #(
    .INIT(2'h2)) 
    i_209
       (.I0(1'b0),
        .O(is_unit[46]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(is_conflict[106]));
  LUT1 #(
    .INIT(2'h2)) 
    i_210
       (.I0(1'b0),
        .O(is_unit[45]));
  LUT1 #(
    .INIT(2'h2)) 
    i_211
       (.I0(1'b0),
        .O(is_unit[44]));
  LUT1 #(
    .INIT(2'h2)) 
    i_212
       (.I0(1'b0),
        .O(is_unit[43]));
  LUT1 #(
    .INIT(2'h2)) 
    i_213
       (.I0(1'b0),
        .O(is_unit[42]));
  LUT1 #(
    .INIT(2'h2)) 
    i_214
       (.I0(1'b0),
        .O(is_unit[41]));
  LUT1 #(
    .INIT(2'h2)) 
    i_215
       (.I0(1'b0),
        .O(is_unit[40]));
  LUT1 #(
    .INIT(2'h2)) 
    i_216
       (.I0(1'b0),
        .O(is_unit[39]));
  LUT1 #(
    .INIT(2'h2)) 
    i_217
       (.I0(1'b0),
        .O(is_unit[38]));
  LUT1 #(
    .INIT(2'h2)) 
    i_218
       (.I0(1'b0),
        .O(is_unit[37]));
  LUT1 #(
    .INIT(2'h2)) 
    i_219
       (.I0(1'b0),
        .O(is_unit[36]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(is_conflict[105]));
  LUT1 #(
    .INIT(2'h2)) 
    i_220
       (.I0(1'b0),
        .O(is_unit[35]));
  LUT1 #(
    .INIT(2'h2)) 
    i_221
       (.I0(1'b0),
        .O(is_unit[34]));
  LUT1 #(
    .INIT(2'h2)) 
    i_222
       (.I0(1'b0),
        .O(is_unit[33]));
  LUT1 #(
    .INIT(2'h2)) 
    i_223
       (.I0(1'b0),
        .O(is_unit[32]));
  LUT1 #(
    .INIT(2'h2)) 
    i_224
       (.I0(1'b0),
        .O(is_unit[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_225
       (.I0(1'b0),
        .O(is_unit[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_226
       (.I0(1'b0),
        .O(is_unit[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_227
       (.I0(1'b0),
        .O(is_unit[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_228
       (.I0(1'b0),
        .O(is_unit[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_229
       (.I0(1'b0),
        .O(is_unit[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(is_conflict[104]));
  LUT1 #(
    .INIT(2'h2)) 
    i_230
       (.I0(1'b0),
        .O(is_unit[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_231
       (.I0(1'b0),
        .O(is_unit[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_232
       (.I0(1'b0),
        .O(is_unit[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_233
       (.I0(1'b0),
        .O(is_unit[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_234
       (.I0(1'b0),
        .O(is_unit[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_235
       (.I0(1'b0),
        .O(is_unit[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_236
       (.I0(1'b0),
        .O(is_unit[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_237
       (.I0(1'b0),
        .O(is_unit[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_238
       (.I0(1'b0),
        .O(is_unit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_239
       (.I0(1'b0),
        .O(is_unit[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(is_conflict[103]));
  LUT1 #(
    .INIT(2'h2)) 
    i_240
       (.I0(1'b0),
        .O(is_unit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_241
       (.I0(1'b0),
        .O(is_unit[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_242
       (.I0(1'b0),
        .O(is_unit[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_243
       (.I0(1'b0),
        .O(is_unit[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_244
       (.I0(1'b0),
        .O(is_unit[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_245
       (.I0(1'b0),
        .O(is_unit[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_246
       (.I0(1'b0),
        .O(is_unit[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_247
       (.I0(1'b0),
        .O(is_unit[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_248
       (.I0(1'b0),
        .O(is_unit[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_249
       (.I0(1'b0),
        .O(is_unit[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(is_conflict[102]));
  LUT1 #(
    .INIT(2'h2)) 
    i_250
       (.I0(1'b0),
        .O(is_unit[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_251
       (.I0(1'b0),
        .O(is_unit[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_252
       (.I0(1'b0),
        .O(is_unit[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_253
       (.I0(1'b0),
        .O(is_unit[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_254
       (.I0(1'b0),
        .O(is_unit[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_255
       (.I0(1'b0),
        .O(is_unit[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_256
       (.I0(1'b0),
        .O(implication_variable_ids[768]));
  LUT1 #(
    .INIT(2'h2)) 
    i_257
       (.I0(1'b0),
        .O(implication_variable_ids[767]));
  LUT1 #(
    .INIT(2'h2)) 
    i_258
       (.I0(1'b0),
        .O(implication_variable_ids[766]));
  LUT1 #(
    .INIT(2'h2)) 
    i_259
       (.I0(1'b0),
        .O(implication_variable_ids[765]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(is_conflict[101]));
  LUT1 #(
    .INIT(2'h2)) 
    i_260
       (.I0(1'b0),
        .O(implication_variable_ids[764]));
  LUT1 #(
    .INIT(2'h2)) 
    i_261
       (.I0(1'b0),
        .O(implication_variable_ids[763]));
  LUT1 #(
    .INIT(2'h2)) 
    i_262
       (.I0(1'b0),
        .O(implication_variable_ids[762]));
  LUT1 #(
    .INIT(2'h2)) 
    i_263
       (.I0(1'b0),
        .O(implication_variable_ids[761]));
  LUT1 #(
    .INIT(2'h2)) 
    i_264
       (.I0(1'b0),
        .O(implication_variable_ids[760]));
  LUT1 #(
    .INIT(2'h2)) 
    i_265
       (.I0(1'b0),
        .O(implication_variable_ids[759]));
  LUT1 #(
    .INIT(2'h2)) 
    i_266
       (.I0(1'b0),
        .O(implication_variable_ids[758]));
  LUT1 #(
    .INIT(2'h2)) 
    i_267
       (.I0(1'b0),
        .O(implication_variable_ids[757]));
  LUT1 #(
    .INIT(2'h2)) 
    i_268
       (.I0(1'b0),
        .O(implication_variable_ids[756]));
  LUT1 #(
    .INIT(2'h2)) 
    i_269
       (.I0(1'b0),
        .O(implication_variable_ids[755]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(is_conflict[100]));
  LUT1 #(
    .INIT(2'h2)) 
    i_270
       (.I0(1'b0),
        .O(implication_variable_ids[754]));
  LUT1 #(
    .INIT(2'h2)) 
    i_271
       (.I0(1'b0),
        .O(implication_variable_ids[753]));
  LUT1 #(
    .INIT(2'h2)) 
    i_272
       (.I0(1'b0),
        .O(implication_variable_ids[752]));
  LUT1 #(
    .INIT(2'h2)) 
    i_273
       (.I0(1'b0),
        .O(implication_variable_ids[751]));
  LUT1 #(
    .INIT(2'h2)) 
    i_274
       (.I0(1'b0),
        .O(implication_variable_ids[750]));
  LUT1 #(
    .INIT(2'h2)) 
    i_275
       (.I0(1'b0),
        .O(implication_variable_ids[749]));
  LUT1 #(
    .INIT(2'h2)) 
    i_276
       (.I0(1'b0),
        .O(implication_variable_ids[748]));
  LUT1 #(
    .INIT(2'h2)) 
    i_277
       (.I0(1'b0),
        .O(implication_variable_ids[747]));
  LUT1 #(
    .INIT(2'h2)) 
    i_278
       (.I0(1'b0),
        .O(implication_variable_ids[746]));
  LUT1 #(
    .INIT(2'h2)) 
    i_279
       (.I0(1'b0),
        .O(implication_variable_ids[745]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(is_conflict[99]));
  LUT1 #(
    .INIT(2'h2)) 
    i_280
       (.I0(1'b0),
        .O(implication_variable_ids[744]));
  LUT1 #(
    .INIT(2'h2)) 
    i_281
       (.I0(1'b0),
        .O(implication_variable_ids[743]));
  LUT1 #(
    .INIT(2'h2)) 
    i_282
       (.I0(1'b0),
        .O(implication_variable_ids[742]));
  LUT1 #(
    .INIT(2'h2)) 
    i_283
       (.I0(1'b0),
        .O(implication_variable_ids[741]));
  LUT1 #(
    .INIT(2'h2)) 
    i_284
       (.I0(1'b0),
        .O(implication_variable_ids[740]));
  LUT1 #(
    .INIT(2'h2)) 
    i_285
       (.I0(1'b0),
        .O(implication_variable_ids[739]));
  LUT1 #(
    .INIT(2'h2)) 
    i_286
       (.I0(1'b0),
        .O(implication_variable_ids[738]));
  LUT1 #(
    .INIT(2'h2)) 
    i_287
       (.I0(1'b0),
        .O(implication_variable_ids[737]));
  LUT1 #(
    .INIT(2'h2)) 
    i_288
       (.I0(1'b0),
        .O(implication_variable_ids[736]));
  LUT1 #(
    .INIT(2'h2)) 
    i_289
       (.I0(1'b0),
        .O(implication_variable_ids[735]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(is_conflict[98]));
  LUT1 #(
    .INIT(2'h2)) 
    i_290
       (.I0(1'b0),
        .O(implication_variable_ids[734]));
  LUT1 #(
    .INIT(2'h2)) 
    i_291
       (.I0(1'b0),
        .O(implication_variable_ids[733]));
  LUT1 #(
    .INIT(2'h2)) 
    i_292
       (.I0(1'b0),
        .O(implication_variable_ids[732]));
  LUT1 #(
    .INIT(2'h2)) 
    i_293
       (.I0(1'b0),
        .O(implication_variable_ids[731]));
  LUT1 #(
    .INIT(2'h2)) 
    i_294
       (.I0(1'b0),
        .O(implication_variable_ids[730]));
  LUT1 #(
    .INIT(2'h2)) 
    i_295
       (.I0(1'b0),
        .O(implication_variable_ids[729]));
  LUT1 #(
    .INIT(2'h2)) 
    i_296
       (.I0(1'b0),
        .O(implication_variable_ids[728]));
  LUT1 #(
    .INIT(2'h2)) 
    i_297
       (.I0(1'b0),
        .O(implication_variable_ids[727]));
  LUT1 #(
    .INIT(2'h2)) 
    i_298
       (.I0(1'b0),
        .O(implication_variable_ids[726]));
  LUT1 #(
    .INIT(2'h2)) 
    i_299
       (.I0(1'b0),
        .O(implication_variable_ids[725]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(is_conflict[124]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(is_conflict[97]));
  LUT1 #(
    .INIT(2'h2)) 
    i_300
       (.I0(1'b0),
        .O(implication_variable_ids[724]));
  LUT1 #(
    .INIT(2'h2)) 
    i_301
       (.I0(1'b0),
        .O(implication_variable_ids[723]));
  LUT1 #(
    .INIT(2'h2)) 
    i_302
       (.I0(1'b0),
        .O(implication_variable_ids[722]));
  LUT1 #(
    .INIT(2'h2)) 
    i_303
       (.I0(1'b0),
        .O(implication_variable_ids[721]));
  LUT1 #(
    .INIT(2'h2)) 
    i_304
       (.I0(1'b0),
        .O(implication_variable_ids[720]));
  LUT1 #(
    .INIT(2'h2)) 
    i_305
       (.I0(1'b0),
        .O(implication_variable_ids[719]));
  LUT1 #(
    .INIT(2'h2)) 
    i_306
       (.I0(1'b0),
        .O(implication_variable_ids[718]));
  LUT1 #(
    .INIT(2'h2)) 
    i_307
       (.I0(1'b0),
        .O(implication_variable_ids[717]));
  LUT1 #(
    .INIT(2'h2)) 
    i_308
       (.I0(1'b0),
        .O(implication_variable_ids[716]));
  LUT1 #(
    .INIT(2'h2)) 
    i_309
       (.I0(1'b0),
        .O(implication_variable_ids[715]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(is_conflict[96]));
  LUT1 #(
    .INIT(2'h2)) 
    i_310
       (.I0(1'b0),
        .O(implication_variable_ids[714]));
  LUT1 #(
    .INIT(2'h2)) 
    i_311
       (.I0(1'b0),
        .O(implication_variable_ids[713]));
  LUT1 #(
    .INIT(2'h2)) 
    i_312
       (.I0(1'b0),
        .O(implication_variable_ids[712]));
  LUT1 #(
    .INIT(2'h2)) 
    i_313
       (.I0(1'b0),
        .O(implication_variable_ids[711]));
  LUT1 #(
    .INIT(2'h2)) 
    i_314
       (.I0(1'b0),
        .O(implication_variable_ids[710]));
  LUT1 #(
    .INIT(2'h2)) 
    i_315
       (.I0(1'b0),
        .O(implication_variable_ids[709]));
  LUT1 #(
    .INIT(2'h2)) 
    i_316
       (.I0(1'b0),
        .O(implication_variable_ids[708]));
  LUT1 #(
    .INIT(2'h2)) 
    i_317
       (.I0(1'b0),
        .O(implication_variable_ids[707]));
  LUT1 #(
    .INIT(2'h2)) 
    i_318
       (.I0(1'b0),
        .O(implication_variable_ids[706]));
  LUT1 #(
    .INIT(2'h2)) 
    i_319
       (.I0(1'b0),
        .O(implication_variable_ids[705]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(is_conflict[95]));
  LUT1 #(
    .INIT(2'h2)) 
    i_320
       (.I0(1'b0),
        .O(implication_variable_ids[704]));
  LUT1 #(
    .INIT(2'h2)) 
    i_321
       (.I0(1'b0),
        .O(implication_variable_ids[703]));
  LUT1 #(
    .INIT(2'h2)) 
    i_322
       (.I0(1'b0),
        .O(implication_variable_ids[702]));
  LUT1 #(
    .INIT(2'h2)) 
    i_323
       (.I0(1'b0),
        .O(implication_variable_ids[701]));
  LUT1 #(
    .INIT(2'h2)) 
    i_324
       (.I0(1'b0),
        .O(implication_variable_ids[700]));
  LUT1 #(
    .INIT(2'h2)) 
    i_325
       (.I0(1'b0),
        .O(implication_variable_ids[699]));
  LUT1 #(
    .INIT(2'h2)) 
    i_326
       (.I0(1'b0),
        .O(implication_variable_ids[698]));
  LUT1 #(
    .INIT(2'h2)) 
    i_327
       (.I0(1'b0),
        .O(implication_variable_ids[697]));
  LUT1 #(
    .INIT(2'h2)) 
    i_328
       (.I0(1'b0),
        .O(implication_variable_ids[696]));
  LUT1 #(
    .INIT(2'h2)) 
    i_329
       (.I0(1'b0),
        .O(implication_variable_ids[695]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(is_conflict[94]));
  LUT1 #(
    .INIT(2'h2)) 
    i_330
       (.I0(1'b0),
        .O(implication_variable_ids[694]));
  LUT1 #(
    .INIT(2'h2)) 
    i_331
       (.I0(1'b0),
        .O(implication_variable_ids[693]));
  LUT1 #(
    .INIT(2'h2)) 
    i_332
       (.I0(1'b0),
        .O(implication_variable_ids[692]));
  LUT1 #(
    .INIT(2'h2)) 
    i_333
       (.I0(1'b0),
        .O(implication_variable_ids[691]));
  LUT1 #(
    .INIT(2'h2)) 
    i_334
       (.I0(1'b0),
        .O(implication_variable_ids[690]));
  LUT1 #(
    .INIT(2'h2)) 
    i_335
       (.I0(1'b0),
        .O(implication_variable_ids[689]));
  LUT1 #(
    .INIT(2'h2)) 
    i_336
       (.I0(1'b0),
        .O(implication_variable_ids[688]));
  LUT1 #(
    .INIT(2'h2)) 
    i_337
       (.I0(1'b0),
        .O(implication_variable_ids[687]));
  LUT1 #(
    .INIT(2'h2)) 
    i_338
       (.I0(1'b0),
        .O(implication_variable_ids[686]));
  LUT1 #(
    .INIT(2'h2)) 
    i_339
       (.I0(1'b0),
        .O(implication_variable_ids[685]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(is_conflict[93]));
  LUT1 #(
    .INIT(2'h2)) 
    i_340
       (.I0(1'b0),
        .O(implication_variable_ids[684]));
  LUT1 #(
    .INIT(2'h2)) 
    i_341
       (.I0(1'b0),
        .O(implication_variable_ids[683]));
  LUT1 #(
    .INIT(2'h2)) 
    i_342
       (.I0(1'b0),
        .O(implication_variable_ids[682]));
  LUT1 #(
    .INIT(2'h2)) 
    i_343
       (.I0(1'b0),
        .O(implication_variable_ids[681]));
  LUT1 #(
    .INIT(2'h2)) 
    i_344
       (.I0(1'b0),
        .O(implication_variable_ids[680]));
  LUT1 #(
    .INIT(2'h2)) 
    i_345
       (.I0(1'b0),
        .O(implication_variable_ids[679]));
  LUT1 #(
    .INIT(2'h2)) 
    i_346
       (.I0(1'b0),
        .O(implication_variable_ids[678]));
  LUT1 #(
    .INIT(2'h2)) 
    i_347
       (.I0(1'b0),
        .O(implication_variable_ids[677]));
  LUT1 #(
    .INIT(2'h2)) 
    i_348
       (.I0(1'b0),
        .O(implication_variable_ids[676]));
  LUT1 #(
    .INIT(2'h2)) 
    i_349
       (.I0(1'b0),
        .O(implication_variable_ids[675]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(is_conflict[92]));
  LUT1 #(
    .INIT(2'h2)) 
    i_350
       (.I0(1'b0),
        .O(implication_variable_ids[674]));
  LUT1 #(
    .INIT(2'h2)) 
    i_351
       (.I0(1'b0),
        .O(implication_variable_ids[673]));
  LUT1 #(
    .INIT(2'h2)) 
    i_352
       (.I0(1'b0),
        .O(implication_variable_ids[672]));
  LUT1 #(
    .INIT(2'h2)) 
    i_353
       (.I0(1'b0),
        .O(implication_variable_ids[671]));
  LUT1 #(
    .INIT(2'h2)) 
    i_354
       (.I0(1'b0),
        .O(implication_variable_ids[670]));
  LUT1 #(
    .INIT(2'h2)) 
    i_355
       (.I0(1'b0),
        .O(implication_variable_ids[669]));
  LUT1 #(
    .INIT(2'h2)) 
    i_356
       (.I0(1'b0),
        .O(implication_variable_ids[668]));
  LUT1 #(
    .INIT(2'h2)) 
    i_357
       (.I0(1'b0),
        .O(implication_variable_ids[667]));
  LUT1 #(
    .INIT(2'h2)) 
    i_358
       (.I0(1'b0),
        .O(implication_variable_ids[666]));
  LUT1 #(
    .INIT(2'h2)) 
    i_359
       (.I0(1'b0),
        .O(implication_variable_ids[665]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(is_conflict[91]));
  LUT1 #(
    .INIT(2'h2)) 
    i_360
       (.I0(1'b0),
        .O(implication_variable_ids[664]));
  LUT1 #(
    .INIT(2'h2)) 
    i_361
       (.I0(1'b0),
        .O(implication_variable_ids[663]));
  LUT1 #(
    .INIT(2'h2)) 
    i_362
       (.I0(1'b0),
        .O(implication_variable_ids[662]));
  LUT1 #(
    .INIT(2'h2)) 
    i_363
       (.I0(1'b0),
        .O(implication_variable_ids[661]));
  LUT1 #(
    .INIT(2'h2)) 
    i_364
       (.I0(1'b0),
        .O(implication_variable_ids[660]));
  LUT1 #(
    .INIT(2'h2)) 
    i_365
       (.I0(1'b0),
        .O(implication_variable_ids[659]));
  LUT1 #(
    .INIT(2'h2)) 
    i_366
       (.I0(1'b0),
        .O(implication_variable_ids[658]));
  LUT1 #(
    .INIT(2'h2)) 
    i_367
       (.I0(1'b0),
        .O(implication_variable_ids[657]));
  LUT1 #(
    .INIT(2'h2)) 
    i_368
       (.I0(1'b0),
        .O(implication_variable_ids[656]));
  LUT1 #(
    .INIT(2'h2)) 
    i_369
       (.I0(1'b0),
        .O(implication_variable_ids[655]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(is_conflict[90]));
  LUT1 #(
    .INIT(2'h2)) 
    i_370
       (.I0(1'b0),
        .O(implication_variable_ids[654]));
  LUT1 #(
    .INIT(2'h2)) 
    i_371
       (.I0(1'b0),
        .O(implication_variable_ids[653]));
  LUT1 #(
    .INIT(2'h2)) 
    i_372
       (.I0(1'b0),
        .O(implication_variable_ids[652]));
  LUT1 #(
    .INIT(2'h2)) 
    i_373
       (.I0(1'b0),
        .O(implication_variable_ids[651]));
  LUT1 #(
    .INIT(2'h2)) 
    i_374
       (.I0(1'b0),
        .O(implication_variable_ids[650]));
  LUT1 #(
    .INIT(2'h2)) 
    i_375
       (.I0(1'b0),
        .O(implication_variable_ids[649]));
  LUT1 #(
    .INIT(2'h2)) 
    i_376
       (.I0(1'b0),
        .O(implication_variable_ids[648]));
  LUT1 #(
    .INIT(2'h2)) 
    i_377
       (.I0(1'b0),
        .O(implication_variable_ids[647]));
  LUT1 #(
    .INIT(2'h2)) 
    i_378
       (.I0(1'b0),
        .O(implication_variable_ids[646]));
  LUT1 #(
    .INIT(2'h2)) 
    i_379
       (.I0(1'b0),
        .O(implication_variable_ids[645]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(is_conflict[89]));
  LUT1 #(
    .INIT(2'h2)) 
    i_380
       (.I0(1'b0),
        .O(implication_variable_ids[644]));
  LUT1 #(
    .INIT(2'h2)) 
    i_381
       (.I0(1'b0),
        .O(implication_variable_ids[643]));
  LUT1 #(
    .INIT(2'h2)) 
    i_382
       (.I0(1'b0),
        .O(implication_variable_ids[642]));
  LUT1 #(
    .INIT(2'h2)) 
    i_383
       (.I0(1'b0),
        .O(implication_variable_ids[641]));
  LUT1 #(
    .INIT(2'h2)) 
    i_384
       (.I0(1'b0),
        .O(implication_variable_ids[640]));
  LUT1 #(
    .INIT(2'h2)) 
    i_385
       (.I0(1'b0),
        .O(implication_variable_ids[639]));
  LUT1 #(
    .INIT(2'h2)) 
    i_386
       (.I0(1'b0),
        .O(implication_variable_ids[638]));
  LUT1 #(
    .INIT(2'h2)) 
    i_387
       (.I0(1'b0),
        .O(implication_variable_ids[637]));
  LUT1 #(
    .INIT(2'h2)) 
    i_388
       (.I0(1'b0),
        .O(implication_variable_ids[636]));
  LUT1 #(
    .INIT(2'h2)) 
    i_389
       (.I0(1'b0),
        .O(implication_variable_ids[635]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(is_conflict[88]));
  LUT1 #(
    .INIT(2'h2)) 
    i_390
       (.I0(1'b0),
        .O(implication_variable_ids[634]));
  LUT1 #(
    .INIT(2'h2)) 
    i_391
       (.I0(1'b0),
        .O(implication_variable_ids[633]));
  LUT1 #(
    .INIT(2'h2)) 
    i_392
       (.I0(1'b0),
        .O(implication_variable_ids[632]));
  LUT1 #(
    .INIT(2'h2)) 
    i_393
       (.I0(1'b0),
        .O(implication_variable_ids[631]));
  LUT1 #(
    .INIT(2'h2)) 
    i_394
       (.I0(1'b0),
        .O(implication_variable_ids[630]));
  LUT1 #(
    .INIT(2'h2)) 
    i_395
       (.I0(1'b0),
        .O(implication_variable_ids[629]));
  LUT1 #(
    .INIT(2'h2)) 
    i_396
       (.I0(1'b0),
        .O(implication_variable_ids[628]));
  LUT1 #(
    .INIT(2'h2)) 
    i_397
       (.I0(1'b0),
        .O(implication_variable_ids[627]));
  LUT1 #(
    .INIT(2'h2)) 
    i_398
       (.I0(1'b0),
        .O(implication_variable_ids[626]));
  LUT1 #(
    .INIT(2'h2)) 
    i_399
       (.I0(1'b0),
        .O(implication_variable_ids[625]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(is_conflict[123]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(is_conflict[87]));
  LUT1 #(
    .INIT(2'h2)) 
    i_400
       (.I0(1'b0),
        .O(implication_variable_ids[624]));
  LUT1 #(
    .INIT(2'h2)) 
    i_401
       (.I0(1'b0),
        .O(implication_variable_ids[623]));
  LUT1 #(
    .INIT(2'h2)) 
    i_402
       (.I0(1'b0),
        .O(implication_variable_ids[622]));
  LUT1 #(
    .INIT(2'h2)) 
    i_403
       (.I0(1'b0),
        .O(implication_variable_ids[621]));
  LUT1 #(
    .INIT(2'h2)) 
    i_404
       (.I0(1'b0),
        .O(implication_variable_ids[620]));
  LUT1 #(
    .INIT(2'h2)) 
    i_405
       (.I0(1'b0),
        .O(implication_variable_ids[619]));
  LUT1 #(
    .INIT(2'h2)) 
    i_406
       (.I0(1'b0),
        .O(implication_variable_ids[618]));
  LUT1 #(
    .INIT(2'h2)) 
    i_407
       (.I0(1'b0),
        .O(implication_variable_ids[617]));
  LUT1 #(
    .INIT(2'h2)) 
    i_408
       (.I0(1'b0),
        .O(implication_variable_ids[616]));
  LUT1 #(
    .INIT(2'h2)) 
    i_409
       (.I0(1'b0),
        .O(implication_variable_ids[615]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(is_conflict[86]));
  LUT1 #(
    .INIT(2'h2)) 
    i_410
       (.I0(1'b0),
        .O(implication_variable_ids[614]));
  LUT1 #(
    .INIT(2'h2)) 
    i_411
       (.I0(1'b0),
        .O(implication_variable_ids[613]));
  LUT1 #(
    .INIT(2'h2)) 
    i_412
       (.I0(1'b0),
        .O(implication_variable_ids[612]));
  LUT1 #(
    .INIT(2'h2)) 
    i_413
       (.I0(1'b0),
        .O(implication_variable_ids[611]));
  LUT1 #(
    .INIT(2'h2)) 
    i_414
       (.I0(1'b0),
        .O(implication_variable_ids[610]));
  LUT1 #(
    .INIT(2'h2)) 
    i_415
       (.I0(1'b0),
        .O(implication_variable_ids[609]));
  LUT1 #(
    .INIT(2'h2)) 
    i_416
       (.I0(1'b0),
        .O(implication_variable_ids[608]));
  LUT1 #(
    .INIT(2'h2)) 
    i_417
       (.I0(1'b0),
        .O(implication_variable_ids[607]));
  LUT1 #(
    .INIT(2'h2)) 
    i_418
       (.I0(1'b0),
        .O(implication_variable_ids[606]));
  LUT1 #(
    .INIT(2'h2)) 
    i_419
       (.I0(1'b0),
        .O(implication_variable_ids[605]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(is_conflict[85]));
  LUT1 #(
    .INIT(2'h2)) 
    i_420
       (.I0(1'b0),
        .O(implication_variable_ids[604]));
  LUT1 #(
    .INIT(2'h2)) 
    i_421
       (.I0(1'b0),
        .O(implication_variable_ids[603]));
  LUT1 #(
    .INIT(2'h2)) 
    i_422
       (.I0(1'b0),
        .O(implication_variable_ids[602]));
  LUT1 #(
    .INIT(2'h2)) 
    i_423
       (.I0(1'b0),
        .O(implication_variable_ids[601]));
  LUT1 #(
    .INIT(2'h2)) 
    i_424
       (.I0(1'b0),
        .O(implication_variable_ids[600]));
  LUT1 #(
    .INIT(2'h2)) 
    i_425
       (.I0(1'b0),
        .O(implication_variable_ids[599]));
  LUT1 #(
    .INIT(2'h2)) 
    i_426
       (.I0(1'b0),
        .O(implication_variable_ids[598]));
  LUT1 #(
    .INIT(2'h2)) 
    i_427
       (.I0(1'b0),
        .O(implication_variable_ids[597]));
  LUT1 #(
    .INIT(2'h2)) 
    i_428
       (.I0(1'b0),
        .O(implication_variable_ids[596]));
  LUT1 #(
    .INIT(2'h2)) 
    i_429
       (.I0(1'b0),
        .O(implication_variable_ids[595]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(is_conflict[84]));
  LUT1 #(
    .INIT(2'h2)) 
    i_430
       (.I0(1'b0),
        .O(implication_variable_ids[594]));
  LUT1 #(
    .INIT(2'h2)) 
    i_431
       (.I0(1'b0),
        .O(implication_variable_ids[593]));
  LUT1 #(
    .INIT(2'h2)) 
    i_432
       (.I0(1'b0),
        .O(implication_variable_ids[592]));
  LUT1 #(
    .INIT(2'h2)) 
    i_433
       (.I0(1'b0),
        .O(implication_variable_ids[591]));
  LUT1 #(
    .INIT(2'h2)) 
    i_434
       (.I0(1'b0),
        .O(implication_variable_ids[590]));
  LUT1 #(
    .INIT(2'h2)) 
    i_435
       (.I0(1'b0),
        .O(implication_variable_ids[589]));
  LUT1 #(
    .INIT(2'h2)) 
    i_436
       (.I0(1'b0),
        .O(implication_variable_ids[588]));
  LUT1 #(
    .INIT(2'h2)) 
    i_437
       (.I0(1'b0),
        .O(implication_variable_ids[587]));
  LUT1 #(
    .INIT(2'h2)) 
    i_438
       (.I0(1'b0),
        .O(implication_variable_ids[586]));
  LUT1 #(
    .INIT(2'h2)) 
    i_439
       (.I0(1'b0),
        .O(implication_variable_ids[585]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(is_conflict[83]));
  LUT1 #(
    .INIT(2'h2)) 
    i_440
       (.I0(1'b0),
        .O(implication_variable_ids[584]));
  LUT1 #(
    .INIT(2'h2)) 
    i_441
       (.I0(1'b0),
        .O(implication_variable_ids[583]));
  LUT1 #(
    .INIT(2'h2)) 
    i_442
       (.I0(1'b0),
        .O(implication_variable_ids[582]));
  LUT1 #(
    .INIT(2'h2)) 
    i_443
       (.I0(1'b0),
        .O(implication_variable_ids[581]));
  LUT1 #(
    .INIT(2'h2)) 
    i_444
       (.I0(1'b0),
        .O(implication_variable_ids[580]));
  LUT1 #(
    .INIT(2'h2)) 
    i_445
       (.I0(1'b0),
        .O(implication_variable_ids[579]));
  LUT1 #(
    .INIT(2'h2)) 
    i_446
       (.I0(1'b0),
        .O(implication_variable_ids[578]));
  LUT1 #(
    .INIT(2'h2)) 
    i_447
       (.I0(1'b0),
        .O(implication_variable_ids[577]));
  LUT1 #(
    .INIT(2'h2)) 
    i_448
       (.I0(1'b0),
        .O(implication_variable_ids[576]));
  LUT1 #(
    .INIT(2'h2)) 
    i_449
       (.I0(1'b0),
        .O(implication_variable_ids[575]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(is_conflict[82]));
  LUT1 #(
    .INIT(2'h2)) 
    i_450
       (.I0(1'b0),
        .O(implication_variable_ids[574]));
  LUT1 #(
    .INIT(2'h2)) 
    i_451
       (.I0(1'b0),
        .O(implication_variable_ids[573]));
  LUT1 #(
    .INIT(2'h2)) 
    i_452
       (.I0(1'b0),
        .O(implication_variable_ids[572]));
  LUT1 #(
    .INIT(2'h2)) 
    i_453
       (.I0(1'b0),
        .O(implication_variable_ids[571]));
  LUT1 #(
    .INIT(2'h2)) 
    i_454
       (.I0(1'b0),
        .O(implication_variable_ids[570]));
  LUT1 #(
    .INIT(2'h2)) 
    i_455
       (.I0(1'b0),
        .O(implication_variable_ids[569]));
  LUT1 #(
    .INIT(2'h2)) 
    i_456
       (.I0(1'b0),
        .O(implication_variable_ids[568]));
  LUT1 #(
    .INIT(2'h2)) 
    i_457
       (.I0(1'b0),
        .O(implication_variable_ids[567]));
  LUT1 #(
    .INIT(2'h2)) 
    i_458
       (.I0(1'b0),
        .O(implication_variable_ids[566]));
  LUT1 #(
    .INIT(2'h2)) 
    i_459
       (.I0(1'b0),
        .O(implication_variable_ids[565]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(is_conflict[81]));
  LUT1 #(
    .INIT(2'h2)) 
    i_460
       (.I0(1'b0),
        .O(implication_variable_ids[564]));
  LUT1 #(
    .INIT(2'h2)) 
    i_461
       (.I0(1'b0),
        .O(implication_variable_ids[563]));
  LUT1 #(
    .INIT(2'h2)) 
    i_462
       (.I0(1'b0),
        .O(implication_variable_ids[562]));
  LUT1 #(
    .INIT(2'h2)) 
    i_463
       (.I0(1'b0),
        .O(implication_variable_ids[561]));
  LUT1 #(
    .INIT(2'h2)) 
    i_464
       (.I0(1'b0),
        .O(implication_variable_ids[560]));
  LUT1 #(
    .INIT(2'h2)) 
    i_465
       (.I0(1'b0),
        .O(implication_variable_ids[559]));
  LUT1 #(
    .INIT(2'h2)) 
    i_466
       (.I0(1'b0),
        .O(implication_variable_ids[558]));
  LUT1 #(
    .INIT(2'h2)) 
    i_467
       (.I0(1'b0),
        .O(implication_variable_ids[557]));
  LUT1 #(
    .INIT(2'h2)) 
    i_468
       (.I0(1'b0),
        .O(implication_variable_ids[556]));
  LUT1 #(
    .INIT(2'h2)) 
    i_469
       (.I0(1'b0),
        .O(implication_variable_ids[555]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(is_conflict[80]));
  LUT1 #(
    .INIT(2'h2)) 
    i_470
       (.I0(1'b0),
        .O(implication_variable_ids[554]));
  LUT1 #(
    .INIT(2'h2)) 
    i_471
       (.I0(1'b0),
        .O(implication_variable_ids[553]));
  LUT1 #(
    .INIT(2'h2)) 
    i_472
       (.I0(1'b0),
        .O(implication_variable_ids[552]));
  LUT1 #(
    .INIT(2'h2)) 
    i_473
       (.I0(1'b0),
        .O(implication_variable_ids[551]));
  LUT1 #(
    .INIT(2'h2)) 
    i_474
       (.I0(1'b0),
        .O(implication_variable_ids[550]));
  LUT1 #(
    .INIT(2'h2)) 
    i_475
       (.I0(1'b0),
        .O(implication_variable_ids[549]));
  LUT1 #(
    .INIT(2'h2)) 
    i_476
       (.I0(1'b0),
        .O(implication_variable_ids[548]));
  LUT1 #(
    .INIT(2'h2)) 
    i_477
       (.I0(1'b0),
        .O(implication_variable_ids[547]));
  LUT1 #(
    .INIT(2'h2)) 
    i_478
       (.I0(1'b0),
        .O(implication_variable_ids[546]));
  LUT1 #(
    .INIT(2'h2)) 
    i_479
       (.I0(1'b0),
        .O(implication_variable_ids[545]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(is_conflict[79]));
  LUT1 #(
    .INIT(2'h2)) 
    i_480
       (.I0(1'b0),
        .O(implication_variable_ids[544]));
  LUT1 #(
    .INIT(2'h2)) 
    i_481
       (.I0(1'b0),
        .O(implication_variable_ids[543]));
  LUT1 #(
    .INIT(2'h2)) 
    i_482
       (.I0(1'b0),
        .O(implication_variable_ids[542]));
  LUT1 #(
    .INIT(2'h2)) 
    i_483
       (.I0(1'b0),
        .O(implication_variable_ids[541]));
  LUT1 #(
    .INIT(2'h2)) 
    i_484
       (.I0(1'b0),
        .O(implication_variable_ids[540]));
  LUT1 #(
    .INIT(2'h2)) 
    i_485
       (.I0(1'b0),
        .O(implication_variable_ids[539]));
  LUT1 #(
    .INIT(2'h2)) 
    i_486
       (.I0(1'b0),
        .O(implication_variable_ids[538]));
  LUT1 #(
    .INIT(2'h2)) 
    i_487
       (.I0(1'b0),
        .O(implication_variable_ids[537]));
  LUT1 #(
    .INIT(2'h2)) 
    i_488
       (.I0(1'b0),
        .O(implication_variable_ids[536]));
  LUT1 #(
    .INIT(2'h2)) 
    i_489
       (.I0(1'b0),
        .O(implication_variable_ids[535]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(is_conflict[78]));
  LUT1 #(
    .INIT(2'h2)) 
    i_490
       (.I0(1'b0),
        .O(implication_variable_ids[534]));
  LUT1 #(
    .INIT(2'h2)) 
    i_491
       (.I0(1'b0),
        .O(implication_variable_ids[533]));
  LUT1 #(
    .INIT(2'h2)) 
    i_492
       (.I0(1'b0),
        .O(implication_variable_ids[532]));
  LUT1 #(
    .INIT(2'h2)) 
    i_493
       (.I0(1'b0),
        .O(implication_variable_ids[531]));
  LUT1 #(
    .INIT(2'h2)) 
    i_494
       (.I0(1'b0),
        .O(implication_variable_ids[530]));
  LUT1 #(
    .INIT(2'h2)) 
    i_495
       (.I0(1'b0),
        .O(implication_variable_ids[529]));
  LUT1 #(
    .INIT(2'h2)) 
    i_496
       (.I0(1'b0),
        .O(implication_variable_ids[528]));
  LUT1 #(
    .INIT(2'h2)) 
    i_497
       (.I0(1'b0),
        .O(implication_variable_ids[527]));
  LUT1 #(
    .INIT(2'h2)) 
    i_498
       (.I0(1'b0),
        .O(implication_variable_ids[526]));
  LUT1 #(
    .INIT(2'h2)) 
    i_499
       (.I0(1'b0),
        .O(implication_variable_ids[525]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(is_conflict[122]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(is_conflict[77]));
  LUT1 #(
    .INIT(2'h2)) 
    i_500
       (.I0(1'b0),
        .O(implication_variable_ids[524]));
  LUT1 #(
    .INIT(2'h2)) 
    i_501
       (.I0(1'b0),
        .O(implication_variable_ids[523]));
  LUT1 #(
    .INIT(2'h2)) 
    i_502
       (.I0(1'b0),
        .O(implication_variable_ids[522]));
  LUT1 #(
    .INIT(2'h2)) 
    i_503
       (.I0(1'b0),
        .O(implication_variable_ids[521]));
  LUT1 #(
    .INIT(2'h2)) 
    i_504
       (.I0(1'b0),
        .O(implication_variable_ids[520]));
  LUT1 #(
    .INIT(2'h2)) 
    i_505
       (.I0(1'b0),
        .O(implication_variable_ids[519]));
  LUT1 #(
    .INIT(2'h2)) 
    i_506
       (.I0(1'b0),
        .O(implication_variable_ids[518]));
  LUT1 #(
    .INIT(2'h2)) 
    i_507
       (.I0(1'b0),
        .O(implication_variable_ids[517]));
  LUT1 #(
    .INIT(2'h2)) 
    i_508
       (.I0(1'b0),
        .O(implication_variable_ids[516]));
  LUT1 #(
    .INIT(2'h2)) 
    i_509
       (.I0(1'b0),
        .O(implication_variable_ids[515]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(is_conflict[76]));
  LUT1 #(
    .INIT(2'h2)) 
    i_510
       (.I0(1'b0),
        .O(implication_variable_ids[514]));
  LUT1 #(
    .INIT(2'h2)) 
    i_511
       (.I0(1'b0),
        .O(implication_variable_ids[513]));
  LUT1 #(
    .INIT(2'h2)) 
    i_512
       (.I0(1'b0),
        .O(implication_variable_ids[512]));
  LUT1 #(
    .INIT(2'h2)) 
    i_513
       (.I0(1'b0),
        .O(implication_variable_ids[511]));
  LUT1 #(
    .INIT(2'h2)) 
    i_514
       (.I0(1'b0),
        .O(implication_variable_ids[510]));
  LUT1 #(
    .INIT(2'h2)) 
    i_515
       (.I0(1'b0),
        .O(implication_variable_ids[509]));
  LUT1 #(
    .INIT(2'h2)) 
    i_516
       (.I0(1'b0),
        .O(implication_variable_ids[508]));
  LUT1 #(
    .INIT(2'h2)) 
    i_517
       (.I0(1'b0),
        .O(implication_variable_ids[507]));
  LUT1 #(
    .INIT(2'h2)) 
    i_518
       (.I0(1'b0),
        .O(implication_variable_ids[506]));
  LUT1 #(
    .INIT(2'h2)) 
    i_519
       (.I0(1'b0),
        .O(implication_variable_ids[505]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(is_conflict[75]));
  LUT1 #(
    .INIT(2'h2)) 
    i_520
       (.I0(1'b0),
        .O(implication_variable_ids[504]));
  LUT1 #(
    .INIT(2'h2)) 
    i_521
       (.I0(1'b0),
        .O(implication_variable_ids[503]));
  LUT1 #(
    .INIT(2'h2)) 
    i_522
       (.I0(1'b0),
        .O(implication_variable_ids[502]));
  LUT1 #(
    .INIT(2'h2)) 
    i_523
       (.I0(1'b0),
        .O(implication_variable_ids[501]));
  LUT1 #(
    .INIT(2'h2)) 
    i_524
       (.I0(1'b0),
        .O(implication_variable_ids[500]));
  LUT1 #(
    .INIT(2'h2)) 
    i_525
       (.I0(1'b0),
        .O(implication_variable_ids[499]));
  LUT1 #(
    .INIT(2'h2)) 
    i_526
       (.I0(1'b0),
        .O(implication_variable_ids[498]));
  LUT1 #(
    .INIT(2'h2)) 
    i_527
       (.I0(1'b0),
        .O(implication_variable_ids[497]));
  LUT1 #(
    .INIT(2'h2)) 
    i_528
       (.I0(1'b0),
        .O(implication_variable_ids[496]));
  LUT1 #(
    .INIT(2'h2)) 
    i_529
       (.I0(1'b0),
        .O(implication_variable_ids[495]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(is_conflict[74]));
  LUT1 #(
    .INIT(2'h2)) 
    i_530
       (.I0(1'b0),
        .O(implication_variable_ids[494]));
  LUT1 #(
    .INIT(2'h2)) 
    i_531
       (.I0(1'b0),
        .O(implication_variable_ids[493]));
  LUT1 #(
    .INIT(2'h2)) 
    i_532
       (.I0(1'b0),
        .O(implication_variable_ids[492]));
  LUT1 #(
    .INIT(2'h2)) 
    i_533
       (.I0(1'b0),
        .O(implication_variable_ids[491]));
  LUT1 #(
    .INIT(2'h2)) 
    i_534
       (.I0(1'b0),
        .O(implication_variable_ids[490]));
  LUT1 #(
    .INIT(2'h2)) 
    i_535
       (.I0(1'b0),
        .O(implication_variable_ids[489]));
  LUT1 #(
    .INIT(2'h2)) 
    i_536
       (.I0(1'b0),
        .O(implication_variable_ids[488]));
  LUT1 #(
    .INIT(2'h2)) 
    i_537
       (.I0(1'b0),
        .O(implication_variable_ids[487]));
  LUT1 #(
    .INIT(2'h2)) 
    i_538
       (.I0(1'b0),
        .O(implication_variable_ids[486]));
  LUT1 #(
    .INIT(2'h2)) 
    i_539
       (.I0(1'b0),
        .O(implication_variable_ids[485]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(is_conflict[73]));
  LUT1 #(
    .INIT(2'h2)) 
    i_540
       (.I0(1'b0),
        .O(implication_variable_ids[484]));
  LUT1 #(
    .INIT(2'h2)) 
    i_541
       (.I0(1'b0),
        .O(implication_variable_ids[483]));
  LUT1 #(
    .INIT(2'h2)) 
    i_542
       (.I0(1'b0),
        .O(implication_variable_ids[482]));
  LUT1 #(
    .INIT(2'h2)) 
    i_543
       (.I0(1'b0),
        .O(implication_variable_ids[481]));
  LUT1 #(
    .INIT(2'h2)) 
    i_544
       (.I0(1'b0),
        .O(implication_variable_ids[480]));
  LUT1 #(
    .INIT(2'h2)) 
    i_545
       (.I0(1'b0),
        .O(implication_variable_ids[479]));
  LUT1 #(
    .INIT(2'h2)) 
    i_546
       (.I0(1'b0),
        .O(implication_variable_ids[478]));
  LUT1 #(
    .INIT(2'h2)) 
    i_547
       (.I0(1'b0),
        .O(implication_variable_ids[477]));
  LUT1 #(
    .INIT(2'h2)) 
    i_548
       (.I0(1'b0),
        .O(implication_variable_ids[476]));
  LUT1 #(
    .INIT(2'h2)) 
    i_549
       (.I0(1'b0),
        .O(implication_variable_ids[475]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(is_conflict[72]));
  LUT1 #(
    .INIT(2'h2)) 
    i_550
       (.I0(1'b0),
        .O(implication_variable_ids[474]));
  LUT1 #(
    .INIT(2'h2)) 
    i_551
       (.I0(1'b0),
        .O(implication_variable_ids[473]));
  LUT1 #(
    .INIT(2'h2)) 
    i_552
       (.I0(1'b0),
        .O(implication_variable_ids[472]));
  LUT1 #(
    .INIT(2'h2)) 
    i_553
       (.I0(1'b0),
        .O(implication_variable_ids[471]));
  LUT1 #(
    .INIT(2'h2)) 
    i_554
       (.I0(1'b0),
        .O(implication_variable_ids[470]));
  LUT1 #(
    .INIT(2'h2)) 
    i_555
       (.I0(1'b0),
        .O(implication_variable_ids[469]));
  LUT1 #(
    .INIT(2'h2)) 
    i_556
       (.I0(1'b0),
        .O(implication_variable_ids[468]));
  LUT1 #(
    .INIT(2'h2)) 
    i_557
       (.I0(1'b0),
        .O(implication_variable_ids[467]));
  LUT1 #(
    .INIT(2'h2)) 
    i_558
       (.I0(1'b0),
        .O(implication_variable_ids[466]));
  LUT1 #(
    .INIT(2'h2)) 
    i_559
       (.I0(1'b0),
        .O(implication_variable_ids[465]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(is_conflict[71]));
  LUT1 #(
    .INIT(2'h2)) 
    i_560
       (.I0(1'b0),
        .O(implication_variable_ids[464]));
  LUT1 #(
    .INIT(2'h2)) 
    i_561
       (.I0(1'b0),
        .O(implication_variable_ids[463]));
  LUT1 #(
    .INIT(2'h2)) 
    i_562
       (.I0(1'b0),
        .O(implication_variable_ids[462]));
  LUT1 #(
    .INIT(2'h2)) 
    i_563
       (.I0(1'b0),
        .O(implication_variable_ids[461]));
  LUT1 #(
    .INIT(2'h2)) 
    i_564
       (.I0(1'b0),
        .O(implication_variable_ids[460]));
  LUT1 #(
    .INIT(2'h2)) 
    i_565
       (.I0(1'b0),
        .O(implication_variable_ids[459]));
  LUT1 #(
    .INIT(2'h2)) 
    i_566
       (.I0(1'b0),
        .O(implication_variable_ids[458]));
  LUT1 #(
    .INIT(2'h2)) 
    i_567
       (.I0(1'b0),
        .O(implication_variable_ids[457]));
  LUT1 #(
    .INIT(2'h2)) 
    i_568
       (.I0(1'b0),
        .O(implication_variable_ids[456]));
  LUT1 #(
    .INIT(2'h2)) 
    i_569
       (.I0(1'b0),
        .O(implication_variable_ids[455]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(is_conflict[70]));
  LUT1 #(
    .INIT(2'h2)) 
    i_570
       (.I0(1'b0),
        .O(implication_variable_ids[454]));
  LUT1 #(
    .INIT(2'h2)) 
    i_571
       (.I0(1'b0),
        .O(implication_variable_ids[453]));
  LUT1 #(
    .INIT(2'h2)) 
    i_572
       (.I0(1'b0),
        .O(implication_variable_ids[452]));
  LUT1 #(
    .INIT(2'h2)) 
    i_573
       (.I0(1'b0),
        .O(implication_variable_ids[451]));
  LUT1 #(
    .INIT(2'h2)) 
    i_574
       (.I0(1'b0),
        .O(implication_variable_ids[450]));
  LUT1 #(
    .INIT(2'h2)) 
    i_575
       (.I0(1'b0),
        .O(implication_variable_ids[449]));
  LUT1 #(
    .INIT(2'h2)) 
    i_576
       (.I0(1'b0),
        .O(implication_variable_ids[448]));
  LUT1 #(
    .INIT(2'h2)) 
    i_577
       (.I0(1'b0),
        .O(implication_variable_ids[447]));
  LUT1 #(
    .INIT(2'h2)) 
    i_578
       (.I0(1'b0),
        .O(implication_variable_ids[446]));
  LUT1 #(
    .INIT(2'h2)) 
    i_579
       (.I0(1'b0),
        .O(implication_variable_ids[445]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(is_conflict[69]));
  LUT1 #(
    .INIT(2'h2)) 
    i_580
       (.I0(1'b0),
        .O(implication_variable_ids[444]));
  LUT1 #(
    .INIT(2'h2)) 
    i_581
       (.I0(1'b0),
        .O(implication_variable_ids[443]));
  LUT1 #(
    .INIT(2'h2)) 
    i_582
       (.I0(1'b0),
        .O(implication_variable_ids[442]));
  LUT1 #(
    .INIT(2'h2)) 
    i_583
       (.I0(1'b0),
        .O(implication_variable_ids[441]));
  LUT1 #(
    .INIT(2'h2)) 
    i_584
       (.I0(1'b0),
        .O(implication_variable_ids[440]));
  LUT1 #(
    .INIT(2'h2)) 
    i_585
       (.I0(1'b0),
        .O(implication_variable_ids[439]));
  LUT1 #(
    .INIT(2'h2)) 
    i_586
       (.I0(1'b0),
        .O(implication_variable_ids[438]));
  LUT1 #(
    .INIT(2'h2)) 
    i_587
       (.I0(1'b0),
        .O(implication_variable_ids[437]));
  LUT1 #(
    .INIT(2'h2)) 
    i_588
       (.I0(1'b0),
        .O(implication_variable_ids[436]));
  LUT1 #(
    .INIT(2'h2)) 
    i_589
       (.I0(1'b0),
        .O(implication_variable_ids[435]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(is_conflict[68]));
  LUT1 #(
    .INIT(2'h2)) 
    i_590
       (.I0(1'b0),
        .O(implication_variable_ids[434]));
  LUT1 #(
    .INIT(2'h2)) 
    i_591
       (.I0(1'b0),
        .O(implication_variable_ids[433]));
  LUT1 #(
    .INIT(2'h2)) 
    i_592
       (.I0(1'b0),
        .O(implication_variable_ids[432]));
  LUT1 #(
    .INIT(2'h2)) 
    i_593
       (.I0(1'b0),
        .O(implication_variable_ids[431]));
  LUT1 #(
    .INIT(2'h2)) 
    i_594
       (.I0(1'b0),
        .O(implication_variable_ids[430]));
  LUT1 #(
    .INIT(2'h2)) 
    i_595
       (.I0(1'b0),
        .O(implication_variable_ids[429]));
  LUT1 #(
    .INIT(2'h2)) 
    i_596
       (.I0(1'b0),
        .O(implication_variable_ids[428]));
  LUT1 #(
    .INIT(2'h2)) 
    i_597
       (.I0(1'b0),
        .O(implication_variable_ids[427]));
  LUT1 #(
    .INIT(2'h2)) 
    i_598
       (.I0(1'b0),
        .O(implication_variable_ids[426]));
  LUT1 #(
    .INIT(2'h2)) 
    i_599
       (.I0(1'b0),
        .O(implication_variable_ids[425]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(is_conflict[121]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(is_conflict[67]));
  LUT1 #(
    .INIT(2'h2)) 
    i_600
       (.I0(1'b0),
        .O(implication_variable_ids[424]));
  LUT1 #(
    .INIT(2'h2)) 
    i_601
       (.I0(1'b0),
        .O(implication_variable_ids[423]));
  LUT1 #(
    .INIT(2'h2)) 
    i_602
       (.I0(1'b0),
        .O(implication_variable_ids[422]));
  LUT1 #(
    .INIT(2'h2)) 
    i_603
       (.I0(1'b0),
        .O(implication_variable_ids[421]));
  LUT1 #(
    .INIT(2'h2)) 
    i_604
       (.I0(1'b0),
        .O(implication_variable_ids[420]));
  LUT1 #(
    .INIT(2'h2)) 
    i_605
       (.I0(1'b0),
        .O(implication_variable_ids[419]));
  LUT1 #(
    .INIT(2'h2)) 
    i_606
       (.I0(1'b0),
        .O(implication_variable_ids[418]));
  LUT1 #(
    .INIT(2'h2)) 
    i_607
       (.I0(1'b0),
        .O(implication_variable_ids[417]));
  LUT1 #(
    .INIT(2'h2)) 
    i_608
       (.I0(1'b0),
        .O(implication_variable_ids[416]));
  LUT1 #(
    .INIT(2'h2)) 
    i_609
       (.I0(1'b0),
        .O(implication_variable_ids[415]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(is_conflict[66]));
  LUT1 #(
    .INIT(2'h2)) 
    i_610
       (.I0(1'b0),
        .O(implication_variable_ids[414]));
  LUT1 #(
    .INIT(2'h2)) 
    i_611
       (.I0(1'b0),
        .O(implication_variable_ids[413]));
  LUT1 #(
    .INIT(2'h2)) 
    i_612
       (.I0(1'b0),
        .O(implication_variable_ids[412]));
  LUT1 #(
    .INIT(2'h2)) 
    i_613
       (.I0(1'b0),
        .O(implication_variable_ids[411]));
  LUT1 #(
    .INIT(2'h2)) 
    i_614
       (.I0(1'b0),
        .O(implication_variable_ids[410]));
  LUT1 #(
    .INIT(2'h2)) 
    i_615
       (.I0(1'b0),
        .O(implication_variable_ids[409]));
  LUT1 #(
    .INIT(2'h2)) 
    i_616
       (.I0(1'b0),
        .O(implication_variable_ids[408]));
  LUT1 #(
    .INIT(2'h2)) 
    i_617
       (.I0(1'b0),
        .O(implication_variable_ids[407]));
  LUT1 #(
    .INIT(2'h2)) 
    i_618
       (.I0(1'b0),
        .O(implication_variable_ids[406]));
  LUT1 #(
    .INIT(2'h2)) 
    i_619
       (.I0(1'b0),
        .O(implication_variable_ids[405]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(is_conflict[65]));
  LUT1 #(
    .INIT(2'h2)) 
    i_620
       (.I0(1'b0),
        .O(implication_variable_ids[404]));
  LUT1 #(
    .INIT(2'h2)) 
    i_621
       (.I0(1'b0),
        .O(implication_variable_ids[403]));
  LUT1 #(
    .INIT(2'h2)) 
    i_622
       (.I0(1'b0),
        .O(implication_variable_ids[402]));
  LUT1 #(
    .INIT(2'h2)) 
    i_623
       (.I0(1'b0),
        .O(implication_variable_ids[401]));
  LUT1 #(
    .INIT(2'h2)) 
    i_624
       (.I0(1'b0),
        .O(implication_variable_ids[400]));
  LUT1 #(
    .INIT(2'h2)) 
    i_625
       (.I0(1'b0),
        .O(implication_variable_ids[399]));
  LUT1 #(
    .INIT(2'h2)) 
    i_626
       (.I0(1'b0),
        .O(implication_variable_ids[398]));
  LUT1 #(
    .INIT(2'h2)) 
    i_627
       (.I0(1'b0),
        .O(implication_variable_ids[397]));
  LUT1 #(
    .INIT(2'h2)) 
    i_628
       (.I0(1'b0),
        .O(implication_variable_ids[396]));
  LUT1 #(
    .INIT(2'h2)) 
    i_629
       (.I0(1'b0),
        .O(implication_variable_ids[395]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(is_conflict[64]));
  LUT1 #(
    .INIT(2'h2)) 
    i_630
       (.I0(1'b0),
        .O(implication_variable_ids[394]));
  LUT1 #(
    .INIT(2'h2)) 
    i_631
       (.I0(1'b0),
        .O(implication_variable_ids[393]));
  LUT1 #(
    .INIT(2'h2)) 
    i_632
       (.I0(1'b0),
        .O(implication_variable_ids[392]));
  LUT1 #(
    .INIT(2'h2)) 
    i_633
       (.I0(1'b0),
        .O(implication_variable_ids[391]));
  LUT1 #(
    .INIT(2'h2)) 
    i_634
       (.I0(1'b0),
        .O(implication_variable_ids[390]));
  LUT1 #(
    .INIT(2'h2)) 
    i_635
       (.I0(1'b0),
        .O(implication_variable_ids[389]));
  LUT1 #(
    .INIT(2'h2)) 
    i_636
       (.I0(1'b0),
        .O(implication_variable_ids[388]));
  LUT1 #(
    .INIT(2'h2)) 
    i_637
       (.I0(1'b0),
        .O(implication_variable_ids[387]));
  LUT1 #(
    .INIT(2'h2)) 
    i_638
       (.I0(1'b0),
        .O(implication_variable_ids[386]));
  LUT1 #(
    .INIT(2'h2)) 
    i_639
       (.I0(1'b0),
        .O(implication_variable_ids[385]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(is_conflict[63]));
  LUT1 #(
    .INIT(2'h2)) 
    i_640
       (.I0(1'b0),
        .O(implication_variable_ids[384]));
  LUT1 #(
    .INIT(2'h2)) 
    i_641
       (.I0(1'b0),
        .O(implication_variable_ids[383]));
  LUT1 #(
    .INIT(2'h2)) 
    i_642
       (.I0(1'b0),
        .O(implication_variable_ids[382]));
  LUT1 #(
    .INIT(2'h2)) 
    i_643
       (.I0(1'b0),
        .O(implication_variable_ids[381]));
  LUT1 #(
    .INIT(2'h2)) 
    i_644
       (.I0(1'b0),
        .O(implication_variable_ids[380]));
  LUT1 #(
    .INIT(2'h2)) 
    i_645
       (.I0(1'b0),
        .O(implication_variable_ids[379]));
  LUT1 #(
    .INIT(2'h2)) 
    i_646
       (.I0(1'b0),
        .O(implication_variable_ids[378]));
  LUT1 #(
    .INIT(2'h2)) 
    i_647
       (.I0(1'b0),
        .O(implication_variable_ids[377]));
  LUT1 #(
    .INIT(2'h2)) 
    i_648
       (.I0(1'b0),
        .O(implication_variable_ids[376]));
  LUT1 #(
    .INIT(2'h2)) 
    i_649
       (.I0(1'b0),
        .O(implication_variable_ids[375]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(is_conflict[62]));
  LUT1 #(
    .INIT(2'h2)) 
    i_650
       (.I0(1'b0),
        .O(implication_variable_ids[374]));
  LUT1 #(
    .INIT(2'h2)) 
    i_651
       (.I0(1'b0),
        .O(implication_variable_ids[373]));
  LUT1 #(
    .INIT(2'h2)) 
    i_652
       (.I0(1'b0),
        .O(implication_variable_ids[372]));
  LUT1 #(
    .INIT(2'h2)) 
    i_653
       (.I0(1'b0),
        .O(implication_variable_ids[371]));
  LUT1 #(
    .INIT(2'h2)) 
    i_654
       (.I0(1'b0),
        .O(implication_variable_ids[370]));
  LUT1 #(
    .INIT(2'h2)) 
    i_655
       (.I0(1'b0),
        .O(implication_variable_ids[369]));
  LUT1 #(
    .INIT(2'h2)) 
    i_656
       (.I0(1'b0),
        .O(implication_variable_ids[368]));
  LUT1 #(
    .INIT(2'h2)) 
    i_657
       (.I0(1'b0),
        .O(implication_variable_ids[367]));
  LUT1 #(
    .INIT(2'h2)) 
    i_658
       (.I0(1'b0),
        .O(implication_variable_ids[366]));
  LUT1 #(
    .INIT(2'h2)) 
    i_659
       (.I0(1'b0),
        .O(implication_variable_ids[365]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(is_conflict[61]));
  LUT1 #(
    .INIT(2'h2)) 
    i_660
       (.I0(1'b0),
        .O(implication_variable_ids[364]));
  LUT1 #(
    .INIT(2'h2)) 
    i_661
       (.I0(1'b0),
        .O(implication_variable_ids[363]));
  LUT1 #(
    .INIT(2'h2)) 
    i_662
       (.I0(1'b0),
        .O(implication_variable_ids[362]));
  LUT1 #(
    .INIT(2'h2)) 
    i_663
       (.I0(1'b0),
        .O(implication_variable_ids[361]));
  LUT1 #(
    .INIT(2'h2)) 
    i_664
       (.I0(1'b0),
        .O(implication_variable_ids[360]));
  LUT1 #(
    .INIT(2'h2)) 
    i_665
       (.I0(1'b0),
        .O(implication_variable_ids[359]));
  LUT1 #(
    .INIT(2'h2)) 
    i_666
       (.I0(1'b0),
        .O(implication_variable_ids[358]));
  LUT1 #(
    .INIT(2'h2)) 
    i_667
       (.I0(1'b0),
        .O(implication_variable_ids[357]));
  LUT1 #(
    .INIT(2'h2)) 
    i_668
       (.I0(1'b0),
        .O(implication_variable_ids[356]));
  LUT1 #(
    .INIT(2'h2)) 
    i_669
       (.I0(1'b0),
        .O(implication_variable_ids[355]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(is_conflict[60]));
  LUT1 #(
    .INIT(2'h2)) 
    i_670
       (.I0(1'b0),
        .O(implication_variable_ids[354]));
  LUT1 #(
    .INIT(2'h2)) 
    i_671
       (.I0(1'b0),
        .O(implication_variable_ids[353]));
  LUT1 #(
    .INIT(2'h2)) 
    i_672
       (.I0(1'b0),
        .O(implication_variable_ids[352]));
  LUT1 #(
    .INIT(2'h2)) 
    i_673
       (.I0(1'b0),
        .O(implication_variable_ids[351]));
  LUT1 #(
    .INIT(2'h2)) 
    i_674
       (.I0(1'b0),
        .O(implication_variable_ids[350]));
  LUT1 #(
    .INIT(2'h2)) 
    i_675
       (.I0(1'b0),
        .O(implication_variable_ids[349]));
  LUT1 #(
    .INIT(2'h2)) 
    i_676
       (.I0(1'b0),
        .O(implication_variable_ids[348]));
  LUT1 #(
    .INIT(2'h2)) 
    i_677
       (.I0(1'b0),
        .O(implication_variable_ids[347]));
  LUT1 #(
    .INIT(2'h2)) 
    i_678
       (.I0(1'b0),
        .O(implication_variable_ids[346]));
  LUT1 #(
    .INIT(2'h2)) 
    i_679
       (.I0(1'b0),
        .O(implication_variable_ids[345]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(is_conflict[59]));
  LUT1 #(
    .INIT(2'h2)) 
    i_680
       (.I0(1'b0),
        .O(implication_variable_ids[344]));
  LUT1 #(
    .INIT(2'h2)) 
    i_681
       (.I0(1'b0),
        .O(implication_variable_ids[343]));
  LUT1 #(
    .INIT(2'h2)) 
    i_682
       (.I0(1'b0),
        .O(implication_variable_ids[342]));
  LUT1 #(
    .INIT(2'h2)) 
    i_683
       (.I0(1'b0),
        .O(implication_variable_ids[341]));
  LUT1 #(
    .INIT(2'h2)) 
    i_684
       (.I0(1'b0),
        .O(implication_variable_ids[340]));
  LUT1 #(
    .INIT(2'h2)) 
    i_685
       (.I0(1'b0),
        .O(implication_variable_ids[339]));
  LUT1 #(
    .INIT(2'h2)) 
    i_686
       (.I0(1'b0),
        .O(implication_variable_ids[338]));
  LUT1 #(
    .INIT(2'h2)) 
    i_687
       (.I0(1'b0),
        .O(implication_variable_ids[337]));
  LUT1 #(
    .INIT(2'h2)) 
    i_688
       (.I0(1'b0),
        .O(implication_variable_ids[336]));
  LUT1 #(
    .INIT(2'h2)) 
    i_689
       (.I0(1'b0),
        .O(implication_variable_ids[335]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(is_conflict[58]));
  LUT1 #(
    .INIT(2'h2)) 
    i_690
       (.I0(1'b0),
        .O(implication_variable_ids[334]));
  LUT1 #(
    .INIT(2'h2)) 
    i_691
       (.I0(1'b0),
        .O(implication_variable_ids[333]));
  LUT1 #(
    .INIT(2'h2)) 
    i_692
       (.I0(1'b0),
        .O(implication_variable_ids[332]));
  LUT1 #(
    .INIT(2'h2)) 
    i_693
       (.I0(1'b0),
        .O(implication_variable_ids[331]));
  LUT1 #(
    .INIT(2'h2)) 
    i_694
       (.I0(1'b0),
        .O(implication_variable_ids[330]));
  LUT1 #(
    .INIT(2'h2)) 
    i_695
       (.I0(1'b0),
        .O(implication_variable_ids[329]));
  LUT1 #(
    .INIT(2'h2)) 
    i_696
       (.I0(1'b0),
        .O(implication_variable_ids[328]));
  LUT1 #(
    .INIT(2'h2)) 
    i_697
       (.I0(1'b0),
        .O(implication_variable_ids[327]));
  LUT1 #(
    .INIT(2'h2)) 
    i_698
       (.I0(1'b0),
        .O(implication_variable_ids[326]));
  LUT1 #(
    .INIT(2'h2)) 
    i_699
       (.I0(1'b0),
        .O(implication_variable_ids[325]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(is_conflict[120]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(is_conflict[57]));
  LUT1 #(
    .INIT(2'h2)) 
    i_700
       (.I0(1'b0),
        .O(implication_variable_ids[324]));
  LUT1 #(
    .INIT(2'h2)) 
    i_701
       (.I0(1'b0),
        .O(implication_variable_ids[323]));
  LUT1 #(
    .INIT(2'h2)) 
    i_702
       (.I0(1'b0),
        .O(implication_variable_ids[322]));
  LUT1 #(
    .INIT(2'h2)) 
    i_703
       (.I0(1'b0),
        .O(implication_variable_ids[321]));
  LUT1 #(
    .INIT(2'h2)) 
    i_704
       (.I0(1'b0),
        .O(implication_variable_ids[320]));
  LUT1 #(
    .INIT(2'h2)) 
    i_705
       (.I0(1'b0),
        .O(implication_variable_ids[319]));
  LUT1 #(
    .INIT(2'h2)) 
    i_706
       (.I0(1'b0),
        .O(implication_variable_ids[318]));
  LUT1 #(
    .INIT(2'h2)) 
    i_707
       (.I0(1'b0),
        .O(implication_variable_ids[317]));
  LUT1 #(
    .INIT(2'h2)) 
    i_708
       (.I0(1'b0),
        .O(implication_variable_ids[316]));
  LUT1 #(
    .INIT(2'h2)) 
    i_709
       (.I0(1'b0),
        .O(implication_variable_ids[315]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(is_conflict[56]));
  LUT1 #(
    .INIT(2'h2)) 
    i_710
       (.I0(1'b0),
        .O(implication_variable_ids[314]));
  LUT1 #(
    .INIT(2'h2)) 
    i_711
       (.I0(1'b0),
        .O(implication_variable_ids[313]));
  LUT1 #(
    .INIT(2'h2)) 
    i_712
       (.I0(1'b0),
        .O(implication_variable_ids[312]));
  LUT1 #(
    .INIT(2'h2)) 
    i_713
       (.I0(1'b0),
        .O(implication_variable_ids[311]));
  LUT1 #(
    .INIT(2'h2)) 
    i_714
       (.I0(1'b0),
        .O(implication_variable_ids[310]));
  LUT1 #(
    .INIT(2'h2)) 
    i_715
       (.I0(1'b0),
        .O(implication_variable_ids[309]));
  LUT1 #(
    .INIT(2'h2)) 
    i_716
       (.I0(1'b0),
        .O(implication_variable_ids[308]));
  LUT1 #(
    .INIT(2'h2)) 
    i_717
       (.I0(1'b0),
        .O(implication_variable_ids[307]));
  LUT1 #(
    .INIT(2'h2)) 
    i_718
       (.I0(1'b0),
        .O(implication_variable_ids[306]));
  LUT1 #(
    .INIT(2'h2)) 
    i_719
       (.I0(1'b0),
        .O(implication_variable_ids[305]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(is_conflict[55]));
  LUT1 #(
    .INIT(2'h2)) 
    i_720
       (.I0(1'b0),
        .O(implication_variable_ids[304]));
  LUT1 #(
    .INIT(2'h2)) 
    i_721
       (.I0(1'b0),
        .O(implication_variable_ids[303]));
  LUT1 #(
    .INIT(2'h2)) 
    i_722
       (.I0(1'b0),
        .O(implication_variable_ids[302]));
  LUT1 #(
    .INIT(2'h2)) 
    i_723
       (.I0(1'b0),
        .O(implication_variable_ids[301]));
  LUT1 #(
    .INIT(2'h2)) 
    i_724
       (.I0(1'b0),
        .O(implication_variable_ids[300]));
  LUT1 #(
    .INIT(2'h2)) 
    i_725
       (.I0(1'b0),
        .O(implication_variable_ids[299]));
  LUT1 #(
    .INIT(2'h2)) 
    i_726
       (.I0(1'b0),
        .O(implication_variable_ids[298]));
  LUT1 #(
    .INIT(2'h2)) 
    i_727
       (.I0(1'b0),
        .O(implication_variable_ids[297]));
  LUT1 #(
    .INIT(2'h2)) 
    i_728
       (.I0(1'b0),
        .O(implication_variable_ids[296]));
  LUT1 #(
    .INIT(2'h2)) 
    i_729
       (.I0(1'b0),
        .O(implication_variable_ids[295]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(is_conflict[54]));
  LUT1 #(
    .INIT(2'h2)) 
    i_730
       (.I0(1'b0),
        .O(implication_variable_ids[294]));
  LUT1 #(
    .INIT(2'h2)) 
    i_731
       (.I0(1'b0),
        .O(implication_variable_ids[293]));
  LUT1 #(
    .INIT(2'h2)) 
    i_732
       (.I0(1'b0),
        .O(implication_variable_ids[292]));
  LUT1 #(
    .INIT(2'h2)) 
    i_733
       (.I0(1'b0),
        .O(implication_variable_ids[291]));
  LUT1 #(
    .INIT(2'h2)) 
    i_734
       (.I0(1'b0),
        .O(implication_variable_ids[290]));
  LUT1 #(
    .INIT(2'h2)) 
    i_735
       (.I0(1'b0),
        .O(implication_variable_ids[289]));
  LUT1 #(
    .INIT(2'h2)) 
    i_736
       (.I0(1'b0),
        .O(implication_variable_ids[288]));
  LUT1 #(
    .INIT(2'h2)) 
    i_737
       (.I0(1'b0),
        .O(implication_variable_ids[287]));
  LUT1 #(
    .INIT(2'h2)) 
    i_738
       (.I0(1'b0),
        .O(implication_variable_ids[286]));
  LUT1 #(
    .INIT(2'h2)) 
    i_739
       (.I0(1'b0),
        .O(implication_variable_ids[285]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(is_conflict[53]));
  LUT1 #(
    .INIT(2'h2)) 
    i_740
       (.I0(1'b0),
        .O(implication_variable_ids[284]));
  LUT1 #(
    .INIT(2'h2)) 
    i_741
       (.I0(1'b0),
        .O(implication_variable_ids[283]));
  LUT1 #(
    .INIT(2'h2)) 
    i_742
       (.I0(1'b0),
        .O(implication_variable_ids[282]));
  LUT1 #(
    .INIT(2'h2)) 
    i_743
       (.I0(1'b0),
        .O(implication_variable_ids[281]));
  LUT1 #(
    .INIT(2'h2)) 
    i_744
       (.I0(1'b0),
        .O(implication_variable_ids[280]));
  LUT1 #(
    .INIT(2'h2)) 
    i_745
       (.I0(1'b0),
        .O(implication_variable_ids[279]));
  LUT1 #(
    .INIT(2'h2)) 
    i_746
       (.I0(1'b0),
        .O(implication_variable_ids[278]));
  LUT1 #(
    .INIT(2'h2)) 
    i_747
       (.I0(1'b0),
        .O(implication_variable_ids[277]));
  LUT1 #(
    .INIT(2'h2)) 
    i_748
       (.I0(1'b0),
        .O(implication_variable_ids[276]));
  LUT1 #(
    .INIT(2'h2)) 
    i_749
       (.I0(1'b0),
        .O(implication_variable_ids[275]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(is_conflict[52]));
  LUT1 #(
    .INIT(2'h2)) 
    i_750
       (.I0(1'b0),
        .O(implication_variable_ids[274]));
  LUT1 #(
    .INIT(2'h2)) 
    i_751
       (.I0(1'b0),
        .O(implication_variable_ids[273]));
  LUT1 #(
    .INIT(2'h2)) 
    i_752
       (.I0(1'b0),
        .O(implication_variable_ids[272]));
  LUT1 #(
    .INIT(2'h2)) 
    i_753
       (.I0(1'b0),
        .O(implication_variable_ids[271]));
  LUT1 #(
    .INIT(2'h2)) 
    i_754
       (.I0(1'b0),
        .O(implication_variable_ids[270]));
  LUT1 #(
    .INIT(2'h2)) 
    i_755
       (.I0(1'b0),
        .O(implication_variable_ids[269]));
  LUT1 #(
    .INIT(2'h2)) 
    i_756
       (.I0(1'b0),
        .O(implication_variable_ids[268]));
  LUT1 #(
    .INIT(2'h2)) 
    i_757
       (.I0(1'b0),
        .O(implication_variable_ids[267]));
  LUT1 #(
    .INIT(2'h2)) 
    i_758
       (.I0(1'b0),
        .O(implication_variable_ids[266]));
  LUT1 #(
    .INIT(2'h2)) 
    i_759
       (.I0(1'b0),
        .O(implication_variable_ids[265]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(is_conflict[51]));
  LUT1 #(
    .INIT(2'h2)) 
    i_760
       (.I0(1'b0),
        .O(implication_variable_ids[264]));
  LUT1 #(
    .INIT(2'h2)) 
    i_761
       (.I0(1'b0),
        .O(implication_variable_ids[263]));
  LUT1 #(
    .INIT(2'h2)) 
    i_762
       (.I0(1'b0),
        .O(implication_variable_ids[262]));
  LUT1 #(
    .INIT(2'h2)) 
    i_763
       (.I0(1'b0),
        .O(implication_variable_ids[261]));
  LUT1 #(
    .INIT(2'h2)) 
    i_764
       (.I0(1'b0),
        .O(implication_variable_ids[260]));
  LUT1 #(
    .INIT(2'h2)) 
    i_765
       (.I0(1'b0),
        .O(implication_variable_ids[259]));
  LUT1 #(
    .INIT(2'h2)) 
    i_766
       (.I0(1'b0),
        .O(implication_variable_ids[258]));
  LUT1 #(
    .INIT(2'h2)) 
    i_767
       (.I0(1'b0),
        .O(implication_variable_ids[257]));
  LUT1 #(
    .INIT(2'h2)) 
    i_768
       (.I0(1'b0),
        .O(implication_variable_ids[256]));
  LUT1 #(
    .INIT(2'h2)) 
    i_769
       (.I0(1'b0),
        .O(implication_variable_ids[255]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(is_conflict[50]));
  LUT1 #(
    .INIT(2'h2)) 
    i_770
       (.I0(1'b0),
        .O(implication_variable_ids[254]));
  LUT1 #(
    .INIT(2'h2)) 
    i_771
       (.I0(1'b0),
        .O(implication_variable_ids[253]));
  LUT1 #(
    .INIT(2'h2)) 
    i_772
       (.I0(1'b0),
        .O(implication_variable_ids[252]));
  LUT1 #(
    .INIT(2'h2)) 
    i_773
       (.I0(1'b0),
        .O(implication_variable_ids[251]));
  LUT1 #(
    .INIT(2'h2)) 
    i_774
       (.I0(1'b0),
        .O(implication_variable_ids[250]));
  LUT1 #(
    .INIT(2'h2)) 
    i_775
       (.I0(1'b0),
        .O(implication_variable_ids[249]));
  LUT1 #(
    .INIT(2'h2)) 
    i_776
       (.I0(1'b0),
        .O(implication_variable_ids[248]));
  LUT1 #(
    .INIT(2'h2)) 
    i_777
       (.I0(1'b0),
        .O(implication_variable_ids[247]));
  LUT1 #(
    .INIT(2'h2)) 
    i_778
       (.I0(1'b0),
        .O(implication_variable_ids[246]));
  LUT1 #(
    .INIT(2'h2)) 
    i_779
       (.I0(1'b0),
        .O(implication_variable_ids[245]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(is_conflict[49]));
  LUT1 #(
    .INIT(2'h2)) 
    i_780
       (.I0(1'b0),
        .O(implication_variable_ids[244]));
  LUT1 #(
    .INIT(2'h2)) 
    i_781
       (.I0(1'b0),
        .O(implication_variable_ids[243]));
  LUT1 #(
    .INIT(2'h2)) 
    i_782
       (.I0(1'b0),
        .O(implication_variable_ids[242]));
  LUT1 #(
    .INIT(2'h2)) 
    i_783
       (.I0(1'b0),
        .O(implication_variable_ids[241]));
  LUT1 #(
    .INIT(2'h2)) 
    i_784
       (.I0(1'b0),
        .O(implication_variable_ids[240]));
  LUT1 #(
    .INIT(2'h2)) 
    i_785
       (.I0(1'b0),
        .O(implication_variable_ids[239]));
  LUT1 #(
    .INIT(2'h2)) 
    i_786
       (.I0(1'b0),
        .O(implication_variable_ids[238]));
  LUT1 #(
    .INIT(2'h2)) 
    i_787
       (.I0(1'b0),
        .O(implication_variable_ids[237]));
  LUT1 #(
    .INIT(2'h2)) 
    i_788
       (.I0(1'b0),
        .O(implication_variable_ids[236]));
  LUT1 #(
    .INIT(2'h2)) 
    i_789
       (.I0(1'b0),
        .O(implication_variable_ids[235]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(is_conflict[48]));
  LUT1 #(
    .INIT(2'h2)) 
    i_790
       (.I0(1'b0),
        .O(implication_variable_ids[234]));
  LUT1 #(
    .INIT(2'h2)) 
    i_791
       (.I0(1'b0),
        .O(implication_variable_ids[233]));
  LUT1 #(
    .INIT(2'h2)) 
    i_792
       (.I0(1'b0),
        .O(implication_variable_ids[232]));
  LUT1 #(
    .INIT(2'h2)) 
    i_793
       (.I0(1'b0),
        .O(implication_variable_ids[231]));
  LUT1 #(
    .INIT(2'h2)) 
    i_794
       (.I0(1'b0),
        .O(implication_variable_ids[230]));
  LUT1 #(
    .INIT(2'h2)) 
    i_795
       (.I0(1'b0),
        .O(implication_variable_ids[229]));
  LUT1 #(
    .INIT(2'h2)) 
    i_796
       (.I0(1'b0),
        .O(implication_variable_ids[228]));
  LUT1 #(
    .INIT(2'h2)) 
    i_797
       (.I0(1'b0),
        .O(implication_variable_ids[227]));
  LUT1 #(
    .INIT(2'h2)) 
    i_798
       (.I0(1'b0),
        .O(implication_variable_ids[226]));
  LUT1 #(
    .INIT(2'h2)) 
    i_799
       (.I0(1'b0),
        .O(implication_variable_ids[225]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(is_conflict[119]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(is_conflict[47]));
  LUT1 #(
    .INIT(2'h2)) 
    i_800
       (.I0(1'b0),
        .O(implication_variable_ids[224]));
  LUT1 #(
    .INIT(2'h2)) 
    i_801
       (.I0(1'b0),
        .O(implication_variable_ids[223]));
  LUT1 #(
    .INIT(2'h2)) 
    i_802
       (.I0(1'b0),
        .O(implication_variable_ids[222]));
  LUT1 #(
    .INIT(2'h2)) 
    i_803
       (.I0(1'b0),
        .O(implication_variable_ids[221]));
  LUT1 #(
    .INIT(2'h2)) 
    i_804
       (.I0(1'b0),
        .O(implication_variable_ids[220]));
  LUT1 #(
    .INIT(2'h2)) 
    i_805
       (.I0(1'b0),
        .O(implication_variable_ids[219]));
  LUT1 #(
    .INIT(2'h2)) 
    i_806
       (.I0(1'b0),
        .O(implication_variable_ids[218]));
  LUT1 #(
    .INIT(2'h2)) 
    i_807
       (.I0(1'b0),
        .O(implication_variable_ids[217]));
  LUT1 #(
    .INIT(2'h2)) 
    i_808
       (.I0(1'b0),
        .O(implication_variable_ids[216]));
  LUT1 #(
    .INIT(2'h2)) 
    i_809
       (.I0(1'b0),
        .O(implication_variable_ids[215]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(is_conflict[46]));
  LUT1 #(
    .INIT(2'h2)) 
    i_810
       (.I0(1'b0),
        .O(implication_variable_ids[214]));
  LUT1 #(
    .INIT(2'h2)) 
    i_811
       (.I0(1'b0),
        .O(implication_variable_ids[213]));
  LUT1 #(
    .INIT(2'h2)) 
    i_812
       (.I0(1'b0),
        .O(implication_variable_ids[212]));
  LUT1 #(
    .INIT(2'h2)) 
    i_813
       (.I0(1'b0),
        .O(implication_variable_ids[211]));
  LUT1 #(
    .INIT(2'h2)) 
    i_814
       (.I0(1'b0),
        .O(implication_variable_ids[210]));
  LUT1 #(
    .INIT(2'h2)) 
    i_815
       (.I0(1'b0),
        .O(implication_variable_ids[209]));
  LUT1 #(
    .INIT(2'h2)) 
    i_816
       (.I0(1'b0),
        .O(implication_variable_ids[208]));
  LUT1 #(
    .INIT(2'h2)) 
    i_817
       (.I0(1'b0),
        .O(implication_variable_ids[207]));
  LUT1 #(
    .INIT(2'h2)) 
    i_818
       (.I0(1'b0),
        .O(implication_variable_ids[206]));
  LUT1 #(
    .INIT(2'h2)) 
    i_819
       (.I0(1'b0),
        .O(implication_variable_ids[205]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(is_conflict[45]));
  LUT1 #(
    .INIT(2'h2)) 
    i_820
       (.I0(1'b0),
        .O(implication_variable_ids[204]));
  LUT1 #(
    .INIT(2'h2)) 
    i_821
       (.I0(1'b0),
        .O(implication_variable_ids[203]));
  LUT1 #(
    .INIT(2'h2)) 
    i_822
       (.I0(1'b0),
        .O(implication_variable_ids[202]));
  LUT1 #(
    .INIT(2'h2)) 
    i_823
       (.I0(1'b0),
        .O(implication_variable_ids[201]));
  LUT1 #(
    .INIT(2'h2)) 
    i_824
       (.I0(1'b0),
        .O(implication_variable_ids[200]));
  LUT1 #(
    .INIT(2'h2)) 
    i_825
       (.I0(1'b0),
        .O(implication_variable_ids[199]));
  LUT1 #(
    .INIT(2'h2)) 
    i_826
       (.I0(1'b0),
        .O(implication_variable_ids[198]));
  LUT1 #(
    .INIT(2'h2)) 
    i_827
       (.I0(1'b0),
        .O(implication_variable_ids[197]));
  LUT1 #(
    .INIT(2'h2)) 
    i_828
       (.I0(1'b0),
        .O(implication_variable_ids[196]));
  LUT1 #(
    .INIT(2'h2)) 
    i_829
       (.I0(1'b0),
        .O(implication_variable_ids[195]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(is_conflict[44]));
  LUT1 #(
    .INIT(2'h2)) 
    i_830
       (.I0(1'b0),
        .O(implication_variable_ids[194]));
  LUT1 #(
    .INIT(2'h2)) 
    i_831
       (.I0(1'b0),
        .O(implication_variable_ids[193]));
  LUT1 #(
    .INIT(2'h2)) 
    i_832
       (.I0(1'b0),
        .O(implication_variable_ids[192]));
  LUT1 #(
    .INIT(2'h2)) 
    i_833
       (.I0(1'b0),
        .O(implication_variable_ids[191]));
  LUT1 #(
    .INIT(2'h2)) 
    i_834
       (.I0(1'b0),
        .O(implication_variable_ids[190]));
  LUT1 #(
    .INIT(2'h2)) 
    i_835
       (.I0(1'b0),
        .O(implication_variable_ids[189]));
  LUT1 #(
    .INIT(2'h2)) 
    i_836
       (.I0(1'b0),
        .O(implication_variable_ids[188]));
  LUT1 #(
    .INIT(2'h2)) 
    i_837
       (.I0(1'b0),
        .O(implication_variable_ids[187]));
  LUT1 #(
    .INIT(2'h2)) 
    i_838
       (.I0(1'b0),
        .O(implication_variable_ids[186]));
  LUT1 #(
    .INIT(2'h2)) 
    i_839
       (.I0(1'b0),
        .O(implication_variable_ids[185]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(is_conflict[43]));
  LUT1 #(
    .INIT(2'h2)) 
    i_840
       (.I0(1'b0),
        .O(implication_variable_ids[184]));
  LUT1 #(
    .INIT(2'h2)) 
    i_841
       (.I0(1'b0),
        .O(implication_variable_ids[183]));
  LUT1 #(
    .INIT(2'h2)) 
    i_842
       (.I0(1'b0),
        .O(implication_variable_ids[182]));
  LUT1 #(
    .INIT(2'h2)) 
    i_843
       (.I0(1'b0),
        .O(implication_variable_ids[181]));
  LUT1 #(
    .INIT(2'h2)) 
    i_844
       (.I0(1'b0),
        .O(implication_variable_ids[180]));
  LUT1 #(
    .INIT(2'h2)) 
    i_845
       (.I0(1'b0),
        .O(implication_variable_ids[179]));
  LUT1 #(
    .INIT(2'h2)) 
    i_846
       (.I0(1'b0),
        .O(implication_variable_ids[178]));
  LUT1 #(
    .INIT(2'h2)) 
    i_847
       (.I0(1'b0),
        .O(implication_variable_ids[177]));
  LUT1 #(
    .INIT(2'h2)) 
    i_848
       (.I0(1'b0),
        .O(implication_variable_ids[176]));
  LUT1 #(
    .INIT(2'h2)) 
    i_849
       (.I0(1'b0),
        .O(implication_variable_ids[175]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(is_conflict[42]));
  LUT1 #(
    .INIT(2'h2)) 
    i_850
       (.I0(1'b0),
        .O(implication_variable_ids[174]));
  LUT1 #(
    .INIT(2'h2)) 
    i_851
       (.I0(1'b0),
        .O(implication_variable_ids[173]));
  LUT1 #(
    .INIT(2'h2)) 
    i_852
       (.I0(1'b0),
        .O(implication_variable_ids[172]));
  LUT1 #(
    .INIT(2'h2)) 
    i_853
       (.I0(1'b0),
        .O(implication_variable_ids[171]));
  LUT1 #(
    .INIT(2'h2)) 
    i_854
       (.I0(1'b0),
        .O(implication_variable_ids[170]));
  LUT1 #(
    .INIT(2'h2)) 
    i_855
       (.I0(1'b0),
        .O(implication_variable_ids[169]));
  LUT1 #(
    .INIT(2'h2)) 
    i_856
       (.I0(1'b0),
        .O(implication_variable_ids[168]));
  LUT1 #(
    .INIT(2'h2)) 
    i_857
       (.I0(1'b0),
        .O(implication_variable_ids[167]));
  LUT1 #(
    .INIT(2'h2)) 
    i_858
       (.I0(1'b0),
        .O(implication_variable_ids[166]));
  LUT1 #(
    .INIT(2'h2)) 
    i_859
       (.I0(1'b0),
        .O(implication_variable_ids[165]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(is_conflict[41]));
  LUT1 #(
    .INIT(2'h2)) 
    i_860
       (.I0(1'b0),
        .O(implication_variable_ids[164]));
  LUT1 #(
    .INIT(2'h2)) 
    i_861
       (.I0(1'b0),
        .O(implication_variable_ids[163]));
  LUT1 #(
    .INIT(2'h2)) 
    i_862
       (.I0(1'b0),
        .O(implication_variable_ids[162]));
  LUT1 #(
    .INIT(2'h2)) 
    i_863
       (.I0(1'b0),
        .O(implication_variable_ids[161]));
  LUT1 #(
    .INIT(2'h2)) 
    i_864
       (.I0(1'b0),
        .O(implication_variable_ids[160]));
  LUT1 #(
    .INIT(2'h2)) 
    i_865
       (.I0(1'b0),
        .O(implication_variable_ids[159]));
  LUT1 #(
    .INIT(2'h2)) 
    i_866
       (.I0(1'b0),
        .O(implication_variable_ids[158]));
  LUT1 #(
    .INIT(2'h2)) 
    i_867
       (.I0(1'b0),
        .O(implication_variable_ids[157]));
  LUT1 #(
    .INIT(2'h2)) 
    i_868
       (.I0(1'b0),
        .O(implication_variable_ids[156]));
  LUT1 #(
    .INIT(2'h2)) 
    i_869
       (.I0(1'b0),
        .O(implication_variable_ids[155]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(is_conflict[40]));
  LUT1 #(
    .INIT(2'h2)) 
    i_870
       (.I0(1'b0),
        .O(implication_variable_ids[154]));
  LUT1 #(
    .INIT(2'h2)) 
    i_871
       (.I0(1'b0),
        .O(implication_variable_ids[153]));
  LUT1 #(
    .INIT(2'h2)) 
    i_872
       (.I0(1'b0),
        .O(implication_variable_ids[152]));
  LUT1 #(
    .INIT(2'h2)) 
    i_873
       (.I0(1'b0),
        .O(implication_variable_ids[151]));
  LUT1 #(
    .INIT(2'h2)) 
    i_874
       (.I0(1'b0),
        .O(implication_variable_ids[150]));
  LUT1 #(
    .INIT(2'h2)) 
    i_875
       (.I0(1'b0),
        .O(implication_variable_ids[149]));
  LUT1 #(
    .INIT(2'h2)) 
    i_876
       (.I0(1'b0),
        .O(implication_variable_ids[148]));
  LUT1 #(
    .INIT(2'h2)) 
    i_877
       (.I0(1'b0),
        .O(implication_variable_ids[147]));
  LUT1 #(
    .INIT(2'h2)) 
    i_878
       (.I0(1'b0),
        .O(implication_variable_ids[146]));
  LUT1 #(
    .INIT(2'h2)) 
    i_879
       (.I0(1'b0),
        .O(implication_variable_ids[145]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(is_conflict[39]));
  LUT1 #(
    .INIT(2'h2)) 
    i_880
       (.I0(1'b0),
        .O(implication_variable_ids[144]));
  LUT1 #(
    .INIT(2'h2)) 
    i_881
       (.I0(1'b0),
        .O(implication_variable_ids[143]));
  LUT1 #(
    .INIT(2'h2)) 
    i_882
       (.I0(1'b0),
        .O(implication_variable_ids[142]));
  LUT1 #(
    .INIT(2'h2)) 
    i_883
       (.I0(1'b0),
        .O(implication_variable_ids[141]));
  LUT1 #(
    .INIT(2'h2)) 
    i_884
       (.I0(1'b0),
        .O(implication_variable_ids[140]));
  LUT1 #(
    .INIT(2'h2)) 
    i_885
       (.I0(1'b0),
        .O(implication_variable_ids[139]));
  LUT1 #(
    .INIT(2'h2)) 
    i_886
       (.I0(1'b0),
        .O(implication_variable_ids[138]));
  LUT1 #(
    .INIT(2'h2)) 
    i_887
       (.I0(1'b0),
        .O(implication_variable_ids[137]));
  LUT1 #(
    .INIT(2'h2)) 
    i_888
       (.I0(1'b0),
        .O(implication_variable_ids[136]));
  LUT1 #(
    .INIT(2'h2)) 
    i_889
       (.I0(1'b0),
        .O(implication_variable_ids[135]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(is_conflict[38]));
  LUT1 #(
    .INIT(2'h2)) 
    i_890
       (.I0(1'b0),
        .O(implication_variable_ids[134]));
  LUT1 #(
    .INIT(2'h2)) 
    i_891
       (.I0(1'b0),
        .O(implication_variable_ids[133]));
  LUT1 #(
    .INIT(2'h2)) 
    i_892
       (.I0(1'b0),
        .O(implication_variable_ids[132]));
  LUT1 #(
    .INIT(2'h2)) 
    i_893
       (.I0(1'b0),
        .O(implication_variable_ids[131]));
  LUT1 #(
    .INIT(2'h2)) 
    i_894
       (.I0(1'b0),
        .O(implication_variable_ids[130]));
  LUT1 #(
    .INIT(2'h2)) 
    i_895
       (.I0(1'b0),
        .O(implication_variable_ids[129]));
  LUT1 #(
    .INIT(2'h2)) 
    i_896
       (.I0(1'b0),
        .O(implication_variable_ids[128]));
  LUT1 #(
    .INIT(2'h2)) 
    i_897
       (.I0(1'b0),
        .O(implication_variable_ids[127]));
  LUT1 #(
    .INIT(2'h2)) 
    i_898
       (.I0(1'b0),
        .O(implication_variable_ids[126]));
  LUT1 #(
    .INIT(2'h2)) 
    i_899
       (.I0(1'b0),
        .O(implication_variable_ids[125]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(is_conflict[118]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(is_conflict[37]));
  LUT1 #(
    .INIT(2'h2)) 
    i_900
       (.I0(1'b0),
        .O(implication_variable_ids[124]));
  LUT1 #(
    .INIT(2'h2)) 
    i_901
       (.I0(1'b0),
        .O(implication_variable_ids[123]));
  LUT1 #(
    .INIT(2'h2)) 
    i_902
       (.I0(1'b0),
        .O(implication_variable_ids[122]));
  LUT1 #(
    .INIT(2'h2)) 
    i_903
       (.I0(1'b0),
        .O(implication_variable_ids[121]));
  LUT1 #(
    .INIT(2'h2)) 
    i_904
       (.I0(1'b0),
        .O(implication_variable_ids[120]));
  LUT1 #(
    .INIT(2'h2)) 
    i_905
       (.I0(1'b0),
        .O(implication_variable_ids[119]));
  LUT1 #(
    .INIT(2'h2)) 
    i_906
       (.I0(1'b0),
        .O(implication_variable_ids[118]));
  LUT1 #(
    .INIT(2'h2)) 
    i_907
       (.I0(1'b0),
        .O(implication_variable_ids[117]));
  LUT1 #(
    .INIT(2'h2)) 
    i_908
       (.I0(1'b0),
        .O(implication_variable_ids[116]));
  LUT1 #(
    .INIT(2'h2)) 
    i_909
       (.I0(1'b0),
        .O(implication_variable_ids[115]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(is_conflict[36]));
  LUT1 #(
    .INIT(2'h2)) 
    i_910
       (.I0(1'b0),
        .O(implication_variable_ids[114]));
  LUT1 #(
    .INIT(2'h2)) 
    i_911
       (.I0(1'b0),
        .O(implication_variable_ids[113]));
  LUT1 #(
    .INIT(2'h2)) 
    i_912
       (.I0(1'b0),
        .O(implication_variable_ids[112]));
  LUT1 #(
    .INIT(2'h2)) 
    i_913
       (.I0(1'b0),
        .O(implication_variable_ids[111]));
  LUT1 #(
    .INIT(2'h2)) 
    i_914
       (.I0(1'b0),
        .O(implication_variable_ids[110]));
  LUT1 #(
    .INIT(2'h2)) 
    i_915
       (.I0(1'b0),
        .O(implication_variable_ids[109]));
  LUT1 #(
    .INIT(2'h2)) 
    i_916
       (.I0(1'b0),
        .O(implication_variable_ids[108]));
  LUT1 #(
    .INIT(2'h2)) 
    i_917
       (.I0(1'b0),
        .O(implication_variable_ids[107]));
  LUT1 #(
    .INIT(2'h2)) 
    i_918
       (.I0(1'b0),
        .O(implication_variable_ids[106]));
  LUT1 #(
    .INIT(2'h2)) 
    i_919
       (.I0(1'b0),
        .O(implication_variable_ids[105]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(is_conflict[35]));
  LUT1 #(
    .INIT(2'h2)) 
    i_920
       (.I0(1'b0),
        .O(implication_variable_ids[104]));
  LUT1 #(
    .INIT(2'h2)) 
    i_921
       (.I0(1'b0),
        .O(implication_variable_ids[103]));
  LUT1 #(
    .INIT(2'h2)) 
    i_922
       (.I0(1'b0),
        .O(implication_variable_ids[102]));
  LUT1 #(
    .INIT(2'h2)) 
    i_923
       (.I0(1'b0),
        .O(implication_variable_ids[101]));
  LUT1 #(
    .INIT(2'h2)) 
    i_924
       (.I0(1'b0),
        .O(implication_variable_ids[100]));
  LUT1 #(
    .INIT(2'h2)) 
    i_925
       (.I0(1'b0),
        .O(implication_variable_ids[99]));
  LUT1 #(
    .INIT(2'h2)) 
    i_926
       (.I0(1'b0),
        .O(implication_variable_ids[98]));
  LUT1 #(
    .INIT(2'h2)) 
    i_927
       (.I0(1'b0),
        .O(implication_variable_ids[97]));
  LUT1 #(
    .INIT(2'h2)) 
    i_928
       (.I0(1'b0),
        .O(implication_variable_ids[96]));
  LUT1 #(
    .INIT(2'h2)) 
    i_929
       (.I0(1'b0),
        .O(implication_variable_ids[95]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(is_conflict[34]));
  LUT1 #(
    .INIT(2'h2)) 
    i_930
       (.I0(1'b0),
        .O(implication_variable_ids[94]));
  LUT1 #(
    .INIT(2'h2)) 
    i_931
       (.I0(1'b0),
        .O(implication_variable_ids[93]));
  LUT1 #(
    .INIT(2'h2)) 
    i_932
       (.I0(1'b0),
        .O(implication_variable_ids[92]));
  LUT1 #(
    .INIT(2'h2)) 
    i_933
       (.I0(1'b0),
        .O(implication_variable_ids[91]));
  LUT1 #(
    .INIT(2'h2)) 
    i_934
       (.I0(1'b0),
        .O(implication_variable_ids[90]));
  LUT1 #(
    .INIT(2'h2)) 
    i_935
       (.I0(1'b0),
        .O(implication_variable_ids[89]));
  LUT1 #(
    .INIT(2'h2)) 
    i_936
       (.I0(1'b0),
        .O(implication_variable_ids[88]));
  LUT1 #(
    .INIT(2'h2)) 
    i_937
       (.I0(1'b0),
        .O(implication_variable_ids[87]));
  LUT1 #(
    .INIT(2'h2)) 
    i_938
       (.I0(1'b0),
        .O(implication_variable_ids[86]));
  LUT1 #(
    .INIT(2'h2)) 
    i_939
       (.I0(1'b0),
        .O(implication_variable_ids[85]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(is_conflict[33]));
  LUT1 #(
    .INIT(2'h2)) 
    i_940
       (.I0(1'b0),
        .O(implication_variable_ids[84]));
  LUT1 #(
    .INIT(2'h2)) 
    i_941
       (.I0(1'b0),
        .O(implication_variable_ids[83]));
  LUT1 #(
    .INIT(2'h2)) 
    i_942
       (.I0(1'b0),
        .O(implication_variable_ids[82]));
  LUT1 #(
    .INIT(2'h2)) 
    i_943
       (.I0(1'b0),
        .O(implication_variable_ids[81]));
  LUT1 #(
    .INIT(2'h2)) 
    i_944
       (.I0(1'b0),
        .O(implication_variable_ids[80]));
  LUT1 #(
    .INIT(2'h2)) 
    i_945
       (.I0(1'b0),
        .O(implication_variable_ids[79]));
  LUT1 #(
    .INIT(2'h2)) 
    i_946
       (.I0(1'b0),
        .O(implication_variable_ids[78]));
  LUT1 #(
    .INIT(2'h2)) 
    i_947
       (.I0(1'b0),
        .O(implication_variable_ids[77]));
  LUT1 #(
    .INIT(2'h2)) 
    i_948
       (.I0(1'b0),
        .O(implication_variable_ids[76]));
  LUT1 #(
    .INIT(2'h2)) 
    i_949
       (.I0(1'b0),
        .O(implication_variable_ids[75]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(is_conflict[32]));
  LUT1 #(
    .INIT(2'h2)) 
    i_950
       (.I0(1'b0),
        .O(implication_variable_ids[74]));
  LUT1 #(
    .INIT(2'h2)) 
    i_951
       (.I0(1'b0),
        .O(implication_variable_ids[73]));
  LUT1 #(
    .INIT(2'h2)) 
    i_952
       (.I0(1'b0),
        .O(implication_variable_ids[72]));
  LUT1 #(
    .INIT(2'h2)) 
    i_953
       (.I0(1'b0),
        .O(implication_variable_ids[71]));
  LUT1 #(
    .INIT(2'h2)) 
    i_954
       (.I0(1'b0),
        .O(implication_variable_ids[70]));
  LUT1 #(
    .INIT(2'h2)) 
    i_955
       (.I0(1'b0),
        .O(implication_variable_ids[69]));
  LUT1 #(
    .INIT(2'h2)) 
    i_956
       (.I0(1'b0),
        .O(implication_variable_ids[68]));
  LUT1 #(
    .INIT(2'h2)) 
    i_957
       (.I0(1'b0),
        .O(implication_variable_ids[67]));
  LUT1 #(
    .INIT(2'h2)) 
    i_958
       (.I0(1'b0),
        .O(implication_variable_ids[66]));
  LUT1 #(
    .INIT(2'h2)) 
    i_959
       (.I0(1'b0),
        .O(implication_variable_ids[65]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(is_conflict[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_960
       (.I0(1'b0),
        .O(implication_variable_ids[64]));
  LUT1 #(
    .INIT(2'h2)) 
    i_961
       (.I0(1'b0),
        .O(implication_variable_ids[63]));
  LUT1 #(
    .INIT(2'h2)) 
    i_962
       (.I0(1'b0),
        .O(implication_variable_ids[62]));
  LUT1 #(
    .INIT(2'h2)) 
    i_963
       (.I0(1'b0),
        .O(implication_variable_ids[61]));
  LUT1 #(
    .INIT(2'h2)) 
    i_964
       (.I0(1'b0),
        .O(implication_variable_ids[60]));
  LUT1 #(
    .INIT(2'h2)) 
    i_965
       (.I0(1'b0),
        .O(implication_variable_ids[59]));
  LUT1 #(
    .INIT(2'h2)) 
    i_966
       (.I0(1'b0),
        .O(implication_variable_ids[58]));
  LUT1 #(
    .INIT(2'h2)) 
    i_967
       (.I0(1'b0),
        .O(implication_variable_ids[57]));
  LUT1 #(
    .INIT(2'h2)) 
    i_968
       (.I0(1'b0),
        .O(implication_variable_ids[56]));
  LUT1 #(
    .INIT(2'h2)) 
    i_969
       (.I0(1'b0),
        .O(implication_variable_ids[55]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(is_conflict[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_970
       (.I0(1'b0),
        .O(implication_variable_ids[54]));
  LUT1 #(
    .INIT(2'h2)) 
    i_971
       (.I0(1'b0),
        .O(implication_variable_ids[53]));
  LUT1 #(
    .INIT(2'h2)) 
    i_972
       (.I0(1'b0),
        .O(implication_variable_ids[52]));
  LUT1 #(
    .INIT(2'h2)) 
    i_973
       (.I0(1'b0),
        .O(implication_variable_ids[51]));
  LUT1 #(
    .INIT(2'h2)) 
    i_974
       (.I0(1'b0),
        .O(implication_variable_ids[50]));
  LUT1 #(
    .INIT(2'h2)) 
    i_975
       (.I0(1'b0),
        .O(implication_variable_ids[49]));
  LUT1 #(
    .INIT(2'h2)) 
    i_976
       (.I0(1'b0),
        .O(implication_variable_ids[48]));
  LUT1 #(
    .INIT(2'h2)) 
    i_977
       (.I0(1'b0),
        .O(implication_variable_ids[47]));
  LUT1 #(
    .INIT(2'h2)) 
    i_978
       (.I0(1'b0),
        .O(implication_variable_ids[46]));
  LUT1 #(
    .INIT(2'h2)) 
    i_979
       (.I0(1'b0),
        .O(implication_variable_ids[45]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(is_conflict[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_980
       (.I0(1'b0),
        .O(implication_variable_ids[44]));
  LUT1 #(
    .INIT(2'h2)) 
    i_981
       (.I0(1'b0),
        .O(implication_variable_ids[43]));
  LUT1 #(
    .INIT(2'h2)) 
    i_982
       (.I0(1'b0),
        .O(implication_variable_ids[42]));
  LUT1 #(
    .INIT(2'h2)) 
    i_983
       (.I0(1'b0),
        .O(implication_variable_ids[41]));
  LUT1 #(
    .INIT(2'h2)) 
    i_984
       (.I0(1'b0),
        .O(implication_variable_ids[40]));
  LUT1 #(
    .INIT(2'h2)) 
    i_985
       (.I0(1'b0),
        .O(implication_variable_ids[39]));
  LUT1 #(
    .INIT(2'h2)) 
    i_986
       (.I0(1'b0),
        .O(implication_variable_ids[38]));
  LUT1 #(
    .INIT(2'h2)) 
    i_987
       (.I0(1'b0),
        .O(implication_variable_ids[37]));
  LUT1 #(
    .INIT(2'h2)) 
    i_988
       (.I0(1'b0),
        .O(implication_variable_ids[36]));
  LUT1 #(
    .INIT(2'h2)) 
    i_989
       (.I0(1'b0),
        .O(implication_variable_ids[35]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(is_conflict[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_990
       (.I0(1'b0),
        .O(implication_variable_ids[34]));
  LUT1 #(
    .INIT(2'h2)) 
    i_991
       (.I0(1'b0),
        .O(implication_variable_ids[33]));
  LUT1 #(
    .INIT(2'h2)) 
    i_992
       (.I0(1'b0),
        .O(implication_variable_ids[32]));
  LUT1 #(
    .INIT(2'h2)) 
    i_993
       (.I0(1'b0),
        .O(implication_variable_ids[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_994
       (.I0(1'b0),
        .O(implication_variable_ids[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_995
       (.I0(1'b0),
        .O(implication_variable_ids[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_996
       (.I0(1'b0),
        .O(implication_variable_ids[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_997
       (.I0(1'b0),
        .O(implication_variable_ids[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_998
       (.I0(1'b0),
        .O(implication_variable_ids[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_999
       (.I0(1'b0),
        .O(implication_variable_ids[25]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector implicationSelector
       (.Q(\FSM_onehot_state_reg_n_0_[1] ),
        .chosen_implication_assignment(chosen_implication_assignment),
        .chosen_implication_variable_id(chosen_implication_variable_id),
        .\implication_assignment_reg[0]_i_13_0 (implication_assignments[127:0]),
        .\implication_variable_id_reg[5]_i_44_0 (is_unit),
        .in0(implication_found),
        .out(implication_variable_ids),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .state_reg_0(start_implication_finder_reg_n_0));
  LUT6 #(
    .INIT(64'h888FFFFF88880000)) 
    implication_valid_o_i_1
       (.I0(implication_found),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(implication_valid_o_i_2_n_0),
        .I4(s01_axi_aresetn),
        .I5(fifo_wr_en),
        .O(implication_valid_o_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    implication_valid_o_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(CPU_OP_Code_in[1]),
        .I2(CPU_OP_Code_in[0]),
        .O(implication_valid_o_i_2_n_0));
  FDRE implication_valid_o_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implication_valid_o_i_1_n_0),
        .Q(fifo_wr_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \output_status[0]_i_1 
       (.I0(conflict),
        .I1(all_SAT),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\output_status[0]_i_2_n_0 ),
        .I4(\output_status[2]_i_2_n_0 ),
        .I5(top_status[0]),
        .O(\output_status[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \output_status[0]_i_2 
       (.I0(clear_assignment),
        .I1(update_clause),
        .O(\output_status[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h101FFFFF10100000)) 
    \output_status[1]_i_1 
       (.I0(all_SAT),
        .I1(conflict),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\output_status[1]_i_2_n_0 ),
        .I4(s01_axi_aresetn),
        .I5(top_status[1]),
        .O(\output_status[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \output_status[1]_i_2 
       (.I0(update_clause),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(clear_assignment),
        .O(\output_status[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \output_status[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(unit),
        .I2(conflict),
        .I3(all_SAT),
        .I4(\output_status[2]_i_2_n_0 ),
        .I5(top_status[2]),
        .O(\output_status[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \output_status[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\output_status[1]_i_2_n_0 ),
        .I2(s01_axi_aresetn),
        .O(\output_status[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_status_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\output_status[0]_i_1_n_0 ),
        .Q(top_status[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_status_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\output_status[1]_i_1_n_0 ),
        .Q(top_status[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_status_reg[2] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\output_status[2]_i_1_n_0 ),
        .Q(top_status[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg0[31]_i_1 
       (.I0(op_code_read),
        .I1(s01_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg4[0]_i_1 
       (.I0(top_status[0]),
        .I1(write_to_status_reg),
        .I2(s01_axi_wdata[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[10]_i_1 
       (.I0(s01_axi_wdata[10]),
        .I1(write_to_status_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[11]_i_1 
       (.I0(s01_axi_wdata[11]),
        .I1(write_to_status_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[12]_i_1 
       (.I0(s01_axi_wdata[12]),
        .I1(write_to_status_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[13]_i_1 
       (.I0(s01_axi_wdata[13]),
        .I1(write_to_status_reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[14]_i_1 
       (.I0(s01_axi_wdata[14]),
        .I1(write_to_status_reg),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[15]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(slv_reg_wren__2),
        .O(E[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[15]_i_2 
       (.I0(s01_axi_wdata[15]),
        .I1(write_to_status_reg),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[16]_i_1 
       (.I0(s01_axi_wdata[16]),
        .I1(write_to_status_reg),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[17]_i_1 
       (.I0(s01_axi_wdata[17]),
        .I1(write_to_status_reg),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[18]_i_1 
       (.I0(s01_axi_wdata[18]),
        .I1(write_to_status_reg),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[19]_i_1 
       (.I0(s01_axi_wdata[19]),
        .I1(write_to_status_reg),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg4[1]_i_1 
       (.I0(top_status[1]),
        .I1(write_to_status_reg),
        .I2(s01_axi_wdata[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[20]_i_1 
       (.I0(s01_axi_wdata[20]),
        .I1(write_to_status_reg),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[21]_i_1 
       (.I0(s01_axi_wdata[21]),
        .I1(write_to_status_reg),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[22]_i_1 
       (.I0(s01_axi_wdata[22]),
        .I1(write_to_status_reg),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[23]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[2]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(slv_reg_wren__2),
        .O(E[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[23]_i_2 
       (.I0(s01_axi_wdata[23]),
        .I1(write_to_status_reg),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[24]_i_1 
       (.I0(s01_axi_wdata[24]),
        .I1(write_to_status_reg),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[25]_i_1 
       (.I0(s01_axi_wdata[25]),
        .I1(write_to_status_reg),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[26]_i_1 
       (.I0(s01_axi_wdata[26]),
        .I1(write_to_status_reg),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[27]_i_1 
       (.I0(s01_axi_wdata[27]),
        .I1(write_to_status_reg),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[28]_i_1 
       (.I0(s01_axi_wdata[28]),
        .I1(write_to_status_reg),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[29]_i_1 
       (.I0(s01_axi_wdata[29]),
        .I1(write_to_status_reg),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg4[2]_i_1 
       (.I0(top_status[2]),
        .I1(write_to_status_reg),
        .I2(s01_axi_wdata[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[30]_i_1 
       (.I0(s01_axi_wdata[30]),
        .I1(write_to_status_reg),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[31]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(slv_reg_wren__2),
        .O(E[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[31]_i_2 
       (.I0(s01_axi_wdata[31]),
        .I1(write_to_status_reg),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[3]_i_1 
       (.I0(s01_axi_wdata[3]),
        .I1(write_to_status_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[4]_i_1 
       (.I0(s01_axi_wdata[4]),
        .I1(write_to_status_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[5]_i_1 
       (.I0(s01_axi_wdata[5]),
        .I1(write_to_status_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[6]_i_1 
       (.I0(s01_axi_wdata[6]),
        .I1(write_to_status_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[7]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(slv_reg_wren__2),
        .O(E[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[7]_i_2 
       (.I0(s01_axi_wdata[7]),
        .I1(write_to_status_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[8]_i_1 
       (.I0(s01_axi_wdata[8]),
        .I1(write_to_status_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[9]_i_1 
       (.I0(s01_axi_wdata[9]),
        .I1(write_to_status_reg),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hC0FFFFFFC0004000)) 
    start_implication_finder_i_1
       (.I0(start_implication_finder_i_2_n_0),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(unit),
        .I3(s01_axi_aresetn),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(start_implication_finder_reg_n_0),
        .O(start_implication_finder_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    start_implication_finder_i_2
       (.I0(conflict),
        .I1(all_SAT),
        .O(start_implication_finder_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_implication_finder_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(start_implication_finder_i_1_n_0),
        .Q(start_implication_finder_reg_n_0),
        .R(1'b0));
  CARRY4 unit_inferred_i_1
       (.CI(unit_inferred_i_2_n_0),
        .CO({NLW_unit_inferred_i_1_CO_UNCONNECTED[3],unit,unit_inferred_i_1_n_2,unit_inferred_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,unit_inferred_i_3_n_0,unit_inferred_i_4_n_0,unit_inferred_i_5_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_10
       (.I0(is_unit[110]),
        .I1(is_unit[109]),
        .I2(is_unit[108]),
        .O(unit_inferred_i_10_n_0));
  CARRY4 unit_inferred_i_11
       (.CI(unit_inferred_i_16_n_0),
        .CO({unit_inferred_i_11_n_0,unit_inferred_i_11_n_1,unit_inferred_i_11_n_2,unit_inferred_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_11_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_17_n_0,unit_inferred_i_18_n_0,unit_inferred_i_19_n_0,unit_inferred_i_20_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_12
       (.I0(is_unit[107]),
        .I1(is_unit[106]),
        .I2(is_unit[105]),
        .O(unit_inferred_i_12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_13
       (.I0(is_unit[104]),
        .I1(is_unit[103]),
        .I2(is_unit[102]),
        .O(unit_inferred_i_13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_14
       (.I0(is_unit[101]),
        .I1(is_unit[100]),
        .I2(is_unit[99]),
        .O(unit_inferred_i_14_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_15
       (.I0(is_unit[98]),
        .I1(is_unit[97]),
        .I2(is_unit[96]),
        .O(unit_inferred_i_15_n_0));
  CARRY4 unit_inferred_i_16
       (.CI(unit_inferred_i_21_n_0),
        .CO({unit_inferred_i_16_n_0,unit_inferred_i_16_n_1,unit_inferred_i_16_n_2,unit_inferred_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_16_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_22_n_0,unit_inferred_i_23_n_0,unit_inferred_i_24_n_0,unit_inferred_i_25_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_17
       (.I0(is_unit[95]),
        .I1(is_unit[94]),
        .I2(is_unit[93]),
        .O(unit_inferred_i_17_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_18
       (.I0(is_unit[92]),
        .I1(is_unit[91]),
        .I2(is_unit[90]),
        .O(unit_inferred_i_18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_19
       (.I0(is_unit[89]),
        .I1(is_unit[88]),
        .I2(is_unit[87]),
        .O(unit_inferred_i_19_n_0));
  CARRY4 unit_inferred_i_2
       (.CI(unit_inferred_i_6_n_0),
        .CO({unit_inferred_i_2_n_0,unit_inferred_i_2_n_1,unit_inferred_i_2_n_2,unit_inferred_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_2_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_7_n_0,unit_inferred_i_8_n_0,unit_inferred_i_9_n_0,unit_inferred_i_10_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_20
       (.I0(is_unit[86]),
        .I1(is_unit[85]),
        .I2(is_unit[84]),
        .O(unit_inferred_i_20_n_0));
  CARRY4 unit_inferred_i_21
       (.CI(unit_inferred_i_26_n_0),
        .CO({unit_inferred_i_21_n_0,unit_inferred_i_21_n_1,unit_inferred_i_21_n_2,unit_inferred_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_21_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_27_n_0,unit_inferred_i_28_n_0,unit_inferred_i_29_n_0,unit_inferred_i_30_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_22
       (.I0(is_unit[83]),
        .I1(is_unit[82]),
        .I2(is_unit[81]),
        .O(unit_inferred_i_22_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_23
       (.I0(is_unit[80]),
        .I1(is_unit[79]),
        .I2(is_unit[78]),
        .O(unit_inferred_i_23_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_24
       (.I0(is_unit[77]),
        .I1(is_unit[76]),
        .I2(is_unit[75]),
        .O(unit_inferred_i_24_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_25
       (.I0(is_unit[74]),
        .I1(is_unit[73]),
        .I2(is_unit[72]),
        .O(unit_inferred_i_25_n_0));
  CARRY4 unit_inferred_i_26
       (.CI(unit_inferred_i_31_n_0),
        .CO({unit_inferred_i_26_n_0,unit_inferred_i_26_n_1,unit_inferred_i_26_n_2,unit_inferred_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_26_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_32_n_0,unit_inferred_i_33_n_0,unit_inferred_i_34_n_0,unit_inferred_i_35_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_27
       (.I0(is_unit[71]),
        .I1(is_unit[70]),
        .I2(is_unit[69]),
        .O(unit_inferred_i_27_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_28
       (.I0(is_unit[68]),
        .I1(is_unit[67]),
        .I2(is_unit[66]),
        .O(unit_inferred_i_28_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_29
       (.I0(is_unit[65]),
        .I1(is_unit[64]),
        .I2(is_unit[63]),
        .O(unit_inferred_i_29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    unit_inferred_i_3
       (.I0(is_unit[126]),
        .I1(is_unit[127]),
        .O(unit_inferred_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_30
       (.I0(is_unit[62]),
        .I1(is_unit[61]),
        .I2(is_unit[60]),
        .O(unit_inferred_i_30_n_0));
  CARRY4 unit_inferred_i_31
       (.CI(unit_inferred_i_36_n_0),
        .CO({unit_inferred_i_31_n_0,unit_inferred_i_31_n_1,unit_inferred_i_31_n_2,unit_inferred_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_31_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_37_n_0,unit_inferred_i_38_n_0,unit_inferred_i_39_n_0,unit_inferred_i_40_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_32
       (.I0(is_unit[59]),
        .I1(is_unit[58]),
        .I2(is_unit[57]),
        .O(unit_inferred_i_32_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_33
       (.I0(is_unit[56]),
        .I1(is_unit[55]),
        .I2(is_unit[54]),
        .O(unit_inferred_i_33_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_34
       (.I0(is_unit[53]),
        .I1(is_unit[52]),
        .I2(is_unit[51]),
        .O(unit_inferred_i_34_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_35
       (.I0(is_unit[50]),
        .I1(is_unit[49]),
        .I2(is_unit[48]),
        .O(unit_inferred_i_35_n_0));
  CARRY4 unit_inferred_i_36
       (.CI(unit_inferred_i_41_n_0),
        .CO({unit_inferred_i_36_n_0,unit_inferred_i_36_n_1,unit_inferred_i_36_n_2,unit_inferred_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_36_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_42_n_0,unit_inferred_i_43_n_0,unit_inferred_i_44_n_0,unit_inferred_i_45_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_37
       (.I0(is_unit[47]),
        .I1(is_unit[46]),
        .I2(is_unit[45]),
        .O(unit_inferred_i_37_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_38
       (.I0(is_unit[44]),
        .I1(is_unit[43]),
        .I2(is_unit[42]),
        .O(unit_inferred_i_38_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_39
       (.I0(is_unit[41]),
        .I1(is_unit[40]),
        .I2(is_unit[39]),
        .O(unit_inferred_i_39_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_4
       (.I0(is_unit[125]),
        .I1(is_unit[124]),
        .I2(is_unit[123]),
        .O(unit_inferred_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_40
       (.I0(is_unit[38]),
        .I1(is_unit[37]),
        .I2(is_unit[36]),
        .O(unit_inferred_i_40_n_0));
  CARRY4 unit_inferred_i_41
       (.CI(unit_inferred_i_46_n_0),
        .CO({unit_inferred_i_41_n_0,unit_inferred_i_41_n_1,unit_inferred_i_41_n_2,unit_inferred_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_41_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_47_n_0,unit_inferred_i_48_n_0,unit_inferred_i_49_n_0,unit_inferred_i_50_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_42
       (.I0(is_unit[35]),
        .I1(is_unit[34]),
        .I2(is_unit[33]),
        .O(unit_inferred_i_42_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_43
       (.I0(is_unit[32]),
        .I1(is_unit[31]),
        .I2(is_unit[30]),
        .O(unit_inferred_i_43_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_44
       (.I0(is_unit[29]),
        .I1(is_unit[28]),
        .I2(is_unit[27]),
        .O(unit_inferred_i_44_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_45
       (.I0(is_unit[26]),
        .I1(is_unit[25]),
        .I2(is_unit[24]),
        .O(unit_inferred_i_45_n_0));
  CARRY4 unit_inferred_i_46
       (.CI(1'b0),
        .CO({unit_inferred_i_46_n_0,unit_inferred_i_46_n_1,unit_inferred_i_46_n_2,unit_inferred_i_46_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_46_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_51_n_0,unit_inferred_i_52_n_0,unit_inferred_i_53_n_0,unit_inferred_i_54_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_47
       (.I0(is_unit[23]),
        .I1(is_unit[22]),
        .I2(is_unit[21]),
        .O(unit_inferred_i_47_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_48
       (.I0(is_unit[20]),
        .I1(is_unit[19]),
        .I2(is_unit[18]),
        .O(unit_inferred_i_48_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_49
       (.I0(is_unit[17]),
        .I1(is_unit[16]),
        .I2(is_unit[15]),
        .O(unit_inferred_i_49_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_5
       (.I0(is_unit[122]),
        .I1(is_unit[121]),
        .I2(is_unit[120]),
        .O(unit_inferred_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_50
       (.I0(is_unit[14]),
        .I1(is_unit[13]),
        .I2(is_unit[12]),
        .O(unit_inferred_i_50_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_51
       (.I0(is_unit[11]),
        .I1(is_unit[10]),
        .I2(is_unit[9]),
        .O(unit_inferred_i_51_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_52
       (.I0(is_unit[8]),
        .I1(is_unit[7]),
        .I2(is_unit[6]),
        .O(unit_inferred_i_52_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_53
       (.I0(is_unit[5]),
        .I1(is_unit[4]),
        .I2(is_unit[3]),
        .O(unit_inferred_i_53_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_54
       (.I0(is_unit[2]),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(unit_inferred_i_54_n_0));
  CARRY4 unit_inferred_i_6
       (.CI(unit_inferred_i_11_n_0),
        .CO({unit_inferred_i_6_n_0,unit_inferred_i_6_n_1,unit_inferred_i_6_n_2,unit_inferred_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_unit_inferred_i_6_O_UNCONNECTED[3:0]),
        .S({unit_inferred_i_12_n_0,unit_inferred_i_13_n_0,unit_inferred_i_14_n_0,unit_inferred_i_15_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_7
       (.I0(is_unit[119]),
        .I1(is_unit[118]),
        .I2(is_unit[117]),
        .O(unit_inferred_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_8
       (.I0(is_unit[116]),
        .I1(is_unit[115]),
        .I2(is_unit[114]),
        .O(unit_inferred_i_8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    unit_inferred_i_9
       (.I0(is_unit[113]),
        .I1(is_unit[112]),
        .I2(is_unit[111]),
        .O(unit_inferred_i_9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    update_assignment_inferred_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(update_assignment));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst
       (.I0(decision_variable_id[5]),
        .O(var_1_id_set[5]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__0
       (.I0(decision_variable_id[4]),
        .O(var_1_id_set[4]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__1
       (.I0(decision_variable_id[3]),
        .O(var_1_id_set[3]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__10
       (.I0(var_1_id_set[0]),
        .O(clause_update_variable_ids[0]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__2
       (.I0(decision_variable_id[2]),
        .O(var_1_id_set[2]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__3
       (.I0(decision_variable_id[1]),
        .O(var_1_id_set[1]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__4
       (.I0(decision_variable_id[0]),
        .O(var_1_id_set[0]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__5
       (.I0(var_1_id_set[5]),
        .O(clause_update_variable_ids[5]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__6
       (.I0(var_1_id_set[4]),
        .O(clause_update_variable_ids[4]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__7
       (.I0(var_1_id_set[3]),
        .O(clause_update_variable_ids[3]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__8
       (.I0(var_1_id_set[2]),
        .O(clause_update_variable_ids[2]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_id_set_inst__9
       (.I0(var_1_id_set[1]),
        .O(clause_update_variable_ids[1]));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_polarity_set_inst
       (.I0(decision_assignment),
        .O(var_1_polarity_set));
  LUT1 #(
    .INIT(2'h2)) 
    var_1_polarity_set_inst__0
       (.I0(var_1_polarity_set),
        .O(clause_update_variable_polarities[0]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_id_set_inst
       (.I0(var_2_id_set[5]),
        .O(clause_update_variable_ids[11]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_id_set_inst__0
       (.I0(var_2_id_set[4]),
        .O(clause_update_variable_ids[10]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_id_set_inst__1
       (.I0(var_2_id_set[3]),
        .O(clause_update_variable_ids[9]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_id_set_inst__2
       (.I0(var_2_id_set[2]),
        .O(clause_update_variable_ids[8]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_id_set_inst__3
       (.I0(var_2_id_set[1]),
        .O(clause_update_variable_ids[7]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_id_set_inst__4
       (.I0(var_2_id_set[0]),
        .O(clause_update_variable_ids[6]));
  LUT1 #(
    .INIT(2'h2)) 
    var_2_polarity_set_inst
       (.I0(var_2_polarity_set),
        .O(clause_update_variable_polarities[1]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_id_set_inst
       (.I0(var_3_id_set[5]),
        .O(clause_update_variable_ids[17]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_id_set_inst__0
       (.I0(var_3_id_set[4]),
        .O(clause_update_variable_ids[16]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_id_set_inst__1
       (.I0(var_3_id_set[3]),
        .O(clause_update_variable_ids[15]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_id_set_inst__2
       (.I0(var_3_id_set[2]),
        .O(clause_update_variable_ids[14]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_id_set_inst__3
       (.I0(var_3_id_set[1]),
        .O(clause_update_variable_ids[13]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_id_set_inst__4
       (.I0(var_3_id_set[0]),
        .O(clause_update_variable_ids[12]));
  LUT1 #(
    .INIT(2'h2)) 
    var_3_polarity_set_inst
       (.I0(var_3_polarity_set),
        .O(clause_update_variable_polarities[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    variable_id_broadcast_inferred_i_1
       (.I0(chosen_implication_variable_id[5]),
        .I1(broadcast_implication),
        .I2(decision_variable_id[5]),
        .O(variable_id_broadcast[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    variable_id_broadcast_inferred_i_2
       (.I0(chosen_implication_variable_id[4]),
        .I1(broadcast_implication),
        .I2(decision_variable_id[4]),
        .O(variable_id_broadcast[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    variable_id_broadcast_inferred_i_3
       (.I0(chosen_implication_variable_id[3]),
        .I1(broadcast_implication),
        .I2(decision_variable_id[3]),
        .O(variable_id_broadcast[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    variable_id_broadcast_inferred_i_4
       (.I0(chosen_implication_variable_id[2]),
        .I1(broadcast_implication),
        .I2(decision_variable_id[2]),
        .O(variable_id_broadcast[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    variable_id_broadcast_inferred_i_5
       (.I0(chosen_implication_variable_id[1]),
        .I1(broadcast_implication),
        .I2(decision_variable_id[1]),
        .O(variable_id_broadcast[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    variable_id_broadcast_inferred_i_6
       (.I0(chosen_implication_variable_id[0]),
        .I1(broadcast_implication),
        .I2(decision_variable_id[0]),
        .O(variable_id_broadcast[0]));
  LUT6 #(
    .INIT(64'hFAFBFFFFFAF80000)) 
    write_status_reg_i_1
       (.I0(\output_status[0]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\output_status[1]_i_2_n_0 ),
        .I4(s01_axi_aresetn),
        .I5(write_to_status_reg),
        .O(write_status_reg_i_1_n_0));
  FDRE write_status_reg_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(write_status_reg_i_1_n_0),
        .Q(write_to_status_reg),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
