// Seed: 1550361408
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  wire  id_2;
  logic id_3;
  ;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd52,
    parameter id_3 = 32'd53
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  output wire _id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  localparam id_4 = 1;
  logic [{  1  {  id_2  }  } : id_3] id_5;
  ;
  logic id_6;
  ;
endmodule
module module_0 #(
    parameter id_5 = 32'd40,
    parameter id_8 = 32'd26
) (
    input uwire id_0,
    input uwire module_2,
    output supply0 id_2,
    input tri id_3,
    input uwire id_4,
    input tri _id_5,
    output supply1 id_6,
    input wor id_7,
    input wor _id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    output wand id_12
);
  wire [id_8 : 1  ==  id_5] id_14;
  module_0 modCall_1 ();
endmodule
