$comment
	File created using the following command:
		vcd file controlunit.msim.vcd -direction
$end
$date
	Tue Oct 24 12:04:53 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module controlunit_vhd_vec_tst $end
$var wire 1 ! accLoad $end
$var wire 1 " address [15] $end
$var wire 1 # address [14] $end
$var wire 1 $ address [13] $end
$var wire 1 % address [12] $end
$var wire 1 & address [11] $end
$var wire 1 ' address [10] $end
$var wire 1 ( address [9] $end
$var wire 1 ) address [8] $end
$var wire 1 * address [7] $end
$var wire 1 + address [6] $end
$var wire 1 , address [5] $end
$var wire 1 - address [4] $end
$var wire 1 . address [3] $end
$var wire 1 / address [2] $end
$var wire 1 0 address [1] $end
$var wire 1 1 address [0] $end
$var wire 1 2 ALUinsel $end
$var wire 1 3 Aluopcode [4] $end
$var wire 1 4 Aluopcode [3] $end
$var wire 1 5 Aluopcode [2] $end
$var wire 1 6 Aluopcode [1] $end
$var wire 1 7 Aluopcode [0] $end
$var wire 1 8 C $end
$var wire 1 9 clk $end
$var wire 1 : fromControlUnit [7] $end
$var wire 1 ; fromControlUnit [6] $end
$var wire 1 < fromControlUnit [5] $end
$var wire 1 = fromControlUnit [4] $end
$var wire 1 > fromControlUnit [3] $end
$var wire 1 ? fromControlUnit [2] $end
$var wire 1 @ fromControlUnit [1] $end
$var wire 1 A fromControlUnit [0] $end
$var wire 1 B instr [15] $end
$var wire 1 C instr [14] $end
$var wire 1 D instr [13] $end
$var wire 1 E instr [12] $end
$var wire 1 F instr [11] $end
$var wire 1 G instr [10] $end
$var wire 1 H instr [9] $end
$var wire 1 I instr [8] $end
$var wire 1 J instr [7] $end
$var wire 1 K instr [6] $end
$var wire 1 L instr [5] $end
$var wire 1 M instr [4] $end
$var wire 1 N instr [3] $end
$var wire 1 O instr [2] $end
$var wire 1 P instr [1] $end
$var wire 1 Q instr [0] $end
$var wire 1 R memwrite $end
$var wire 1 S mux1sel $end
$var wire 1 T mux2sel [1] $end
$var wire 1 U mux2sel [0] $end
$var wire 1 V N $end
$var wire 1 W Z $end

$scope module i1 $end
$var wire 1 X gnd $end
$var wire 1 Y vcc $end
$var wire 1 Z unknown $end
$var wire 1 [ devoe $end
$var wire 1 \ devclrn $end
$var wire 1 ] devpor $end
$var wire 1 ^ ww_devoe $end
$var wire 1 _ ww_devclrn $end
$var wire 1 ` ww_devpor $end
$var wire 1 a ww_mux1sel $end
$var wire 1 b ww_N $end
$var wire 1 c ww_Z $end
$var wire 1 d ww_C $end
$var wire 1 e ww_instr [15] $end
$var wire 1 f ww_instr [14] $end
$var wire 1 g ww_instr [13] $end
$var wire 1 h ww_instr [12] $end
$var wire 1 i ww_instr [11] $end
$var wire 1 j ww_instr [10] $end
$var wire 1 k ww_instr [9] $end
$var wire 1 l ww_instr [8] $end
$var wire 1 m ww_instr [7] $end
$var wire 1 n ww_instr [6] $end
$var wire 1 o ww_instr [5] $end
$var wire 1 p ww_instr [4] $end
$var wire 1 q ww_instr [3] $end
$var wire 1 r ww_instr [2] $end
$var wire 1 s ww_instr [1] $end
$var wire 1 t ww_instr [0] $end
$var wire 1 u ww_accLoad $end
$var wire 1 v ww_ALUinsel $end
$var wire 1 w ww_memwrite $end
$var wire 1 x ww_address [15] $end
$var wire 1 y ww_address [14] $end
$var wire 1 z ww_address [13] $end
$var wire 1 { ww_address [12] $end
$var wire 1 | ww_address [11] $end
$var wire 1 } ww_address [10] $end
$var wire 1 ~ ww_address [9] $end
$var wire 1 !! ww_address [8] $end
$var wire 1 "! ww_address [7] $end
$var wire 1 #! ww_address [6] $end
$var wire 1 $! ww_address [5] $end
$var wire 1 %! ww_address [4] $end
$var wire 1 &! ww_address [3] $end
$var wire 1 '! ww_address [2] $end
$var wire 1 (! ww_address [1] $end
$var wire 1 )! ww_address [0] $end
$var wire 1 *! ww_clk $end
$var wire 1 +! ww_Aluopcode [4] $end
$var wire 1 ,! ww_Aluopcode [3] $end
$var wire 1 -! ww_Aluopcode [2] $end
$var wire 1 .! ww_Aluopcode [1] $end
$var wire 1 /! ww_Aluopcode [0] $end
$var wire 1 0! ww_fromControlUnit [7] $end
$var wire 1 1! ww_fromControlUnit [6] $end
$var wire 1 2! ww_fromControlUnit [5] $end
$var wire 1 3! ww_fromControlUnit [4] $end
$var wire 1 4! ww_fromControlUnit [3] $end
$var wire 1 5! ww_fromControlUnit [2] $end
$var wire 1 6! ww_fromControlUnit [1] $end
$var wire 1 7! ww_fromControlUnit [0] $end
$var wire 1 8! ww_mux2sel [1] $end
$var wire 1 9! ww_mux2sel [0] $end
$var wire 1 :! \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ;! \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 <! \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 =! \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 >! \mux1sel~output_o\ $end
$var wire 1 ?! \accLoad~output_o\ $end
$var wire 1 @! \ALUinsel~output_o\ $end
$var wire 1 A! \memwrite~output_o\ $end
$var wire 1 B! \address[15]~output_o\ $end
$var wire 1 C! \address[14]~output_o\ $end
$var wire 1 D! \address[13]~output_o\ $end
$var wire 1 E! \address[12]~output_o\ $end
$var wire 1 F! \address[11]~output_o\ $end
$var wire 1 G! \address[10]~output_o\ $end
$var wire 1 H! \address[9]~output_o\ $end
$var wire 1 I! \address[8]~output_o\ $end
$var wire 1 J! \address[7]~output_o\ $end
$var wire 1 K! \address[6]~output_o\ $end
$var wire 1 L! \address[5]~output_o\ $end
$var wire 1 M! \address[4]~output_o\ $end
$var wire 1 N! \address[3]~output_o\ $end
$var wire 1 O! \address[2]~output_o\ $end
$var wire 1 P! \address[1]~output_o\ $end
$var wire 1 Q! \address[0]~output_o\ $end
$var wire 1 R! \Aluopcode[4]~output_o\ $end
$var wire 1 S! \Aluopcode[3]~output_o\ $end
$var wire 1 T! \Aluopcode[2]~output_o\ $end
$var wire 1 U! \Aluopcode[1]~output_o\ $end
$var wire 1 V! \Aluopcode[0]~output_o\ $end
$var wire 1 W! \fromControlUnit[7]~output_o\ $end
$var wire 1 X! \fromControlUnit[6]~output_o\ $end
$var wire 1 Y! \fromControlUnit[5]~output_o\ $end
$var wire 1 Z! \fromControlUnit[4]~output_o\ $end
$var wire 1 [! \fromControlUnit[3]~output_o\ $end
$var wire 1 \! \fromControlUnit[2]~output_o\ $end
$var wire 1 ]! \fromControlUnit[1]~output_o\ $end
$var wire 1 ^! \fromControlUnit[0]~output_o\ $end
$var wire 1 _! \mux2sel[1]~output_o\ $end
$var wire 1 `! \mux2sel[0]~output_o\ $end
$var wire 1 a! \instr[14]~input_o\ $end
$var wire 1 b! \instr[12]~input_o\ $end
$var wire 1 c! \instr[13]~input_o\ $end
$var wire 1 d! \inst|Mux4~0_combout\ $end
$var wire 1 e! \instr[15]~input_o\ $end
$var wire 1 f! \instr[10]~input_o\ $end
$var wire 1 g! \instr[9]~input_o\ $end
$var wire 1 h! \inst|Mux7~0_combout\ $end
$var wire 1 i! \instr[8]~input_o\ $end
$var wire 1 j! \instr[11]~input_o\ $end
$var wire 1 k! \inst|Mux7~1_combout\ $end
$var wire 1 l! \inst|Mux7~2_combout\ $end
$var wire 1 m! \inst|Mux5~0_combout\ $end
$var wire 1 n! \inst|Mux0~0_combout\ $end
$var wire 1 o! \inst|Mux6~0_combout\ $end
$var wire 1 p! \clk~input_o\ $end
$var wire 1 q! \clk~inputclkctrl_outclk\ $end
$var wire 1 r! \inst1|current_pc[0]~16_combout\ $end
$var wire 1 s! \instr[0]~input_o\ $end
$var wire 1 t! \inst1|Add1~0_combout\ $end
$var wire 1 u! \inst|Mux2~0_combout\ $end
$var wire 1 v! \C~input_o\ $end
$var wire 1 w! \inst|Mux0~4_combout\ $end
$var wire 1 x! \Z~input_o\ $end
$var wire 1 y! \inst|Mux0~1_combout\ $end
$var wire 1 z! \N~input_o\ $end
$var wire 1 {! \inst|Mux0~2_combout\ $end
$var wire 1 |! \inst|Mux0~3_combout\ $end
$var wire 1 }! \inst|Mux2~1_combout\ $end
$var wire 1 ~! \inst1|current_pc[0]~17\ $end
$var wire 1 !" \inst1|current_pc[1]~18_combout\ $end
$var wire 1 "" \instr[1]~input_o\ $end
$var wire 1 #" \inst1|Add1~1\ $end
$var wire 1 $" \inst1|Add1~2_combout\ $end
$var wire 1 %" \inst1|current_pc[1]~19\ $end
$var wire 1 &" \inst1|current_pc[2]~20_combout\ $end
$var wire 1 '" \instr[2]~input_o\ $end
$var wire 1 (" \inst1|Add1~3\ $end
$var wire 1 )" \inst1|Add1~4_combout\ $end
$var wire 1 *" \inst1|current_pc[2]~21\ $end
$var wire 1 +" \inst1|current_pc[3]~22_combout\ $end
$var wire 1 ," \instr[3]~input_o\ $end
$var wire 1 -" \inst1|Add1~5\ $end
$var wire 1 ." \inst1|Add1~6_combout\ $end
$var wire 1 /" \inst1|current_pc[3]~23\ $end
$var wire 1 0" \inst1|current_pc[4]~24_combout\ $end
$var wire 1 1" \instr[4]~input_o\ $end
$var wire 1 2" \inst1|Add1~7\ $end
$var wire 1 3" \inst1|Add1~8_combout\ $end
$var wire 1 4" \inst1|current_pc[4]~25\ $end
$var wire 1 5" \inst1|current_pc[5]~26_combout\ $end
$var wire 1 6" \instr[5]~input_o\ $end
$var wire 1 7" \inst1|Add1~9\ $end
$var wire 1 8" \inst1|Add1~10_combout\ $end
$var wire 1 9" \inst1|current_pc[5]~27\ $end
$var wire 1 :" \inst1|current_pc[6]~28_combout\ $end
$var wire 1 ;" \instr[6]~input_o\ $end
$var wire 1 <" \inst1|Add1~11\ $end
$var wire 1 =" \inst1|Add1~12_combout\ $end
$var wire 1 >" \inst1|current_pc[6]~29\ $end
$var wire 1 ?" \inst1|current_pc[7]~30_combout\ $end
$var wire 1 @" \instr[7]~input_o\ $end
$var wire 1 A" \inst1|Add1~13\ $end
$var wire 1 B" \inst1|Add1~14_combout\ $end
$var wire 1 C" \inst1|current_pc[7]~31\ $end
$var wire 1 D" \inst1|current_pc[8]~32_combout\ $end
$var wire 1 E" \inst1|Add1~15\ $end
$var wire 1 F" \inst1|Add1~16_combout\ $end
$var wire 1 G" \inst1|current_pc[8]~33\ $end
$var wire 1 H" \inst1|current_pc[9]~34_combout\ $end
$var wire 1 I" \inst1|Add1~17\ $end
$var wire 1 J" \inst1|Add1~18_combout\ $end
$var wire 1 K" \inst1|current_pc[9]~35\ $end
$var wire 1 L" \inst1|current_pc[10]~36_combout\ $end
$var wire 1 M" \inst1|Add1~19\ $end
$var wire 1 N" \inst1|Add1~20_combout\ $end
$var wire 1 O" \inst1|current_pc[10]~37\ $end
$var wire 1 P" \inst1|current_pc[11]~38_combout\ $end
$var wire 1 Q" \inst1|Add1~21\ $end
$var wire 1 R" \inst1|Add1~22_combout\ $end
$var wire 1 S" \inst1|current_pc[11]~39\ $end
$var wire 1 T" \inst1|current_pc[12]~40_combout\ $end
$var wire 1 U" \inst1|Add1~23\ $end
$var wire 1 V" \inst1|Add1~24_combout\ $end
$var wire 1 W" \inst1|current_pc[12]~41\ $end
$var wire 1 X" \inst1|current_pc[13]~42_combout\ $end
$var wire 1 Y" \inst1|Add1~25\ $end
$var wire 1 Z" \inst1|Add1~26_combout\ $end
$var wire 1 [" \inst1|current_pc[13]~43\ $end
$var wire 1 \" \inst1|current_pc[14]~44_combout\ $end
$var wire 1 ]" \inst1|Add1~27\ $end
$var wire 1 ^" \inst1|Add1~28_combout\ $end
$var wire 1 _" \inst1|current_pc[14]~45\ $end
$var wire 1 `" \inst1|current_pc[15]~46_combout\ $end
$var wire 1 a" \inst1|Add1~29\ $end
$var wire 1 b" \inst1|Add1~30_combout\ $end
$var wire 1 c" \inst1|current_pc\ [15] $end
$var wire 1 d" \inst1|current_pc\ [14] $end
$var wire 1 e" \inst1|current_pc\ [13] $end
$var wire 1 f" \inst1|current_pc\ [12] $end
$var wire 1 g" \inst1|current_pc\ [11] $end
$var wire 1 h" \inst1|current_pc\ [10] $end
$var wire 1 i" \inst1|current_pc\ [9] $end
$var wire 1 j" \inst1|current_pc\ [8] $end
$var wire 1 k" \inst1|current_pc\ [7] $end
$var wire 1 l" \inst1|current_pc\ [6] $end
$var wire 1 m" \inst1|current_pc\ [5] $end
$var wire 1 n" \inst1|current_pc\ [4] $end
$var wire 1 o" \inst1|current_pc\ [3] $end
$var wire 1 p" \inst1|current_pc\ [2] $end
$var wire 1 q" \inst1|current_pc\ [1] $end
$var wire 1 r" \inst1|current_pc\ [0] $end
$var wire 1 s" \inst|ALT_INV_Mux6~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
12
08
09
0R
0S
0V
0W
0X
1Y
xZ
1[
1\
1]
1^
1_
1`
0a
0b
0c
0d
1u
1v
0w
0*!
0>!
1?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
1T!
1U!
0V!
0W!
0X!
0Y!
1Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
1e!
1f!
1g!
1h!
0i!
0j!
0k!
1l!
1m!
1n!
1o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
1w!
0x!
1y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
1'"
1("
1)"
0*"
0+"
0,"
0-"
0."
1/"
00"
11"
12"
13"
04"
05"
06"
07"
08"
19"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
1K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0s"
1B
0C
1D
0E
0F
1G
1H
0I
0J
0K
0L
1M
0N
1O
0P
0Q
1e
0f
1g
0h
0i
1j
1k
0l
0m
0n
0o
1p
0q
1r
0s
0t
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1+!
0,!
1-!
1.!
0/!
00!
01!
02!
13!
04!
15!
06!
07!
08!
09!
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
1:!
1;!
1<!
0=!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
13
04
15
16
07
0:
0;
0<
1=
0>
1?
0@
0A
0T
0U
$end
#50000
19
1*!
1p!
1=!
1q!
1r"
0r!
1~!
1t!
1!"
1Q!
1)!
11
#100000
09
0*!
0p!
0=!
0q!
#120000
1F
0G
1I
1L
1N
1P
1Q
1t
1s
1q
1o
1l
0j
1i
1j!
0f!
1i!
16"
1,"
1""
1s!
0t!
1#"
1$"
1."
18"
0y!
0n!
0w!
0|!
0$"
0("
1^!
1]!
1[!
1Y!
1V!
0T!
1S!
0)"
1-"
17!
16!
14!
12!
1/!
0-!
1,!
1A
1@
1>
1<
17
05
14
0."
02"
03"
17"
08"
0<"
1="
#150000
19
1*!
1p!
1=!
1q!
0r"
1q"
0!"
0%"
1$"
1r!
0~!
1t!
0#"
0$"
1!"
1%"
1&"
1P!
0Q!
0&"
1(!
0)!
01
10
#200000
09
0*!
0p!
0=!
0q!
#220000
0F
1G
0L
0N
0P
1E
0M
0O
0s
0r
0q
0p
0o
1j
0i
1h
1b!
0j!
1f!
06"
01"
0,"
0'"
0""
1$"
1("
1)"
0-"
1."
12"
13"
07"
18"
1<"
1n!
1d!
0h!
1k!
0o!
0="
08"
03"
0."
0)"
0]!
0\!
0[!
0Z!
0Y!
1T!
0S!
1s"
0l!
06!
05!
04!
03!
02!
1-!
0,!
1>!
0@
0?
0>
0=
0<
15
04
1a
1S
1A!
0?!
1w
0u
1R
0!
#250000
19
1*!
1p!
1=!
1q!
1r"
0r!
1~!
0t!
1#"
0$"
0("
0!"
0%"
1Q!
1&"
1)"
1)!
11
#300000
09
0*!
0p!
0=!
0q!
#320000
1L
0E
0I
1J
1o
1m
0l
0h
0b!
0i!
1@"
16"
18"
1B"
1F"
1J"
1N"
1R"
1V"
1Z"
1^"
1b"
0k!
1o!
1w!
1y!
0d!
1h!
0s"
1|!
1l!
1Y!
1W!
0V!
12!
10!
0/!
0>!
1<
1:
07
0A!
0a
1?!
0w
0S
1u
0R
1!
#350000
19
1*!
1p!
1=!
1q!
0r"
0q"
1p"
0&"
1*"
0)"
1-"
1!"
1%"
1$"
1("
1r!
0~!
1t!
0#"
0$"
0!"
1)"
0-"
1&"
0*"
1."
1+"
1O!
0P!
0Q!
0+"
0."
1'!
0(!
0)!
01
00
1/
#400000
09
0*!
0p!
0=!
0q!
#420000
0L
1E
1I
0J
1F
0G
0o
0m
1l
0j
1i
1h
1b!
1j!
0f!
1i!
0@"
06"
08"
0B"
0F"
0J"
0N"
0R"
0V"
0Z"
0^"
0b"
0y!
0n!
0w!
1d!
0|!
0Y!
0W!
1V!
0T!
1S!
02!
00!
1/!
0-!
1,!
1>!
0<
0:
17
05
14
1a
1S
#450000
19
1*!
1p!
1=!
1q!
1r"
0r!
1~!
0t!
1#"
1$"
1!"
1Q!
1)!
11
#500000
09
0*!
0p!
0=!
0q!
#520000
0E
1G
0Q
0B
1C
0D
0t
1j
0h
0g
1f
0e
0e!
1a!
0c!
0b!
1f!
0s!
1t!
0#"
1k!
0d!
0h!
0m!
0o!
1s"
0k!
1o!
0l!
0$"
0^!
1T!
0R!
0s"
1l!
07!
1-!
0+!
0@!
0>!
0A
15
03
1A!
0v
0a
0?!
1w
02
0S
0A!
0u
1R
1?!
0w
0!
1u
0R
1!
#550000
19
1*!
1p!
1=!
1q!
0r"
1q"
0!"
0%"
1$"
1r!
0~!
0t!
1!"
1%"
0&"
1*"
1P!
0Q!
1+"
1&"
0*"
1(!
0)!
01
10
0+"
#600000
09
0*!
0p!
0=!
0q!
#620000
0C
1D
1L
1J
0F
1N
1P
1M
1K
1W
1s
1q
1p
1o
1n
1m
0i
1g
0f
1c
1x!
0a!
1c!
0j!
1@"
1;"
16"
11"
1,"
1""
0$"
0("
1."
13"
18"
1="
1B"
1F"
1J"
1N"
1R"
1V"
1Z"
1^"
1b"
1n!
1k!
0l!
1u!
1y!
1|!
0)"
1-"
1]!
1[!
1Z!
1Y!
1X!
1W!
0S!
0."
02"
1}!
16!
14!
13!
12!
11!
10!
0,!
0?!
1@
1>
1=
1<
1;
1:
04
03"
17"
0u
0!
08"
0<"
0="
1A"
0B"
0E"
0F"
1I"
0J"
0M"
0N"
1Q"
0R"
0U"
0V"
1Y"
0Z"
0]"
0^"
1a"
0b"
#650000
19
1*!
1p!
1=!
1q!
0q"
0p"
0&"
1)"
0-"
0!"
1$"
1("
0)"
1."
12"
0O!
0P!
13"
07"
0'!
0(!
00
0/
18"
1<"
1="
0A"
1B"
1E"
1F"
0I"
1J"
1M"
1N"
0Q"
1R"
1U"
1V"
0Y"
1Z"
1]"
1^"
0a"
1b"
#700000
09
0*!
0p!
0=!
0q!
#720000
0D
0L
0J
0N
0P
0M
0K
0W
0G
0I
0H
0s
0q
0p
0o
0n
0m
0l
0k
0j
0g
0c
0x!
0c!
0f!
0g!
0i!
0@"
0;"
06"
01"
0,"
0""
0$"
0."
03"
08"
0="
0B"
0F"
0J"
0N"
0R"
0V"
0Z"
0^"
0b"
0n!
1w!
0k!
0u!
0}!
0|!
0]!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
06!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0@
0>
0=
0<
0;
0:
07
06
05
#750000
19
1*!
1p!
1=!
1q!
1r"
0r!
1~!
1t!
1!"
1Q!
1)!
11
#800000
09
0*!
0p!
0=!
0q!
#850000
19
1*!
1p!
1=!
1q!
0r"
1q"
0!"
0%"
1$"
1r!
0~!
0t!
1!"
1%"
1&"
1P!
0Q!
0&"
1(!
0)!
01
10
#900000
09
0*!
0p!
0=!
0q!
#950000
19
1*!
1p!
1=!
1q!
1r"
0r!
1~!
1t!
0!"
0%"
1Q!
1&"
1)!
11
#1000000
