/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Mon May 15 21:01:56 KST 2017
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_execRedirect_deqEn_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_2;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_execRedirect_enqEn_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_2;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_tempData_dummy2_1;
  MOD_Wire<tUInt64> INST_execRedirect_tempData_dummy_0_0;
  MOD_Wire<tUInt64> INST_execRedirect_tempData_dummy_0_1;
  MOD_Wire<tUInt64> INST_execRedirect_tempData_dummy_1_0;
  MOD_Wire<tUInt64> INST_execRedirect_tempData_dummy_1_1;
  MOD_Wire<tUInt32> INST_execRedirect_tempData_lat_0;
  MOD_Wire<tUInt32> INST_execRedirect_tempData_lat_1;
  MOD_Reg<tUInt32> INST_execRedirect_tempData_rl;
  MOD_Reg<tUInt8> INST_execRedirect_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_tempEnqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_f2d_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_f2d_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_f2d_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_f2d_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_f2d_deqEn_rl;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_2;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_f2d_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_f2d_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_f2d_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_f2d_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_f2d_enqEn_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_2;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_f2d_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_f2d_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_f2d_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_f2d_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_f2d_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_f2d_tempData_lat_0;
  MOD_Wire<tUWide> INST_f2d_tempData_lat_1;
  MOD_Reg<tUWide> INST_f2d_tempData_rl;
  MOD_Reg<tUInt8> INST_f2d_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_tempEnqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d275;
  tUInt8 DEF_f2d_deqEn_dummy2_2__h26920;
  tUInt8 DEF_f2d_enqEn_dummy2_2__h25426;
  tUWide DEF_f2d_data_1___d436;
  tUWide DEF_f2d_data_0___d434;
  tUInt8 DEF_upd__h30551;
  tUInt8 DEF_upd__h35106;
  tUInt8 DEF_upd__h36407;
  tUInt8 DEF_upd__h36465;
  tUInt8 DEF_f2d_deqEn_rl__h22771;
  tUInt8 DEF_f2d_enqEn_rl__h21146;
  tUInt8 DEF_f2d_deqP_dummy2_2__h26006;
  tUInt8 DEF_f2d_deqP_dummy2_1__h30606;
  tUInt8 DEF_f2d_deqP_dummy2_0__h30594;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h35226;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h35213;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h36433;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h35032;
  tUInt8 DEF_eEpoch__h28749;
  tUInt8 DEF_x__h30535;
  tUInt8 DEF_x__h30819;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BIT_0_35_f2d_data_1_36_B_ETC___d446;
  tUInt8 DEF_y__h35259;
  tUInt8 DEF_x__h35258;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__30_THEN_statR_ETC___d133;
  tUInt8 DEF_SEL_ARR_f2d_data_0_34_BIT_0_35_f2d_data_1_36_B_ETC___d447;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_f2d_tempEnqP_lat_0_whas__92_THEN_f2d_tempEn_ETC___d197;
  tUInt8 DEF_IF_f2d_tempEnqP_lat_0_whas__92_THEN_NOT_f2d_te_ETC___d202;
  tUInt8 DEF_f2d_deqEn_lat_1_whas____d174;
  tUInt8 DEF_f2d_enqEn_lat_1_whas____d164;
  tUInt8 DEF_IF_execRedirect_tempEnqP_lat_0_whas__1_THEN_NO_ETC___d61;
  tUInt8 DEF_execRedirect_deqEn_lat_1_whas____d33;
  tUInt8 DEF_execRedirect_enqEn_lat_1_whas____d23;
  tUWide DEF_f2d_tempData_rl___d186;
  tUWide DEF_f2d_tempData_lat_1_wget____d183;
  tUWide DEF_f2d_tempData_lat_0_wget____d185;
  tUInt32 DEF_upd__h12164;
  tUInt32 DEF_upd__h12297;
  tUInt8 DEF_f2d_tempEnqP_rl___d195;
  tUInt8 DEF_f2d_tempEnqP_lat_0_wget____d193;
  tUInt8 DEF_upd__h26045;
  tUInt8 DEF_upd__h26078;
  tUInt8 DEF_upd__h29241;
  tUInt8 DEF_upd__h25762;
  tUInt8 DEF_upd__h25795;
  tUInt8 DEF_execRedirect_tempEnqP_rl___d54;
  tUInt8 DEF_execRedirect_tempEnqP_lat_0_wget____d52;
  tUInt8 DEF_statRedirect_data_0_rl__h13879;
  tUInt8 DEF_upd__h10087;
  tUInt8 DEF_upd__h10255;
  tUInt8 DEF_upd__h10288;
  tUInt8 DEF_upd__h9804;
  tUInt8 DEF_upd__h9972;
  tUInt8 DEF_upd__h10005;
  tUInt8 DEF_f2d_tempEnqP_lat_0_whas____d192;
  tUInt8 DEF_f2d_deqEn_lat_1_wget____d175;
  tUInt8 DEF_f2d_deqEn_lat_0_whas____d176;
  tUInt8 DEF_f2d_deqEn_lat_0_wget____d177;
  tUInt8 DEF_f2d_enqEn_lat_1_wget____d165;
  tUInt8 DEF_f2d_enqEn_lat_0_whas____d166;
  tUInt8 DEF_f2d_enqEn_lat_0_wget____d167;
  tUInt8 DEF_f2d_enqP_dummy2_2__h25723;
  tUInt8 DEF_execRedirect_tempEnqP_lat_0_whas____d51;
  tUInt8 DEF_execRedirect_deqEn_rl__h7061;
  tUInt8 DEF_execRedirect_deqEn_lat_1_wget____d34;
  tUInt8 DEF_execRedirect_deqEn_lat_0_whas____d35;
  tUInt8 DEF_execRedirect_deqEn_lat_0_wget____d36;
  tUInt8 DEF_execRedirect_enqEn_rl__h5436;
  tUInt8 DEF_execRedirect_enqEn_lat_1_wget____d24;
  tUInt8 DEF_execRedirect_enqEn_lat_0_whas____d25;
  tUInt8 DEF_execRedirect_enqEn_lat_0_wget____d26;
  tUInt8 DEF_fEpoch__h28753;
  tUInt8 DEF_x__h25158;
  tUInt8 DEF_x__h25157;
  tUInt8 DEF_x__h9368;
  tUInt8 DEF_x__h9367;
  tUInt8 DEF_f2d_tempEnqP_rl_95_BIT_3___d196;
  tUInt8 DEF_f2d_tempEnqP_lat_0_wget__93_BIT_3___d194;
  tUInt8 DEF_execRedirect_tempEnqP_rl_4_BIT_2___d55;
  tUInt8 DEF_execRedirect_tempEnqP_lat_0_wget__2_BIT_2___d53;
  tUWide DEF_IF_f2d_tempData_dummy2_1_60_THEN_IF_f2d_tempDa_ETC___d261;
  tUWide DEF_IF_f2d_tempData_lat_0_whas__84_THEN_f2d_tempDa_ETC___d187;
  tUWide DEF_IF_f2d_tempData_lat_1_whas__82_THEN_f2d_tempDa_ETC___d188;
  tUInt32 DEF_IF_execRedirect_tempData_lat_0_whas__3_THEN_ex_ETC___d46;
  tUInt8 DEF_IF_f2d_tempEnqP_lat_0_whas__92_THEN_f2d_tempEn_ETC___d207;
  tUInt8 DEF_IF_f2d_deqP_lat_1_whas__54_THEN_f2d_deqP_lat_1_ETC___d160;
  tUInt8 DEF_IF_f2d_enqP_lat_1_whas__44_THEN_f2d_enqP_lat_1_ETC___d150;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__23_THEN_sta_ETC___d126;
  tUInt8 DEF_IF_execRedirect_tempEnqP_lat_0_whas__1_THEN_ex_ETC___d66;
  tUInt8 DEF_IF_execRedirect_deqP_lat_1_whas__3_THEN_execRe_ETC___d19;
  tUInt8 DEF_IF_execRedirect_enqP_lat_1_whas_THEN_execRedir_ETC___d9;
  tUInt8 DEF_IF_execRedirect_tempEnqP_lat_0_whas__1_THEN_ex_ETC___d56;
  tUWide DEF_iMem_req_pc_83_84_CONCAT_pc_83_CONCAT_pc_83_PL_ETC___d314;
  tUWide DEF_NOT_IF_SEL_ARR_f2d_data_0_34_BITS_112_TO_65_69_ETC___d693;
 
 /* Rules */
 public:
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_execRedirect_enqEn_canon();
  void RL_execRedirect_deqEn_canon();
  void RL_execRedirect_tempData_canon();
  void RL_execRedirect_tempEnqP_canon();
  void RL_execRedirect_canonicalize();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_f2d_enqEn_canon();
  void RL_f2d_deqEn_canon();
  void RL_f2d_tempData_canon();
  void RL_f2d_tempEnqP_canon();
  void RL_f2d_canonicalize();
  void RL_doFetch();
  void RL_doRest();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
