# CMOS OTA Design â€“ BiCMOS8HP Technology

This project presents the design and simulation of a high-performance CMOS Operational Transconductance Amplifier (OTA), implemented in the IBM 45nm BiCMOS8HP process.

## ðŸ”§ Project Goals
- Achieve target specifications for **gain**, **bandwidth**, **phase margin**, and **power**.
- Optimize the design for performance vs. power trade-offs.
- Explore full analog IC design flow: schematic, simulation, and analysis.

## ðŸ“ˆ Final Results
| Parameter         | Target     | Achieved        |
|------------------|------------|-----------------|
| Gain (A0)         | 60 dB      | 61.49 dB         |
| GBW               | 100 MHz    | 107.5 MHz        |
| Phase Margin (PM) | > 45Â°      | 49Â°              |
| Power Consumption | â€“          | 458 ÂµW           |
| Output Swing      | â€“          | Â±0.884 V         |
| Slew Rate         | â€“          | ~81â€“86 V/Âµs      |
| Input Impedance   | High       | ~8 Gâ„¦            |
| Output Impedance  | â€“          | ~47.5 kâ„¦         |

## ðŸ§© Block Diagram
![OTA Schematic](./scematic_OTA.png)

## ðŸ“„ Full Report
For detailed circuit description, simulations (AC/DC, transient, CMRR, noise), and design decisions â€“ see the [Full Report (PDF)](./report.pdf).
