#include "sre_securemmu.h"
#include "sre_taskmem.h"
#include "platform.h"

secure_mmu_config platform_config[] = {
	/* TODO:  */
	{((TEXT_BASE) - 0x100000), 0x100000, DUMP_DDR, {PRIV_RW_USR_RW, 1, 1, 1, L1_EXECUTE_ALLOW, L1_EXECUTE_NEVER, 1}, 0, 0},

    /* Trustedcore RAM:TA MEM (25M) */
    {TASK_BASE, TRUSTEDCORE_TA_RUN_MEM_SIZE<<TASK_MEM_SHIFT, TASK_MEM_LOAD_ADDRESS, {PRIV_RW_USR_NO, 1, 1, 1, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 1}, 0, 0},

	 /* GIC Shareable device */
	{0xF1000000, 0x10000, 0xF1000000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* timer01 */
	{0xF8008000, 0x1000, 0xF8008000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* timer23 */
	{0xF8009000, 0x1000, 0xF8009000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* DDRC SEC */
	{0xF8A00000, 0x100000, 0xF8A00000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/*UART*/
    //0, 1, 0 represent tex, b, c: non-cacheable
    {0xF8B00000, 0x100000, 0xF8B00000, {PRIV_RW_USR_NO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* PASTC */
	{0xF8A82000, 0x1000, 0xF8A82000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* VDH smmu common  */
	{0xF8C3F000, 0x1000, 0xF8C3F000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* Cipher smmu common  */
	{0xF99F0000, 0x1000, 0xF99F0000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* RSA common  */
	{0xF9A30000, 0x1000, 0xF99F0000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

    {0xF8A22000, 0x100000, 0xF8A22000, {PRIV_RW_USR_NO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},
	/* vfmw vdm registers */
    {0xF8C30000, 0x100000, 0xF8C30000, {PRIV_RW_USR_NO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},
    /* vfmw scd registers */
    {0xF8C3C000, 0x100000, 0xF8C3C000, {PRIV_RW_USR_NO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* Cipher  */
	{0xF9A00000, 0x10000, 0xF9A00000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* HASH  */
	{0xf9A10000, 0x10000, 0xf9A20000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* RNG  */
	{0xF8005200, 0x1000, 0xF8005200, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},

	/* DEMUX */
	{0xF9BF0000, 0x1000, 0xF9BF0000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},
	{0xF9C00000, 0x10000, 0xF9C00000, {PRIV_RW_USR_RO, 0, 1, 0, L1_EXECUTE_NEVER, L1_EXECUTE_NEVER, 0}, 0, 0},
};

UINT32 platform_config_items = sizeof(platform_config)/sizeof(secure_mmu_config);
