digraph "IRES_EDMA3CHAN_EDMA3RegisterLayer"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  Node1 [label="{IRES_EDMA3CHAN_EDMA3Register\lLayer\n|+ REV\l+ CCCFG\l+ RSVD0\l+ DCHMAP\l+ QCHMAP\l+ RSVD1\l+ DMAQNUM\l+ QDMAQNUM\l+ RSVD2\l+ QUETCMAP\land 70 more...\l|}",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node2 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +PARAMENTRY" ,arrowhead="odiamond",fontname="Helvetica"];
  Node2 [label="{IRES_EDMA3CHAN_PaRamStruct\n|+ opt\l+ src\l+ acnt\l+ bcnt\l+ dst\l+ srcElementIndex\l+ dstElementIndex\l+ link\l+ bCntrld\l+ srcFrameIndex\l+ dstFrameIndex\l+ ccnt\l+ rsvd\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_i_r_e_s___e_d_m_a3_c_h_a_n___pa_ram_struct.html",tooltip="Representation of actual PaRam hardware registers. "];
  Node3 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +SHADOW" ,arrowhead="odiamond",fontname="Helvetica"];
  Node3 [label="{IRES_EDMA3CHAN_EDMA3Shadow\lRegister\n|+ ER\l+ ERH\l+ ECR\l+ ECRH\l+ ESR\l+ ESRH\l+ CER\l+ CERH\l+ EER\l+ EERH\land 28 more...\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html",tooltip="Defines the shadow register part of the EDMA3 CC Register Layer. "];
  Node4 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +DRA" ,arrowhead="odiamond",fontname="Helvetica"];
  Node4 [label="{IRES_EDMA3CHAN_EDMA3Drae\lRegister\n|+ DRAE\l+ DRAEH\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html",tooltip="Defines the Region Enable register part of the EDMA3 CC Register Layer. "];
}
