// Seed: 3243030492
module module_0 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7
);
  assign id_2 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    input tri0 id_9,
    output wor id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13
    , id_17,
    output supply0 id_14,
    output supply1 id_15
);
  wire id_18;
  wire id_19;
  assign id_15 = id_12;
  module_0(
      id_0, id_2, id_6, id_5, id_1, id_3, id_7, id_9
  );
endmodule
