@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5712:104:5712:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5935:104:5935:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6333:104:6333:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6554:104:6554:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6621:84:6621:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6780:104:6780:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6955:104:6955:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7341:104:7341:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7622:104:7622:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7782:104:7782:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8097:104:8097:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8315:104:8315:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8460:104:8460:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8728:104:8728:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":9701:106:9701:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15369:54:15369:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15421:54:15421:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15504:46:15504:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":61508:14:61508:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":63207:63:63207:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":64008:63:64008:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5712:104:5712:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5935:104:5935:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6333:104:6333:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6554:104:6554:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6621:84:6621:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6780:104:6780:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6955:104:6955:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7341:104:7341:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7622:104:7622:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7782:104:7782:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8097:104:8097:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8315:104:8315:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8460:104:8460:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8728:104:8728:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":9701:106:9701:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15369:54:15369:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15421:54:15421:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15504:46:15504:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":61508:14:61508:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":63207:63:63207:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":64008:63:64008:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1665:53:1665:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1666:46:1666:62|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23469:22:23469:41|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14815:10:14815:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG146 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16114:7:16114:12|Creating black box for empty module unread
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14815:10:14815:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit bht_q.taken to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit bht_q.valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register btb_q.target_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register bht_q.taken. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register bht_q.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register btb_q.valid. Make sure that there are no unused intermediate registers.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22742:7:22742:23|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22811:100:22811:114|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2308:18:2308:26|Object instruction_o.rs1_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2309:18:2309:26|Object instruction_o.rs2_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2310:28:2310:35|Object instruction_o.lsu_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2311:32:2311:40|Object instruction_o.lsu_rmask is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2312:32:2312:40|Object instruction_o.lsu_wmask is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2313:18:2313:26|Object instruction_o.lsu_wdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register commit_pointer_q[0][1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register commit_pointer_q[-1][1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24132:9:24132:34|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26850:2:26850:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24152:2:24152:10|All reachable assignments to fpu_valid_q assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24152:2:24152:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24152:2:24152:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18056:31:18056:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18060:37:18060:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18072:16:18072:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18072:99:18072:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18073:16:18073:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18073:99:18073:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18077:21:18077:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18107:27:18107:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18110:34:18110:50|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18802:32:18802:57|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15635:29:15635:37|No assignment to bit 31 of sel_nodes
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2493:17:2493:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2494:17:2494:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27994:2:27994:10|All reachable assignments to amo_op_q[3:0] assign 0, register removed by optimization.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25159:19:25159:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25166:23:25166:39|Repeat multiplier in concatenation evaluates to 0
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25157:11:25157:14|Latch generated from always block for signal result_o[31:0]; possible missing assignment in an if or case statement.
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25157:11:25157:14|always_comb does not infer combinatorial logic
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Optimizing register bit ldbuf_last_id_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Optimizing register bit ldbuf_valid_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Pruning register bit 0 of ldbuf_flushed_q[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Pruning register bit 0 of ldbuf_valid_q[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25651:39:25651:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25656:39:25656:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25665:36:25665:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25670:36:25670:61|Repeat multiplier in concatenation evaluates to 0
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Pruning register bits 8 to 1 of tags_q[0].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Pruning register bits 8 to 1 of tags_q[1].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15635:29:15635:37|No assignment to bit 1 of sel_nodes
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Optimizing register bit ptw_pptr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Optimizing register bit ptw_pptr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50405:12:50405:37|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50431:14:50431:39|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50448:39:50448:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50562:16:50562:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50578:16:50578:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50603:16:50603:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50609:16:50609:41|Repeat multiplier in concatenation evaluates to 0
@W: CL168 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50476:4:50476:11|Removing instance i_pmp_if because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23146:23:23146:48|Repeat multiplier in concatenation evaluates to 0
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Latch generated from always block for signal commit_ack_o[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Latch generated from always block for signal we_gpr_o[0]; possible missing assignment in an if or case statement.
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|always_comb does not infer combinatorial logic
@W: CL238 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Latch we_gpr_o[0] enable evaluates to constant 0, optimized
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20208:39:20208:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20542:18:20542:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20665:48:20665:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20736:48:20736:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20997:19:20997:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21016:19:21016:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21065:18:21065:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21073:18:21073:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21089:13:21089:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21094:20:21094:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21097:20:21097:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21101:13:21101:38|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20910:32:20910:36|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.r assign 0, register removed by optimization.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit dcsr_q.nmip to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit dcsr_q.stopcount to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit dcsr_q.stoptime to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.frm[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.frm[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.frm[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mcountinhibit_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mideleg_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mideleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mideleg_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 7 to 4 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 2 to 1 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 1 of mcountinhibit_q[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33475:2:33475:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15635:29:15635:37|No assignment to bit 3 of sel_nodes
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16244:31:16244:43|Repeat multiplier in concatenation evaluates to 0
@W: CL168 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31678:4:31678:16|Removing instance i_exp_backoff because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL208 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32549:2:32549:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32549:2:32549:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL271 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31276:2:31276:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33940:21:33940:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33940:21:33940:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34058:37:34058:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34058:37:34058:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34059:37:34059:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34059:37:34059:69|Repeat multiplier in concatenation evaluates to 0
@W: CS263 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34195:19:34195:47|Port-width mismatch for port data_i. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34197:19:34197:39|Port-width mismatch for port data_o. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33856:24:33856:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 141 to 140 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 135 to 104 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 102 to 101 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 98 to 37 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 31 to 0 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30657:25:30657:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30657:25:30657:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30990:45:30990:55|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31000:42:31000:49|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bit 9 of req_port_i[108:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31434:24:31434:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33030:25:33030:30|Input port bits 76 to 65 of areq_i[99:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33033:25:33033:30|Input port bit 32 of dreq_i[35:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33037:25:33037:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33037:25:33037:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19745:28:19745:44|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19745:28:19745:44|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 0 to 334 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 367 to 368 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 373 to 499 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 533 to 669 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20012:58:20012:69|Input port bit 0 of commit_ack_i[0:1] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 0 to 334 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 381 to 395 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 429 to 431 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 497 to 669 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28059:52:28059:66|Input port bits 32 to 1 of csr_exception_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22949:34:22949:49|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50719:26:50719:35|Input port bit 64 of req_port_i[66:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50719:26:50719:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51113:28:51113:35|Input port bits 40 to 33 of update_i[62:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51117:34:51117:43|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24716:21:24716:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24716:21:24716:30|Input port bits 50 to 18 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24716:21:24716:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24726:34:24726:40|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24736:25:24736:34|Input port bit 64 of req_port_i[66:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24736:25:24736:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27741:21:27741:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27741:21:27741:30|Input port bit 50 of lsu_ctrl_i[83:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27741:21:27741:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27363:25:27363:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27381:26:27381:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25851:45:25851:53|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25851:45:25851:53|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19928:20:19928:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19928:20:19928:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19928:20:19928:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18724:32:18724:40|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18724:32:18724:40|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18724:32:18724:40|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17834:25:17834:33|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17834:25:17834:33|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23897:29:23897:41|Input port bit 241 of issue_instr_i[334:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23897:29:23897:41|Input port bits 237 to 174 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23897:29:23897:41|Input port bits 136 to 0 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26907:70:26907:81|Input port bit 0 of commit_ack_i[0:1] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26911:42:26911:56|Input port bits 302 to 301 of decoded_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 259 to 196 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 194 to 131 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 129 to 66 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 64 to 1 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21542:22:21542:26|Input port bit 0 of irq_i[1:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bits 97 to 78 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 76 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 74 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 72 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 70 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 68 of irq_ctrl_i[97:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bits 66 to 46 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 44 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 42 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 40 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 38 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 36 of irq_ctrl_i[97:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bits 34 to 14 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 12 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 10 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 8 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 6 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 4 of irq_ctrl_i[97:0] is unused
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 2 of irq_ctrl_i[97:0] is unused
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30144:31:30144:47|Input port bits 68 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30144:31:30144:47|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30156:24:30156:36|Input port bits 128 to 97 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30156:24:30156:36|Input port bits 32 to 0 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23704:2:23704:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

