================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Sep 01 01:08:47 UTC 2025
    * Version:         2022.2 (Build 3779808 on Feb 17 2023)
    * Project:         spmv_motpe_fl_prj_p8
    * Solution:        solution (Vivado IP Flow Target)
    * Product family:  virtex7
    * Target device:   xc7vx485t-ffg1761-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     Flow_RuntimeOptimized
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  Flow_Quick
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              3797
FF:               3334
DSP:              27
BRAM:             0
URAM:             0
SRL:              91


================================================================
== Place & Route Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 8.787       |
| Post-Route     | 10.951      |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------+
| Name                                | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable | Source    |
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------+
| inst                                | 3797 | 3334 | 27  |      |      |     |        |         |         |          |           |
|   (inst)                            | 95   | 540  |     |      |      |     |        |         |         |          |           |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 650  | 393  | 3   |      |      |     |        |         |         |          |           |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 4       | sum_1    | spmv.c:18 |
|   dmul_64ns_64ns_64_5_max_dsp_1_U2  | 83   | 247  | 11  |      |      |     |        |         |         |          |           |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 4       | mul      | spmv.c:17 |
|   mul_64ns_66ns_75_2_1_U3           | 54   | 35   | 13  |      |      |     |        |         |         |          |           |
|     bind_op mul                     |      |      |     |      |      |     |        | auto    | 1       | mul_ln17 | spmv.c:17 |
|   mux_21_32_1_1_U5                  | 5    |      |     |      |      |     |        |         |         |          |           |
|   urem_64ns_11ns_64_68_1_U4         | 2910 | 2119 |     |      |      |     |        |         |         |          |           |
|     (urem_64ns_11ns_64_68_1_U4)     |      | 74   |     |      |      |     |        |         |         |          |           |
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+-----------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.25%  | OK     |
| FD                                                        | 50%       | 0.55%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.07%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.96%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.96%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5692      | 15     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was NOT met
+--------+--------+-----------------------------+-------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path   |  SLACK | STARTPOINT PIN              | ENDPOINT PIN                              | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|        |        |                             |                                           |              |            |                |          DELAY |        DELAY |
+--------+--------+-----------------------------+-------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1  | -0.951 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[41] |            3 |         18 |          9.681 |          5.635 |        4.046 |
| Path2  | -0.881 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[35] |            3 |         18 |          9.611 |          5.635 |        3.976 |
| Path3  | -0.849 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[32] |            3 |         18 |          9.579 |          5.635 |        3.944 |
| Path4  | -0.849 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[37] |            3 |         18 |          9.579 |          5.635 |        3.944 |
| Path5  | -0.841 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[46] |            3 |         18 |          9.571 |          5.635 |        3.936 |
| Path6  | -0.841 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[40] |            3 |         18 |          9.570 |          5.635 |        3.935 |
| Path7  | -0.838 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[42] |            3 |         18 |          9.567 |          5.635 |        3.932 |
| Path8  | -0.838 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[43] |            3 |         18 |          9.567 |          5.635 |        3.932 |
| Path9  | -0.771 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[34] |            3 |         18 |          9.501 |          5.635 |        3.866 |
| Path10 | -0.742 | indvars_iv_reg_197_reg[9]/C | mul_64ns_66ns_75_2_1_U3/dout_reg__1/C[30] |            3 |         18 |          9.471 |          5.635 |        3.836 |
+--------+--------+-----------------------------+-------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------+----------------------+
    | Path1 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path2 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path3 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path4 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path5 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path6 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path7 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path8 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path9 Cells                            | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+

    +----------------------------------------+----------------------+
    | Path10 Cells                           | Primitive Type       |
    +----------------------------------------+----------------------+
    | indvars_iv_reg_197_reg[9]              | FLOP_LATCH.flop.FDRE |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__6 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__7 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/tmp_product__8 | MULT.dsp.DSP48E1     |
    | mul_64ns_66ns_75_2_1_U3/dout_reg__1    | MULT.dsp.DSP48E1     |
    +----------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------+
| Report Type              | Report Location                                              |
+--------------------------+--------------------------------------------------------------+
| design_analysis          | impl/verilog/report/spmv_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/spmv_failfast_routed.rpt                 |
| status                   | impl/verilog/report/spmv_status_routed.rpt                   |
| timing                   | impl/verilog/report/spmv_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/spmv_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/spmv_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/spmv_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------+


