<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='215' type='52'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='211'>/// EXTRACT_ELEMENT - This is used to get the lower or upper (determined by
  /// a Constant, which is required to be operand #1) half of the integer or
  /// float value specified as operand #0.  This is only for use before
  /// legalization, for values that will be broken into multiple registers.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12230' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12298' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1077' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10LegalizeOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3327' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='1181' c='_ZN4llvm16DAGTypeLegalizer17ExpandFloatResultEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='1765' c='_ZN4llvm16DAGTypeLegalizer18ExpandFloatOperandEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='2038' c='_ZN4llvm16DAGTypeLegalizer19ExpandIntegerResultEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='4163' c='_ZN4llvm16DAGTypeLegalizer20ExpandIntegerOperandEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='983' u='r' c='_ZN4llvm16DAGTypeLegalizer15GetPairElementsENS_7SDValueERS1_S2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='985' u='r' c='_ZN4llvm16DAGTypeLegalizer15GetPairElementsENS_7SDValueERS1_S2_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3293' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3878' c='_ZNK4llvm12SelectionDAG18ComputeNumSignBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5549' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='597' u='r' c='_ZL14getCopyToPartsRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueEPS5_jNS_3MVTEPKNS_5ValueENS_8OptionalIjEENS_3ISD8NodeTypeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='599' u='r' c='_ZL14getCopyToPartsRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueEPS5_jNS_3MVTEPKNS_5ValueENS_8OptionalIjEENS_3ISD8NodeTypeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='393' c='_ZNK4llvm6SDNode16getOperationNameB5cxx11EPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4179' u='r' c='_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4182' u='r' c='_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1780' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1781' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1784' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1785' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1839' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1841' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1854' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1856' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1871' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1872' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2057' u='r' c='_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2058' u='r' c='_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3220' u='r' c='_ZL19LowerWRITE_REGISTERN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3222' u='r' c='_ZL19LowerWRITE_REGISTERN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3906' u='r' c='_ZNK4llvm17ARMTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3908' u='r' c='_ZNK4llvm17ARMTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5973' u='r' c='_ZNK4llvm17ARMTargetLowering13ExpandBITCASTEPNS_6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5975' u='r' c='_ZNK4llvm17ARMTargetLowering13ExpandBITCASTEPNS_6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6347' u='r' c='_ZL16Expand64BitShiftPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6350' u='r' c='_ZL16Expand64BitShiftPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6370' u='r' c='_ZL16Expand64BitShiftPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6372' u='r' c='_ZL16Expand64BitShiftPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9350' u='r' c='_ZL22WinDBZCheckDenominatorRN4llvm12SelectionDAGEPNS_6SDNodeENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9352' u='r' c='_ZL22WinDBZCheckDenominatorRN4llvm12SelectionDAGEPNS_6SDNodeENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9470' u='r' c='_ZL10LowerSTOREN4llvm7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9474' u='r' c='_ZL10LowerSTOREN4llvm7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9846' u='r' c='_ZL20ReplaceLongIntrinsicPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9849' u='r' c='_ZL20ReplaceLongIntrinsicPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12423' u='r' c='_ZL19PerformADDVecReducePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12425' u='r' c='_ZL19PerformADDVecReducePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18310' u='r' c='_ZNK4llvm17ARMTargetLowering8lowerABSEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18312' u='r' c='_ZNK4llvm17ARMTargetLowering8lowerABSEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='482' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='484' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='486' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='488' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='597' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='599' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='601' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='603' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='608' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='616' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='618' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='621' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='623' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='625' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='627' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='630' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='632' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='635' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='637' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='639' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='641' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='646' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='661' u='r' c='_ZNK4llvm17AVRTargetLowering9getAVRCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGENS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1031' u='r' c='_ZL23performMADD_MSUBCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1034' u='r' c='_ZL23performMADD_MSUBCombinePN4llvm6SDNodeERNS_12SelectionDAGERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1241' u='r' c='_ZNK4llvm20MipsSETargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1243' u='r' c='_ZNK4llvm20MipsSETargetLowering12lowerBITCASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1288' u='r' c='_ZL15initAccumulatorN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1290' u='r' c='_ZL15initAccumulatorN4llvm7SDValueERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7643' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7645' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1242' u='r' c='_ZNK4llvm19RISCVTargetLowering16lowerSPLATVECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1243' u='r' c='_ZNK4llvm19RISCVTargetLowering16lowerSPLATVECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2966' u='r' c='_ZL16LowerUMULO_SMULON4llvm7SDValueERNS_12SelectionDAGERKNS_19SparcTargetLoweringE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2968' u='r' c='_ZL16LowerUMULO_SMULON4llvm7SDValueERNS_12SelectionDAGERKNS_19SparcTargetLoweringE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5477' u='r' c='_ZL16lowerI128ToGR128RN4llvm12SelectionDAGENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5479' u='r' c='_ZL16lowerI128ToGR128RN4llvm12SelectionDAGENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2665' u='r' c='_ZL18Passv64i1ArgInRegsRKN4llvm5SDLocERNS_12SelectionDAGERNS_7SDValueERNS_15SmallVectorImplISt4pairINS_8RegisterES5_EEERNS_11CCValAssignESE_RKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2667' u='r' c='_ZL18Passv64i1ArgInRegsRKN4llvm5SDLocERNS_12SelectionDAGERNS_7SDValueERNS_15SmallVectorImplISt4pairINS_8RegisterES5_EEERNS_11CCValAssignESE_RKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24819' u='r' c='_ZL11getMaskNodeN4llvm7SDValueENS_3MVTERKNS_12X86SubtargetERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24821' u='r' c='_ZL11getMaskNodeN4llvm7SDValueENS_3MVTERKNS_12X86SubtargetERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28962' u='r' c='_ZL12LowerBITCASTN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28965' u='r' c='_ZL12LowerBITCASTN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30706' u='r' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30708' u='r' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30717' u='r' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30719' u='r' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='647' u='r' c='_ZNK4llvm19XCoreTargetLowering19TryExpandADDWithMulEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='649' u='r' c='_ZNK4llvm19XCoreTargetLowering19TryExpandADDWithMulEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='651' u='r' c='_ZNK4llvm19XCoreTargetLowering19TryExpandADDWithMulEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='653' u='r' c='_ZNK4llvm19XCoreTargetLowering19TryExpandADDWithMulEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='676' u='r' c='_ZNK4llvm19XCoreTargetLowering19TryExpandADDWithMulEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='678' u='r' c='_ZNK4llvm19XCoreTargetLowering19TryExpandADDWithMulEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='705' u='r' c='_ZNK4llvm19XCoreTargetLowering12ExpandADDSUBEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='708' u='r' c='_ZNK4llvm19XCoreTargetLowering12ExpandADDSUBEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='711' u='r' c='_ZNK4llvm19XCoreTargetLowering12ExpandADDSUBEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='714' u='r' c='_ZNK4llvm19XCoreTargetLowering12ExpandADDSUBEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1763' u='r' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1765' u='r' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1767' u='r' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1769' u='r' c='_ZNK4llvm19XCoreTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
