===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.4704 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9369 ( 18.6%)    3.9369 ( 23.9%)  FIR Parser
   10.0877 ( 47.8%)    6.8746 ( 41.7%)  'firrtl.circuit' Pipeline
    1.9159 (  9.1%)    0.9592 (  5.8%)    'firrtl.module' Pipeline
    1.7394 (  8.2%)    0.8834 (  5.4%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1718 (  0.8%)    0.0983 (  0.6%)      LowerCHIRRTL
    0.1100 (  0.5%)    0.1100 (  0.7%)    InferWidths
    0.7243 (  3.4%)    0.7243 (  4.4%)    InferResets
    0.0387 (  0.2%)    0.0387 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.6971 (  3.3%)    0.6971 (  4.2%)    LowerFIRRTLTypes
    3.0370 ( 14.4%)    1.5227 (  9.2%)    'firrtl.module' Pipeline
    1.1912 (  5.6%)    0.6011 (  3.6%)      ExpandWhens
    1.8412 (  8.7%)    0.9216 (  5.6%)      Canonicalizer
    0.5006 (  2.4%)    0.5006 (  3.0%)    Inliner
    1.6180 (  7.7%)    1.6180 (  9.8%)    IMConstProp
    0.0440 (  0.2%)    0.0440 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4706 (  7.0%)    0.7370 (  4.5%)    'firrtl.module' Pipeline
    1.4680 (  7.0%)    0.7359 (  4.5%)      Canonicalizer
    0.9194 (  4.4%)    0.9194 (  5.6%)  LowerFIRRTLToHW
    0.2140 (  1.0%)    0.2140 (  1.3%)  HWMemSimImpl
    2.4293 ( 11.5%)    1.2155 (  7.4%)  'hw.module' Pipeline
    0.0578 (  0.3%)    0.0297 (  0.2%)    HWCleanup
    0.8188 (  3.9%)    0.4175 (  2.5%)    CSE
    0.0014 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.5324 (  7.3%)    0.7727 (  4.7%)    Canonicalizer
    0.0110 (  0.1%)    0.0056 (  0.0%)    HWLegalizeModules
    0.3712 (  1.8%)    0.3712 (  2.3%)  HWLegalizeNames
    0.4350 (  2.1%)    0.2180 (  1.3%)  'hw.module' Pipeline
    0.4309 (  2.0%)    0.2162 (  1.3%)    PrettifyVerilog
    2.7090 ( 12.8%)    2.7090 ( 16.4%)  ExportVerilog emission
    0.0069 (  0.0%)    0.0069 (  0.0%)  Rest
   21.1159 (100.0%)   16.4704 (100.0%)  Total

{
  totalTime: 16.511,
  maxMemory: 864460800
}
