Metadata-Version: 2.4
Name: vlsim
Version: 0.0.2
Summary: vlsim is a wrapper around Verilator that adds in a simple C++ front-end for clock generation and trace control
Home-page: https://github.com/mballance/vlsim
Author: Matthew Ballance
Author-email: matt.ballance@gmail.com
License: Apache 2.0
Keywords: SystemVerilog,Verilog,RTL,Verilator
License-File: LICENSE
Dynamic: author
Dynamic: author-email
Dynamic: home-page
Dynamic: keywords
Dynamic: license
Dynamic: license-file
Dynamic: summary
