<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUControl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Buffer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Buffer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Buffer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Control.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instr_Register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instr_Register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instr_Register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemDataReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemDataReg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemDataReg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MiniMips.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MiniMips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MiniMips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MiniMips.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MiniMips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MiniMips.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MiniMips.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MiniMips.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MiniMips.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MiniMips.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MiniMips.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MiniMips.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MiniMips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MiniMips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MiniMips.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MiniMips.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MiniMips.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MiniMips.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MiniMips.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MiniMips.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MiniMips_BRAM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MiniMips_BRAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MiniMips_BRAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MiniMips_BRAM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MiniMips_BRAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MiniMips_BRAM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MiniMips_BRAM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MiniMips_BRAM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MiniMips_BRAM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MiniMips_BRAM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MiniMips_BRAM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MiniMips_BRAM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MiniMips_BRAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MiniMips_BRAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MiniMips_BRAM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MiniMips_BRAM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MiniMips_BRAM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MiniMips_BRAM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MiniMips_BRAM.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MiniMips_BRAM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MiniMips_BRAM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MiniMips_BRAM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MiniMips_BRAM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MiniMips_BRAM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MiniMips_BRAM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MiniMips_BRAM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MiniMips_BRAM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MiniMips_BRAM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MiniMips_BRAM_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MiniMips_BRAM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MiniMips_BRAM_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MiniMips_BRAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MiniMips_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MiniMips_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MiniMips_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MiniMips_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MiniMips_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MiniMips_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MiniMips_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MiniMips_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MiniMips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MiniMips_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MiniMips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexer2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexer2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexer2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexer4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexer4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexer4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyBuffer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MyBuffer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MyBuffer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registers.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registers.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftRegister2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ShiftRegister2.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="minimips.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="minimips.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="minimips.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALUControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALUControl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ClockDivider_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ClockDivisorN_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DCM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_DCM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_DCM_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Instr_Register_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Instr_Register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_Instr_Register_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Memory_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MiniMips_BRAM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MiniMips_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Registers_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Registers_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ShiftRegister2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_minimips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1400667358" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1400667358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400684873" xil_pn:in_ck="-4325334741112038581" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1400684872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="ClockDivider.vhd"/>
      <outfile xil_pn:name="ClockDivisorN.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Control_BRAM.vhd"/>
      <outfile xil_pn:name="Display7Segments.vhd"/>
      <outfile xil_pn:name="DisplaysManager.vhd"/>
      <outfile xil_pn:name="Instr_Register.vhd"/>
      <outfile xil_pn:name="MemDataReg.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="MiniMips.vhd"/>
      <outfile xil_pn:name="MiniMips_BRAM.vhd"/>
      <outfile xil_pn:name="Multiplexer2.vhd"/>
      <outfile xil_pn:name="Multiplexer4.vhd"/>
      <outfile xil_pn:name="MyBuffer.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="ShiftRegister2.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_ALUControl.vhd"/>
      <outfile xil_pn:name="test_ClockDivider.vhd"/>
      <outfile xil_pn:name="test_ClockDivisorN.vhd"/>
      <outfile xil_pn:name="test_Control.vhd"/>
      <outfile xil_pn:name="test_DCM.vhd"/>
      <outfile xil_pn:name="test_Instr_Register.vhd"/>
      <outfile xil_pn:name="test_Memory.vhd"/>
      <outfile xil_pn:name="test_MiniMips_BRAM.vhd"/>
      <outfile xil_pn:name="test_Registers.vhd"/>
      <outfile xil_pn:name="test_ShiftRegister2.vhd"/>
      <outfile xil_pn:name="test_minimips.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400685068" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8279505763609227497" xil_pn:start_ts="1400685068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400685068" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5335814361701562215" xil_pn:start_ts="1400685068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400670901" xil_pn:in_ck="7042302770535277084" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9210576199894750157" xil_pn:start_ts="1400670900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memory_BRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memory_BRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400684873" xil_pn:in_ck="-355675982386773948" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1400684873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="ClockDivider.vhd"/>
      <outfile xil_pn:name="ClockDivisorN.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Control_BRAM.vhd"/>
      <outfile xil_pn:name="Display7Segments.vhd"/>
      <outfile xil_pn:name="DisplaysManager.vhd"/>
      <outfile xil_pn:name="Instr_Register.vhd"/>
      <outfile xil_pn:name="MemDataReg.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="MiniMips.vhd"/>
      <outfile xil_pn:name="MiniMips_BRAM.vhd"/>
      <outfile xil_pn:name="Multiplexer2.vhd"/>
      <outfile xil_pn:name="Multiplexer4.vhd"/>
      <outfile xil_pn:name="MyBuffer.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="ShiftRegister2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/memory_BRAM.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_ALUControl.vhd"/>
      <outfile xil_pn:name="test_ClockDivider.vhd"/>
      <outfile xil_pn:name="test_ClockDivisorN.vhd"/>
      <outfile xil_pn:name="test_Control.vhd"/>
      <outfile xil_pn:name="test_DCM.vhd"/>
      <outfile xil_pn:name="test_Instr_Register.vhd"/>
      <outfile xil_pn:name="test_Memory.vhd"/>
      <outfile xil_pn:name="test_MiniMips_BRAM.vhd"/>
      <outfile xil_pn:name="test_Registers.vhd"/>
      <outfile xil_pn:name="test_ShiftRegister2.vhd"/>
      <outfile xil_pn:name="test_minimips.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400685079" xil_pn:in_ck="-4349133546102776041" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7371037429851707342" xil_pn:start_ts="1400685068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_DCM_beh.prj"/>
      <outfile xil_pn:name="test_DCM_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1400685081" xil_pn:in_ck="2249207714678909492" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8965782715184571359" xil_pn:start_ts="1400685079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_DCM_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1400578110" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1400578110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400668357" xil_pn:in_ck="4992979461519082721" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1589717457205185755" xil_pn:start_ts="1400668357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
