#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x559b6d81c410 .scope module, "uart_rx_tb" "uart_rx_tb" 2 6;
 .timescale -8 -12;
P_0x559b6d805dd0 .param/l "BAUD_COUNTS_PER_BIT" 1 2 12, +C4<00000000000000000000001000001001>;
P_0x559b6d805e10 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 1 2 13, +C4<00000000000000000000000000001010>;
P_0x559b6d805e50 .param/l "CLK_FREQ" 1 2 10, +C4<00000000100110001001011010000000>;
P_0x559b6d805e90 .param/l "RX_COUNTER_BITWIDTH" 1 2 11, +C4<00000000000000000000000000000011>;
P_0x559b6d805ed0 .param/l "UART_BAUD_RATE" 1 2 8, +C4<00000000000000000100101100000000>;
P_0x559b6d805f10 .param/l "UART_DATA_LENGTH" 1 2 9, +C4<00000000000000000000000000001000>;
P_0x559b6d805f50 .param/l "clk_pulse" 1 2 15, +C4<00000000000000000000000000001010>;
P_0x559b6d805f90 .param/l "data" 1 2 20, C4<11001100>;
P_0x559b6d805fd0 .param/l "wait_one_bit" 1 2 16, +C4<0000000000000000000000000000000000000000000000000001010001011010>;
v0x559b6d83ce70_0 .var "clk_tb", 0 0;
v0x559b6d83cf30_0 .net "data_valid_strb_tb", 0 0, v0x559b6d83c520_0;  1 drivers
v0x559b6d83d000_0 .var/i "i", 31 0;
v0x559b6d83d0d0_0 .var/i "j", 31 0;
v0x559b6d83d190_0 .var "reset_tb", 0 0;
v0x559b6d83d230_0 .net "rx_data_tb", 7 0, L_0x559b6d83d3d0;  1 drivers
v0x559b6d83d300_0 .var "rx_tb", 0 0;
S_0x559b6d807ac0 .scope module, "dut" "uart_rx" 2 34, 3 1 0, S_0x559b6d81c410;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "rx_i";
    .port_info 3 /OUTPUT 8 "data_o";
    .port_info 4 /OUTPUT 1 "data_valid_strb_o";
P_0x559b6d807ca0 .param/l "BAUD_COUNTS_PER_BIT" 0 3 6, +C4<00000000000000000000001000001001>;
P_0x559b6d807ce0 .param/l "BAUD_COUNTS_PER_BIT_HALF" 1 3 25, +C4<00000000000000000000000100000100>;
P_0x559b6d807d20 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x559b6d807d60 .param/l "CLK_FREQ" 0 3 4, +C4<00000000100110001001011010000000>;
P_0x559b6d807da0 .param/l "RX_COUNTER_BITWIDTH" 0 3 5, +C4<00000000000000000000000000000011>;
P_0x559b6d807de0 .param/l "UART_BAUD_RATE" 0 3 2, +C4<00000000000000000100101100000000>;
P_0x559b6d807e20 .param/l "UART_DATA_LENGTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x559b6d807e60 .param/l "stIDLE" 1 3 28, C4<00>;
P_0x559b6d807ea0 .param/l "stRECEIVING" 1 3 30, C4<10>;
P_0x559b6d807ee0 .param/l "stSTARTBIT" 1 3 29, C4<01>;
P_0x559b6d807f20 .param/l "stSTOPBIT" 1 3 31, C4<11>;
L_0x559b6d83d3d0 .functor BUFZ 8, v0x559b6d83cb50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x559b6d81eab0_0 .var "baud_counter_val", 9 0;
v0x559b6d83c3a0_0 .net "clk_i", 0 0, v0x559b6d83ce70_0;  1 drivers
v0x559b6d83c460_0 .net "data_o", 7 0, L_0x559b6d83d3d0;  alias, 1 drivers
v0x559b6d83c520_0 .var "data_valid_strb_o", 0 0;
v0x559b6d83c5e0_0 .var "next_baud_counter_val", 9 0;
v0x559b6d83c710_0 .var "next_rx_counter_val", 2 0;
v0x559b6d83c7f0_0 .var "next_rx_data", 7 0;
v0x559b6d83c8d0_0 .var "next_rx_state", 1 0;
v0x559b6d83c9b0_0 .net "reset_i", 0 0, v0x559b6d83d190_0;  1 drivers
v0x559b6d83ca70_0 .var "rx_counter_val", 2 0;
v0x559b6d83cb50_0 .var "rx_data", 7 0;
v0x559b6d83cc30_0 .net "rx_i", 0 0, v0x559b6d83d300_0;  1 drivers
v0x559b6d83ccf0_0 .var "rx_state", 1 0;
E_0x559b6d7fa240 .event posedge, v0x559b6d83c9b0_0, v0x559b6d83c3a0_0;
E_0x559b6d80f930 .event anyedge, v0x559b6d83c8d0_0, v0x559b6d83ccf0_0;
E_0x559b6d810cd0 .event anyedge, v0x559b6d83cb50_0, v0x559b6d83cc30_0, v0x559b6d81eab0_0, v0x559b6d83ccf0_0;
E_0x559b6d7fa200 .event anyedge, v0x559b6d81eab0_0, v0x559b6d83ccf0_0, v0x559b6d83ca70_0;
E_0x559b6d8073a0 .event anyedge, v0x559b6d83ccf0_0, v0x559b6d81eab0_0;
E_0x559b6d8074b0 .event anyedge, v0x559b6d83cc30_0, v0x559b6d83ca70_0, v0x559b6d81eab0_0, v0x559b6d83ccf0_0;
    .scope S_0x559b6d807ac0;
T_0 ;
    %wait E_0x559b6d8074b0;
    %load/vec4 v0x559b6d83ccf0_0;
    %store/vec4 v0x559b6d83c8d0_0, 0, 2;
    %load/vec4 v0x559b6d83ccf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x559b6d83cc30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x559b6d83c8d0_0, 0, 2;
T_0.5 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x559b6d81eab0_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x559b6d83c8d0_0, 0, 2;
T_0.7 ;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x559b6d83ca70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0x559b6d81eab0_0;
    %pad/u 32;
    %pushi/vec4 521, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x559b6d83c8d0_0, 0, 2;
T_0.9 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x559b6d81eab0_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x559b6d83c8d0_0, 0, 2;
T_0.12 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x559b6d807ac0;
T_1 ;
    %wait E_0x559b6d8073a0;
    %load/vec4 v0x559b6d81eab0_0;
    %store/vec4 v0x559b6d83c5e0_0, 0, 10;
    %load/vec4 v0x559b6d83ccf0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x559b6d81eab0_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x559b6d83c5e0_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x559b6d81eab0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x559b6d83c5e0_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559b6d807ac0;
T_2 ;
    %wait E_0x559b6d7fa200;
    %load/vec4 v0x559b6d83ca70_0;
    %store/vec4 v0x559b6d83c710_0, 0, 3;
    %load/vec4 v0x559b6d83ccf0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x559b6d81eab0_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x559b6d83ca70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x559b6d83c710_0, 0, 3;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x559b6d83c710_0, 0, 3;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559b6d807ac0;
T_3 ;
    %wait E_0x559b6d810cd0;
    %load/vec4 v0x559b6d83cb50_0;
    %store/vec4 v0x559b6d83c7f0_0, 0, 8;
    %load/vec4 v0x559b6d83ccf0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x559b6d81eab0_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x559b6d83cc30_0;
    %load/vec4 v0x559b6d83cb50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559b6d83c7f0_0, 0, 8;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559b6d807ac0;
T_4 ;
    %wait E_0x559b6d80f930;
    %load/vec4 v0x559b6d83ccf0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x559b6d83c8d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559b6d83c520_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559b6d83c520_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559b6d807ac0;
T_5 ;
    %wait E_0x559b6d7fa240;
    %load/vec4 v0x559b6d83c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559b6d83ca70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x559b6d81eab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559b6d83ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559b6d83cb50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x559b6d83c710_0;
    %assign/vec4 v0x559b6d83ca70_0, 0;
    %load/vec4 v0x559b6d83c5e0_0;
    %assign/vec4 v0x559b6d81eab0_0, 0;
    %load/vec4 v0x559b6d83c8d0_0;
    %assign/vec4 v0x559b6d83ccf0_0, 0;
    %load/vec4 v0x559b6d83c7f0_0;
    %assign/vec4 v0x559b6d83cb50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559b6d81c410;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559b6d83d190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559b6d83ce70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559b6d83d300_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x559b6d81c410;
T_7 ;
T_7.0 ;
    %delay 50000, 0;
    %load/vec4 v0x559b6d83ce70_0;
    %inv;
    %store/vec4 v0x559b6d83ce70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x559b6d81c410;
T_8 ;
    %vpi_call 2 50 "$dumpfile", "sim/uart_rx_tb.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559b6d83d190_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559b6d83d190_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b6d83d000_0, 0, 32;
T_8.0 ; Top of for-loop
    %load/vec4 v0x559b6d83d000_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559b6d83d300_0, 0, 1;
    %delay 52100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559b6d83d0d0_0, 0, 32;
T_8.3 ; Top of for-loop
    %load/vec4 v0x559b6d83d0d0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_8.4, 5;
    %pushi/vec4 204, 0, 8;
    %load/vec4 v0x559b6d83d0d0_0;
    %part/s 1;
    %store/vec4 v0x559b6d83d300_0, 0, 1;
    %delay 52100000, 0;
T_8.5 ; for-loop step statement
    %load/vec4 v0x559b6d83d0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b6d83d0d0_0, 0, 32;
    %jmp T_8.3;
T_8.4 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559b6d83d300_0, 0, 1;
    %delay 52100000, 0;
T_8.2 ; for-loop step statement
    %load/vec4 v0x559b6d83d000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559b6d83d000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ; for-loop exit label
    %delay 20000000, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/uart_rx_tb.v";
    "./src/uart_rx.v";
