INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_1_2/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/counter_sync_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/disp_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/dual_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/int_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sim_1/new/testbench_whole.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_whole
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
