Analysis & Synthesis report for RISC-V-Single-Cycle-VHDL
Fri Aug 26 03:45:20 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|validchecker:validchecker1|State
 10. State Machine - |top|UART_TX:tx1|r_SM_Main
 11. State Machine - |top|fifo32to4:fifo32to4_1|State
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for data_memory:datamem1|altsyncram:ram_block[0][31]__1|altsyncram_40h1:auto_generated
 18. Source assignments for fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_40h1:auto_generated
 19. Parameter Settings for User Entity Instance: fifo:fifo1
 20. Parameter Settings for User Entity Instance: UART_TX:tx1
 21. Parameter Settings for User Entity Instance: data_memory:datamem1|altsyncram:ram_block[0][31]__1
 22. Parameter Settings for Inferred Entity Instance: fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "data_memory:datamem1"
 25. Port Connectivity Checks: "sevenseg:sevenseg1"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 26 03:45:20 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RISC-V-Single-Cycle-VHDL                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,664                                       ;
;     Total combinational functions  ; 2,577                                       ;
;     Dedicated logic registers      ; 1,442                                       ;
; Total registers                    ; 1442                                        ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                           ; Setting            ; Default Value            ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                           ; EP4CE6E22C8        ;                          ;
; Top-level entity name                                            ; top                ; RISC-V-Single-Cycle-VHDL ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V                ;
; Use smart compilation                                            ; Off                ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                      ; Off                ; Off                      ;
; Restructure Multiplexers                                         ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                      ;
; Preserve fewer node names                                        ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                         ; Auto               ; Auto                     ;
; Safe State Machine                                               ; Off                ; Off                      ;
; Extract Verilog State Machines                                   ; On                 ; On                       ;
; Extract VHDL State Machines                                      ; On                 ; On                       ;
; Ignore Verilog initial constructs                                ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                       ;
; Parallel Synthesis                                               ; On                 ; On                       ;
; DSP Block Balancing                                              ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                               ; On                 ; On                       ;
; Power-Up Don't Care                                              ; On                 ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                      ;
; Remove Duplicate Registers                                       ; On                 ; On                       ;
; Ignore CARRY Buffers                                             ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                ; Off                      ;
; Ignore SOFT Buffers                                              ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                      ;
; Optimization Technique                                           ; Balanced           ; Balanced                 ;
; Carry Chain Length                                               ; 70                 ; 70                       ;
; Auto Carry Chains                                                ; On                 ; On                       ;
; Auto Open-Drain Pins                                             ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                      ;
; Auto ROM Replacement                                             ; On                 ; On                       ;
; Auto RAM Replacement                                             ; On                 ; On                       ;
; Auto DSP Block Replacement                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                 ; On                       ;
; Strict RAM Replacement                                           ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                      ;
; Auto RAM Block Balancing                                         ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                      ;
; Auto Resource Sharing                                            ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                      ;
; Timing-Driven Synthesis                                          ; On                 ; On                       ;
; Report Parameter Settings                                        ; On                 ; On                       ;
; Report Source Assignments                                        ; On                 ; On                       ;
; Report Connectivity Checks                                       ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                      ;
; Synchronization Register Chain Length                            ; 2                  ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation       ;
; HDL message level                                                ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                      ;
; Clock MUX Protection                                             ; On                 ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                      ;
; Block Design Naming                                              ; Auto               ; Auto                     ;
; SDC constraint protection                                        ; Off                ; Off                      ;
; Synthesis Effort                                                 ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                       ;
+------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; validchecker.vhd                 ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/validchecker.vhd       ;         ;
; uartTX.vhd                       ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/uartTX.vhd             ;         ;
; top.vhd                          ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd                ;         ;
; testsevenseg.vhd                 ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/testsevenseg.vhd       ;         ;
; regfiles.vhd                     ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd           ;         ;
; progmem.vhd                      ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/progmem.vhd            ;         ;
; pc.vhd                           ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/pc.vhd                 ;         ;
; immgen.vhd                       ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/immgen.vhd             ;         ;
; hex2ascii.vhd                    ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/hex2ascii.vhd          ;         ;
; fifo32to4.vhd                    ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd          ;         ;
; fifo.vhd                         ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd               ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/debounce.vhd           ;         ;
; datamem.vhd                      ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/datamem.vhd            ;         ;
; ctrl.vhd                         ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/ctrl.vhd               ;         ;
; bin2bcd.vhd                      ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/bin2bcd.vhd            ;         ;
; aluctrl.vhd                      ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/aluctrl.vhd            ;         ;
; alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/alu.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_40h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/db/altsyncram_40h1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,664 ;
;                                             ;       ;
; Total combinational functions               ; 2577  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1737  ;
;     -- 3 input functions                    ; 544   ;
;     -- <=2 input functions                  ; 296   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2170  ;
;     -- arithmetic mode                      ; 407   ;
;                                             ;       ;
; Total registers                             ; 1442  ;
;     -- Dedicated logic registers            ; 1442  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 17    ;
; Total memory bits                           ; 16384 ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1138  ;
; Total fan-out                               ; 14225 ;
; Average fan-out                             ; 3.46  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                       ; 2577 (537)          ; 1442 (132)                ; 16384       ; 0            ; 0       ; 0         ; 17   ; 0            ; |top                                                                                    ; top             ; work         ;
;    |Debounce_Switch:Debounce_Inst|         ; 30 (30)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Debounce_Switch:Debounce_Inst                                                      ; Debounce_Switch ; work         ;
;    |UART_TX:tx1|                           ; 35 (35)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|UART_TX:tx1                                                                        ; UART_TX         ; work         ;
;    |alu:alu1|                              ; 490 (490)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|alu:alu1                                                                           ; alu             ; work         ;
;    |alu_controller:aluctrl1|               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|alu_controller:aluctrl1                                                            ; alu_controller  ; work         ;
;    |bin2bcd:bin2bcd1|                      ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bin2bcd:bin2bcd1                                                                   ; bin2bcd         ; work         ;
;    |control_unit:ctrl1|                    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control_unit:ctrl1                                                                 ; control_unit    ; work         ;
;    |data_memory:datamem1|                  ; 2 (2)               ; 47 (47)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_memory:datamem1                                                               ; data_memory     ; work         ;
;       |altsyncram:ram_block[0][31]__1|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_memory:datamem1|altsyncram:ram_block[0][31]__1                                ; altsyncram      ; work         ;
;          |altsyncram_40h1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_memory:datamem1|altsyncram:ram_block[0][31]__1|altsyncram_40h1:auto_generated ; altsyncram_40h1 ; work         ;
;    |fifo32to4:fifo32to4_1|                 ; 42 (42)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo32to4:fifo32to4_1                                                              ; fifo32to4       ; work         ;
;    |fifo:fifo1|                            ; 100 (100)           ; 100 (100)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1                                                                         ; fifo            ; work         ;
;       |altsyncram:\fifo_proc:Memory_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0                                      ; altsyncram      ; work         ;
;          |altsyncram_40h1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_40h1:auto_generated       ; altsyncram_40h1 ; work         ;
;    |hex2ascii:hex2ascii1|                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|hex2ascii:hex2ascii1                                                               ; hex2ascii       ; work         ;
;    |progmem:inst1|                         ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|progmem:inst1                                                                      ; progmem         ; work         ;
;    |program_counter:pc1|                   ; 1 (1)               ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|program_counter:pc1                                                                ; program_counter ; work         ;
;    |register_files:regfiles1|              ; 1096 (1096)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|register_files:regfiles1                                                           ; register_files  ; work         ;
;    |sevenseg:sevenseg1|                    ; 51 (51)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevenseg:sevenseg1                                                                 ; sevenseg        ; work         ;
;    |validchecker:validchecker1|            ; 16 (16)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|validchecker:validchecker1                                                         ; validchecker    ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; data_memory:datamem1|altsyncram:ram_block[0][31]__1|altsyncram_40h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
; fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_40h1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |top|validchecker:validchecker1|State         ;
+----------------+----------------+----------------+------------+
; Name           ; State.waitnext ; State.transfer ; State.idle ;
+----------------+----------------+----------------+------------+
; State.idle     ; 0              ; 0              ; 0          ;
; State.transfer ; 0              ; 1              ; 1          ;
; State.waitnext ; 1              ; 0              ; 1          ;
+----------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|UART_TX:tx1|r_SM_Main                                                                                                        ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+
; Name                     ; r_SM_Main.s_Cleanup ; r_SM_Main.s_TX_Stop_Bit ; r_SM_Main.s_TX_Data_Bits ; r_SM_Main.s_TX_Start_Bit ; r_SM_Main.s_Idle ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+
; r_SM_Main.s_Idle         ; 0                   ; 0                       ; 0                        ; 0                        ; 0                ;
; r_SM_Main.s_TX_Start_Bit ; 0                   ; 0                       ; 0                        ; 1                        ; 1                ;
; r_SM_Main.s_TX_Data_Bits ; 0                   ; 0                       ; 1                        ; 0                        ; 1                ;
; r_SM_Main.s_TX_Stop_Bit  ; 0                   ; 1                       ; 0                        ; 0                        ; 1                ;
; r_SM_Main.s_Cleanup      ; 1                   ; 0                       ; 0                        ; 0                        ; 1                ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|fifo32to4:fifo32to4_1|State                                                                                                                                                    ;
+-----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+
; Name            ; State.waitline ; State.nextline ; State.nibble1 ; State.nibble2 ; State.nibble3 ; State.nibble4 ; State.nibble5 ; State.nibble6 ; State.nibble7 ; State.nibble8 ; State.readWords ;
+-----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+
; State.readWords ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ;
; State.nibble8   ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1               ;
; State.nibble7   ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1               ;
; State.nibble6   ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1               ;
; State.nibble5   ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1               ;
; State.nibble4   ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; State.nibble3   ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; State.nibble2   ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; State.nibble1   ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; State.nextline  ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
; State.waitline  ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ;
+-----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; UART_TX:tx1|r_TX_Data[7]               ; Stuck at GND due to stuck port data_in ;
; sevenseg:sevenseg1|count_dig[31]       ; Merged with count[31]                  ;
; sevenseg:sevenseg1|count_dig[30]       ; Merged with count[30]                  ;
; sevenseg:sevenseg1|count_dig[29]       ; Merged with count[29]                  ;
; sevenseg:sevenseg1|count_dig[28]       ; Merged with count[28]                  ;
; sevenseg:sevenseg1|count_dig[27]       ; Merged with count[27]                  ;
; sevenseg:sevenseg1|count_dig[26]       ; Merged with count[26]                  ;
; sevenseg:sevenseg1|count_dig[25]       ; Merged with count[25]                  ;
; sevenseg:sevenseg1|count_dig[24]       ; Merged with count[24]                  ;
; sevenseg:sevenseg1|count_dig[23]       ; Merged with count[23]                  ;
; sevenseg:sevenseg1|count_dig[22]       ; Merged with count[22]                  ;
; sevenseg:sevenseg1|count_dig[21]       ; Merged with count[21]                  ;
; sevenseg:sevenseg1|count_dig[20]       ; Merged with count[20]                  ;
; sevenseg:sevenseg1|count_dig[19]       ; Merged with count[19]                  ;
; sevenseg:sevenseg1|count_dig[18]       ; Merged with count[18]                  ;
; sevenseg:sevenseg1|count_dig[13]       ; Merged with count[13]                  ;
; sevenseg:sevenseg1|count_dig[11]       ; Merged with count[11]                  ;
; sevenseg:sevenseg1|count_dig[10]       ; Merged with count[10]                  ;
; sevenseg:sevenseg1|count_dig[9]        ; Merged with count[9]                   ;
; sevenseg:sevenseg1|count_dig[8]        ; Merged with count[8]                   ;
; sevenseg:sevenseg1|count_dig[6]        ; Merged with count[6]                   ;
; sevenseg:sevenseg1|count_dig[5]        ; Merged with count[5]                   ;
; sevenseg:sevenseg1|count_dig[3]        ; Merged with count[3]                   ;
; sevenseg:sevenseg1|count_dig[2]        ; Merged with count[2]                   ;
; sevenseg:sevenseg1|count_dig[1]        ; Merged with count[1]                   ;
; sevenseg:sevenseg1|count_dig[0]        ; Merged with count[0]                   ;
; sevenseg:sevenseg1|count_dig[17]       ; Merged with count[17]                  ;
; sevenseg:sevenseg1|count_dig[16]       ; Merged with count[16]                  ;
; sevenseg:sevenseg1|count_dig[15]       ; Merged with count[15]                  ;
; sevenseg:sevenseg1|count_dig[14]       ; Merged with count[14]                  ;
; sevenseg:sevenseg1|count_dig[12]       ; Merged with count[12]                  ;
; sevenseg:sevenseg1|count_dig[7]        ; Merged with count[7]                   ;
; sevenseg:sevenseg1|count_dig[4]        ; Merged with count[4]                   ;
; UART_TX:tx1|r_TX_Data[5]               ; Merged with UART_TX:tx1|r_TX_Data[4]   ;
; program_counter:pc1|address_out[0]     ; Stuck at GND due to stuck port data_in ;
; count4[0]                              ; Merged with count[0]                   ;
; count2[0]                              ; Merged with count[0]                   ;
; Total Number of Removed Registers = 37 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1442  ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1131  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; count[0]                                   ; 6       ;
; count3[0]                                  ; 2       ;
; fifo32to4:fifo32to4_1|readnext             ; 2       ;
; validchecker:validchecker1|fifo_read_State ; 1       ;
; Total number of inverted registers = 4     ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                         ;
+-----------------------------------------------+------------------------------------+
; Register Name                                 ; RAM Name                           ;
+-----------------------------------------------+------------------------------------+
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[0]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[1]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[2]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[3]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[4]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[5]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[6]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[7]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[8]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[9]  ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[10] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[11] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[12] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[13] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[14] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[15] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[16] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[17] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[18] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[19] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[20] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[21] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[22] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[23] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[24] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[25] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[26] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[27] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[28] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[29] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[30] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[31] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[32] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[33] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[34] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[35] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[36] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[37] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[38] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[39] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[40] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[41] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[42] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[43] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[44] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[45] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[46] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[47] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
; fifo:fifo1|\fifo_proc_Memory_rtl_0_bypass[48] ; fifo:fifo1|\fifo_proc:Memory_rtl_0 ;
+-----------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|program_counter:pc1|address_out[26]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|UART_TX:tx1|r_Clk_Count[4]           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; Yes        ; |top|fifo32to4:fifo32to4_1|dataout_sig[1] ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|Mux64                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|control_unit:ctrl1|next_pc_sel[0]    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|Mux57                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|alu_controller:aluctrl1|ALUop_out[1] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|Selector55                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|fifo:fifo1|Tail                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|fifo:fifo1|Head                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|UART_TX:tx1|r_Bit_Index              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|Mux93                                ;
; 12:1               ; 14 bits   ; 112 LEs       ; 70 LEs               ; 42 LEs                 ; No         ; |top|alu:alu1|Mux2                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |top|alu:alu1|Mux18                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|sevenseg:sevenseg1|display_data[1]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|validchecker:validchecker1|State     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|alu:alu1|Mux26                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |top|alu:alu1|Mux29                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:datamem1|altsyncram:ram_block[0][31]__1|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_width     ; 32    ; Signed Integer                 ;
; fifo_depth     ; 256   ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:tx1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; g_clks_per_bit ; 217   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:datamem1|altsyncram:ram_block[0][31]__1 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Untyped                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 32                   ; Untyped                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; data_memory:datamem1|altsyncram:ram_block[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 256                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 256                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ;
; Entity Instance                           ; fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 256                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 256                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ;
+-------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:datamem1"                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; probe_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "sevenseg:sevenseg1"    ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; data_in[31..16] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 1442                        ;
;     CLR               ; 31                          ;
;     ENA               ; 1123                        ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 21                          ;
;     SLD               ; 1                           ;
;     plain             ; 258                         ;
; cycloneiii_lcell_comb ; 2582                        ;
;     arith             ; 407                         ;
;         2 data inputs ; 188                         ;
;         3 data inputs ; 219                         ;
;     normal            ; 2175                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 325                         ;
;         4 data inputs ; 1737                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 23.00                       ;
; Average LUT depth     ; 15.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Aug 26 03:44:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Single-Cycle-VHDL -c RISC-V-Single-Cycle-VHDL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file validchecker.vhd
    Info (12022): Found design unit 1: validchecker-Behavioral File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/validchecker.vhd Line: 24
    Info (12023): Found entity 1: validchecker File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/validchecker.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uarttx.vhd
    Info (12022): Found design unit 1: UART_TX-RTL File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/uartTX.vhd Line: 33
    Info (12023): Found entity 1: UART_TX File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/uartTX.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 17
    Info (12023): Found entity 1: top File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testsevenseg.vhd
    Info (12022): Found design unit 1: sevenseg-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/testsevenseg.vhd Line: 14
    Info (12023): Found entity 1: sevenseg File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/testsevenseg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file segments.vhd
    Info (12022): Found design unit 1: segments_controller-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/segments.vhd Line: 13
    Info (12023): Found entity 1: segments_controller File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/segments.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regfiles.vhd
    Info (12022): Found design unit 1: register_files-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd Line: 17
    Info (12023): Found entity 1: register_files File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file progmem.vhd
    Info (12022): Found design unit 1: progmem-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/progmem.vhd Line: 15
    Info (12023): Found entity 1: progmem File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/progmem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: program_counter-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/pc.vhd Line: 12
    Info (12023): Found entity 1: program_counter File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/pc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file immgen.vhd
    Info (12022): Found design unit 1: immediate_generator-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/immgen.vhd Line: 16
    Info (12023): Found entity 1: immediate_generator File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/immgen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hex2ascii.vhd
    Info (12022): Found design unit 1: hex2ascii-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/hex2ascii.vhd Line: 13
    Info (12023): Found entity 1: hex2ascii File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/hex2ascii.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo32to4.vhd
    Info (12022): Found design unit 1: fifo32to4-Behavioral File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd Line: 20
    Info (12023): Found entity 1: fifo32to4 File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo32to4.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-Behavioral File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd Line: 51
    Info (12023): Found entity 1: fifo File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/fifo.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: Debounce_Switch-RTL File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/debounce.vhd Line: 20
    Info (12023): Found entity 1: Debounce_Switch File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/debounce.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file datamem.vhd
    Info (12022): Found design unit 1: data_memory-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/datamem.vhd Line: 17
    Info (12023): Found entity 1: data_memory File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/datamem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ctrl.vhd
    Info (12022): Found design unit 1: control_unit-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/ctrl.vhd Line: 15
    Info (12023): Found entity 1: control_unit File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/ctrl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd.vhd
    Info (12022): Found design unit 1: bin2bcd-fum File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/bin2bcd.vhd Line: 15
    Info (12023): Found entity 1: bin2bcd File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/bin2bcd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file aluctrl.vhd
    Info (12022): Found design unit 1: alu_controller-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/aluctrl.vhd Line: 14
    Info (12023): Found entity 1: alu_controller File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/aluctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behav File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/alu.vhd Line: 14
    Info (12023): Found entity 1: alu File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/alu.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "Debounce_Switch" for hierarchy "Debounce_Switch:Debounce_Inst" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 273
Info (12128): Elaborating entity "hex2ascii" for hierarchy "hex2ascii:hex2ascii1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 274
Info (12128): Elaborating entity "fifo32to4" for hierarchy "fifo32to4:fifo32to4_1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 275
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 276
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TX:tx1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 277
Info (12128): Elaborating entity "validchecker" for hierarchy "validchecker:validchecker1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 278
Info (12128): Elaborating entity "sevenseg" for hierarchy "sevenseg:sevenseg1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 279
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 280
Info (12128): Elaborating entity "progmem" for hierarchy "progmem:inst1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 281
Info (12128): Elaborating entity "immediate_generator" for hierarchy "immediate_generator:immgen1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 282
Info (12128): Elaborating entity "register_files" for hierarchy "register_files:regfiles1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 283
Info (12128): Elaborating entity "alu_controller" for hierarchy "alu_controller:aluctrl1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 284
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 285
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 286
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:datamem1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 287
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:datamem1|altsyncram:ram_block[0][31]__1"
Info (12130): Elaborated megafunction instantiation "data_memory:datamem1|altsyncram:ram_block[0][31]__1"
Info (12133): Instantiated megafunction "data_memory:datamem1|altsyncram:ram_block[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf
    Info (12023): Found entity 1: altsyncram_40h1 File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/db/altsyncram_40h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_40h1" for hierarchy "data_memory:datamem1|altsyncram:ram_block[0][31]__1|altsyncram_40h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:bin2bcd1" File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 288
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk_fifo File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 200
Warning (276020): Inferred RAM node "fifo:fifo1|\fifo_proc:Memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "register_files:regfiles1|register_content" is uninferred due to asynchronous read logic File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/regfiles.vhd Line: 19
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:fifo1|\fifo_proc:Memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0"
Info (12133): Instantiated megafunction "fifo:fifo1|altsyncram:\fifo_proc:Memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg[7]" is stuck at VCC File: C:/Users/Aaron Elson P/Desktop/RISC-V-Single-Cycle-VHDL/top.vhd Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3819 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 3738 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Fri Aug 26 03:45:20 2022
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:46


