# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Top.v" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/carry_lookahead_adder.v" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/input_buffer.sv" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/output_buffer.sv" \
"../../../../baselinee_adder.srcs/sources_1/imports/new/output_mem_to_R0.sv" \
"../../../../baselinee_adder.srcs/sim_1/imports/new/cla_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
