# P-graph
(Gain, directly-proportional, CMRR)
(Gain, ambiguous, UGF)
(CMRR, trade-off, UGF)

# PS-graph
(NMOS differential pair M0–M1, 'influences', Gain)
(NMOS differential pair M0–M1, 'influences', UGF)
(NMOS differential pair M0–M1, 'influences', CMRR)

(Tail current source ISS→node IB1, 'influences', CMRR)
(Tail current source ISS→node IB1, 'influences', Gain)
(Tail current source ISS→node IB1, 'influences', UGF)

(PMOS active loads M2–M3, 'influences', Gain)
(PMOS active loads M2–M3, 'influences', UGF)
(PMOS active loads M2–M3, 'influences', CMRR)

(Resistive CMFB network R0–R1→net14, 'influences', CMRR)
(Resistive CMFB network R0–R1→net14, 'influences', UGF)
(Resistive CMFB network R0–R1→net14, 'influences', Gain)

(Output nodes VOUT1/VOUT2 pole (ro∥C of M0–M3), 'influences', UGF)

# PSX-graph
(ITAIL, belongs-to, Tail current source ISS→node IB1)
(RCM, belongs-to, Resistive CMFB network R0–R1→net14)
(WN, belongs-to, NMOS differential pair M0–M1)
(LN, belongs-to, NMOS differential pair M0–M1)
(WP, belongs-to, PMOS active loads M2–M3)
(LP, belongs-to, PMOS active loads M2–M3)
(VDD, belongs-to, PMOS active loads M2–M3)
(WN, belongs-to, Output nodes VOUT1/VOUT2 pole (ro∥C of M0–M3))
(LN, belongs-to, Output nodes VOUT1/VOUT2 pole (ro∥C of M0–M3))
(WP, belongs-to, Output nodes VOUT1/VOUT2 pole (ro∥C of M0–M3))
(LP, belongs-to, Output nodes VOUT1/VOUT2 pole (ro∥C of M0–M3))

(ITAIL, inversely-proportional, Gain)
(ITAIL, directly-proportional, UGF)
(ITAIL, inversely-proportional, CMRR)

(RCM, directly-proportional, Gain)
(RCM, directly-proportional, UGF)
(RCM, inversely-proportional, CMRR)

(WN, directly-proportional, Gain)
(WN, directly-proportional, UGF)
(WN, directly-proportional, CMRR)

(LN, directly-proportional, Gain)
(LN, inversely-proportional, UGF)
(LN, directly-proportional, CMRR)

(WP, inversely-proportional, Gain)
(WP, inversely-proportional, UGF)
(WP, directly-proportional, CMRR)

(LP, directly-proportional, Gain)
(LP, inversely-proportional, UGF)
(LP, directly-proportional, CMRR)