# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/automat2.vhd" \
"../../../../project_1.srcs/sources_1/new/dff.vhd" \
"../../../../project_1.srcs/sources_1/new/inv.vhd" \
"../../../../project_1.srcs/sources_1/new/mux2.vhd" \
"../../../../project_1.srcs/sources_1/new/xor2.vhd" \
"../../../../project_1.srcs/sim_1/new/test2.vhd" \

# Do not sort compile order
nosort
