WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500040 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000040 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250041 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250041 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10127214 heartbeat IPC: 1.95 cumulative IPC: 1.29 (Simulation time: 00 hr 01 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_40.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 16464366 heartbeat IPC: 1.578 cumulative IPC: 1.469 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 22669981 heartbeat IPC: 1.611 cumulative IPC: 1.523 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 28732013 heartbeat IPC: 1.65 cumulative IPC: 1.557 (Simulation time: 00 hr 02 min 43 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_40.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 34959859 heartbeat IPC: 1.606 cumulative IPC: 1.567 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 41183083 heartbeat IPC: 1.607 cumulative IPC: 1.574 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 47220336 heartbeat IPC: 1.656 cumulative IPC: 1.587 (Simulation time: 00 hr 04 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_40.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 53456342 heartbeat IPC: 1.604 cumulative IPC: 1.589 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 59688991 heartbeat IPC: 1.604 cumulative IPC: 1.591 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 65729344 heartbeat IPC: 1.656 cumulative IPC: 1.597 (Simulation time: 00 hr 05 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_40.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 62638998 cumulative IPC: 1.596 (Simulation time: 00 hr 06 min 13 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 62638998 cumulative IPC: 1.596 (Simulation time: 00 hr 06 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_40.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.596 instructions: 100000001 cycles: 62638998
CPU 0 Branch Prediction Accuracy: 81.25% MPKI: 20.62 Average ROB Occupancy at Mispredict: 18.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 16.7
BRANCH_CONDITIONAL: 3.89
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0231
BRANCH_RETURN: 0.00026

LLC TOTAL        ACCESS:     132160 HIT:     106225 MISS:      25935
LLC LOAD         ACCESS:      52219 HIT:      38091 MISS:      14128
LLC RFO          ACCESS:       3127 HIT:       2642 MISS:        485
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      38487 HIT:      38413 MISS:         74
LLC TRANSLATION  ACCESS:      38327 HIT:      27079 MISS:      11248
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 152 cycles
cpu0_DTLB TOTAL        ACCESS:   17023753 HIT:   16844688 MISS:     179065
cpu0_DTLB LOAD         ACCESS:   17023753 HIT:   16844688 MISS:     179065
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.17 cycles
cpu0_ITLB TOTAL        ACCESS:    8512129 HIT:    8511121 MISS:       1008
cpu0_ITLB LOAD         ACCESS:    8512129 HIT:    8511121 MISS:       1008
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.06 cycles
cpu0_L1D TOTAL        ACCESS:   20835936 HIT:   20513695 MISS:     322241
cpu0_L1D LOAD         ACCESS:   14436810 HIT:   14222410 MISS:     214400
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6348403 HIT:    6289013 MISS:      59390
cpu0_L1D TRANSLATION  ACCESS:      50723 HIT:       2272 MISS:      48451
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.78 cycles
cpu0_L1I TOTAL        ACCESS:    9833136 HIT:    9230838 MISS:     602298
cpu0_L1I LOAD         ACCESS:    9833136 HIT:    9230838 MISS:     602298
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.75 cycles
cpu0_L2C TOTAL        ACCESS:     635211 HIT:     541368 MISS:      93843
cpu0_L2C LOAD         ACCESS:     480661 HIT:     428442 MISS:      52219
cpu0_L2C RFO          ACCESS:      32028 HIT:      28901 MISS:       3127
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      74184 HIT:      74014 MISS:        170
cpu0_L2C TRANSLATION  ACCESS:      48338 HIT:      10011 MISS:      38327
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 62.24 cycles
cpu0_STLB TOTAL        ACCESS:      74480 HIT:      48452 MISS:      26028
cpu0_STLB LOAD         ACCESS:      74480 HIT:      48452 MISS:      26028
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 148.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3264
  ROW_BUFFER_MISS:      22594
 AVG DBUS CONGESTED CYCLE: 3.904
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1051
  FULL:       7987
