Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Nov 20 12:38:34 2024
| Host         : yoga716 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file Mercury_XU5_PE1_utilization_synth.rpt -pb Mercury_XU5_PE1_utilization_synth.pb
| Design       : Mercury_XU5_PE1
| Device       : xczu2eg-sfvc784-1-i
| Speed File   : -1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  |  127 |     0 |          0 |     47232 |  0.27 |
|   LUT as Logic             |  111 |     0 |          0 |     47232 |  0.24 |
|   LUT as Memory            |   16 |     0 |          0 |     28800 |  0.06 |
|     LUT as Distributed RAM |   16 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              |  216 |     0 |          0 |     94464 |  0.23 |
|   Register as Flip Flop    |  216 |     0 |          0 |     94464 |  0.23 |
|   Register as Latch        |    0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |    4 |     0 |          0 |      8820 |  0.05 |
| F7 Muxes                   |    0 |     0 |          0 |     35280 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 20    |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 194   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       150 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       150 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       300 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  144 |     0 |          0 |       252 | 57.14 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       196 |  3.06 |
|   BUFGCE             |    1 |     0 |          0 |        88 |  1.14 |
|   BUFGCE_DIV         |    1 |     0 |          0 |        12 |  8.33 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    2 |     0 |          0 |        24 |  8.33 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| PS8       |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  194 |            Register |
| INBUF      |  125 |                 I/O |
| IBUFCTRL   |  125 |              Others |
| LUT6       |   42 |                 CLB |
| LUT3       |   29 |                 CLB |
| LUT4       |   27 |                 CLB |
| LUT2       |   23 |                 CLB |
| FDPE       |   20 |            Register |
| OBUF       |   19 |                 I/O |
| LUT5       |   18 |                 CLB |
| RAMD64E    |   16 |                 CLB |
| LUT1       |   10 |                 CLB |
| OSERDESE3  |    6 |                 I/O |
| IDDRE1     |    5 |            Register |
| CARRY8     |    4 |                 CLB |
| OBUFT      |    3 |                 I/O |
| FDSE       |    2 |            Register |
| BUFGCTRL   |    2 |               Clock |
| BUFGCE_DIV |    1 |               Clock |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


9. Black Boxes
--------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| Mercury_XU5_zynq_ultra_ps_e_0       |    1 |
| Mercury_XU5_system_management_wiz_0 |    1 |
| Mercury_XU5_smartconnect_00_0       |    1 |
| Mercury_XU5_reg_bank_0_0            |    1 |
| Mercury_XU5_ps_sys_rst_0            |    1 |
| Mercury_XU5_led_0                   |    1 |
| Mercury_XU5_ddr4_sys_rst_0          |    1 |
| Mercury_XU5_ddr4_0                  |    1 |
| Mercury_XU5_clk_wiz_0_0             |    1 |
| Mercury_XU5_auto_cc_0               |    1 |
+-------------------------------------+------+


10. Instantiated Netlists
-------------------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| en_gmii2rgmii |    1 |
+---------------+------+


