dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UART:BUART:sRX:RxShifter:u0\" datapathcell 2 4 2 
set_location "\UART:BUART:rx_load_fifo\" macrocell 2 3 1 1
set_location "\UART:BUART:tx_status_2\" macrocell 3 1 1 1
set_location "\UART:BUART:sRX:RxSts\" statusicell 2 4 4 
set_location "\Servo_A:PWMUDB:prevCompare1\" macrocell 2 5 0 0
set_location "\Servo_B:PWMUDB:prevCompare1\" macrocell 3 4 1 1
set_location "\UART:BUART:tx_state_1\" macrocell 2 1 1 1
set_location "\UART:BUART:rx_state_2\" macrocell 3 3 1 2
set_location "Net_6983" macrocell 3 5 1 2
set_location "Net_6850" macrocell 3 5 1 3
set_location "\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\" datapathcell 0 5 2 
set_location "\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\" datapathcell 1 4 2 
set_location "\Servo_A:PWMUDB:sP16:pwmdp:u1\" datapathcell 3 5 2 
set_location "\Servo_B:PWMUDB:sP16:pwmdp:u1\" datapathcell 3 3 2 
set_location "Net_289" macrocell 0 5 1 2
set_location "Net_5279" macrocell 0 5 0 0
set_location "\EN_A_PWM:PWMUDB:prevCompare1\" macrocell 1 5 0 0
set_location "\EN_B_PWM:PWMUDB:prevCompare1\" macrocell 0 4 0 3
set_location "\UART:BUART:tx_state_0\" macrocell 3 2 1 3
set_location "\UART:BUART:rx_state_0\" macrocell 2 3 0 2
set_location "\UART:BUART:rx_status_4\" macrocell 2 4 0 2
set_location "\EN_A_PWM:PWMUDB:genblk8:stsreg\" statusicell 1 5 4 
set_location "\EN_B_PWM:PWMUDB:genblk8:stsreg\" statusicell 0 4 4 
set_location "\Servo_A:PWMUDB:status_2\" macrocell 2 5 0 3
set_location "\Servo_B:PWMUDB:status_2\" macrocell 3 4 0 1
set_location "\UART:BUART:rx_postpoll\" macrocell 2 4 0 3
set_location "\Servo_A:PWMUDB:status_0\" macrocell 3 5 0 0
set_location "\Servo_B:PWMUDB:status_0\" macrocell 3 4 0 0
set_location "\UART:BUART:tx_bitclk\" macrocell 3 2 0 0
set_location "\UART:BUART:rx_status_5\" macrocell 2 4 1 2
set_location "\Servo_A:PWMUDB:sP16:pwmdp:u0\" datapathcell 2 5 2 
set_location "\Servo_B:PWMUDB:sP16:pwmdp:u0\" datapathcell 2 3 2 
set_location "\UART:BUART:txn\" macrocell 3 1 1 2
set_location "\UART:BUART:rx_address_detected\" macrocell 2 3 0 3
set_location "\UART:BUART:rx_state_stop1_reg\" macrocell 2 4 0 0
set_location "\Servo_A:PWMUDB:status_1\" macrocell 3 5 1 0
set_location "\Servo_B:PWMUDB:status_1\" macrocell 3 4 0 2
set_location "\EN_A_PWM:PWMUDB:status_2\" macrocell 1 5 0 1
set_location "\EN_B_PWM:PWMUDB:status_2\" macrocell 0 4 0 1
set_location "\Servo_A:PWMUDB:runmode_enable\" macrocell 2 5 1 1
set_location "\Servo_B:PWMUDB:runmode_enable\" macrocell 2 4 1 0
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 2 1 2 
set_location "\UART:BUART:rx_state_3\" macrocell 3 2 0 3
set_location "Net_6960" macrocell 3 5 0 3
set_location "Net_7018" macrocell 3 5 0 1
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 3 1 2 
set_location "\Servo_A:PWMUDB:genblk8:stsreg\" statusicell 3 5 4 
set_location "\Servo_B:PWMUDB:genblk8:stsreg\" statusicell 3 4 4 
set_location "Net_8329" macrocell 3 3 0 2
set_location "\UART:BUART:rx_last\" macrocell 3 3 1 1
set_location "\UART:BUART:counter_load_not\" macrocell 2 1 0 2
set_location "\EN_A_PWM:PWMUDB:status_0\" macrocell 1 5 1 2
set_location "\EN_B_PWM:PWMUDB:status_0\" macrocell 0 4 1 0
set_location "\EN_A_PWM:PWMUDB:runmode_enable\" macrocell 0 5 0 3
set_location "\EN_B_PWM:PWMUDB:runmode_enable\" macrocell 0 4 0 2
set_location "\Servo_A:PWMUDB:prevCompare2\" macrocell 3 5 1 1
set_location "\Servo_B:PWMUDB:prevCompare2\" macrocell 3 4 1 0
set_location "\UART:BUART:tx_status_0\" macrocell 3 1 0 1
set_location "\UART:BUART:rx_bitclk_enable\" macrocell 2 2 1 1
set_location "\UART:BUART:pollcount_1\" macrocell 2 2 0 2
set_location "\UART:BUART:sTX:TxSts\" statusicell 3 1 4 
set_location "\UART:BUART:tx_state_2\" macrocell 2 1 0 1
set_location "\UART:BUART:rx_status_3\" macrocell 2 4 0 1
set_location "\UART:BUART:sRX:RxBitCounter\" count7cell 2 2 7 
set_location "\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\" datapathcell 1 5 2 
set_location "\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\" datapathcell 0 4 2 
set_location "\UART:BUART:rx_counter_load\" macrocell 2 2 0 3
set_location "\UART:BUART:pollcount_0\" macrocell 2 2 0 0
set_location "\I2C:I2C_FF\" i2ccell -1 -1 0
set_location "\I2C:I2C_IRQ\" interrupt -1 -1 15
set_io "Servo_2B(0)" iocell 4 7
set_io "EN_B(0)" iocell 6 4
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "Tx_1(0)" iocell 12 2
set_io "IN_3(0)" iocell 6 6
# Note: port 12 is the logical name for port 7
set_io "EN_A(0)" iocell 12 5
set_io "SCL_1(0)" iocell 6 1
# Note: port 12 is the logical name for port 7
set_io "IN_1(0)" iocell 12 4
set_io "Servo_1A(0)" iocell 0 4
# Note: port 12 is the logical name for port 7
set_io "Rx_1(0)" iocell 12 3
set_location "\Motor_A:Sync:ctrl_reg\" controlcell 0 5 6 
set_location "\Motor_B:Sync:ctrl_reg\" controlcell 0 4 6 
set_io "SDA_1(0)" iocell 6 0
set_io "Servo_2A(0)" iocell 4 0
set_location "\Servo_A:PWMUDB:genblk1:ctrlreg\" controlcell 2 5 6 
set_location "\Servo_B:PWMUDB:genblk1:ctrlreg\" controlcell 2 3 6 
set_io "Servo_1B(0)" iocell 4 2
set_io "IN_4(0)" iocell 6 7
set_io "IN_2(0)" iocell 6 5
