# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessor.srcs/sources_1/Import/FA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/Import/HA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/adder_3_bit.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/TB_Adder_3_bit.vhd" \

# Do not sort compile order
nosort
