# RISCV-32I
A pipelined implementation of the RISC-V-32I Processor with support for compressed instructions. It was fully implemented in Verilog.

## Contributers: 
1-Ramez Moussa <br/>
2-Hany Moussa <br/>
3-Abdallah A. Elrefai <br/>
4-Mohamed A. Eltohfa
