{"vcs1":{"timestamp_begin":1731553552.376386069, "rt":1.37, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1731553553.826080237, "rt":1.17, "ut":0.32, "st":0.14}}
{"link":{"timestamp_begin":1731553555.071673073, "rt":0.32, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731553551.768656302}
{"VCS_COMP_START_TIME": 1731553551.768656302}
{"VCS_COMP_END_TIME": 1731553556.634218711}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333048}}
{"stitch_vcselab": {"peak_mem": 231564}}
