INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chihyu/Desktop/Lab3/LAB§@·~/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chihyu/Desktop/Lab3HW/Lab3HW.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
