# logic-gates-using-gate-level-modeling
Verilog Gate Level Modeling of Basic Logic Gates with Testbench â€“ Implements AND, OR, NAND, NOR, NOT, XOR, and XNOR gates in Verilog, with a simulation testbench that generates both a truth table and waveform output. Includes console results and EPWave/GTKWave waveform screenshot.
