

================================================================
== Synthesis Summary Report of 'gesummv'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 02:58:10 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        gesummv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |             |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |+ gesummv                                  |     -|  0.00|     2036|  1.018e+04|         -|     2037|     -|        no|     -|  512 (5%)|   79608 (3%)|   71263 (5%)|    -|
    | + gesummv_Pipeline_1                      |     -|  2.35|       66|    330.000|         -|       66|     -|        no|     -|         -|      9 (~0%)|     52 (~0%)|    -|
    |  o Loop 1                                 |     -|  3.65|       64|    320.000|         1|        1|    64|       yes|     -|         -|            -|            -|    -|
    | + gesummv_Pipeline_2                      |     -|  2.35|       66|    330.000|         -|       66|     -|        no|     -|         -|      9 (~0%)|     52 (~0%)|    -|
    |  o Loop 1                                 |     -|  3.65|       64|    320.000|         1|        1|    64|       yes|     -|         -|            -|            -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_42_1        |     -|  0.00|     1098|  5.490e+03|         -|     1098|     -|        no|     -|         -|  14160 (~0%)|  10675 (~0%)|    -|
    |  o VITIS_LOOP_42_1                        |    II|  3.65|     1096|  5.480e+03|        26|       17|    64|       yes|     -|         -|            -|            -|    -|
    | + compute_tmp1                            |     -|  0.63|      427|  2.135e+03|         -|      427|     -|        no|     -|         -|   9066 (~0%)|   2318 (~0%)|    -|
    |  + compute_tmp1_Pipeline_VITIS_LOOP_4_1   |     -|  0.63|      394|  1.970e+03|         -|      394|     -|        no|     -|         -|   6983 (~0%)|    127 (~0%)|    -|
    |   o VITIS_LOOP_4_1                        |     -|  3.65|      392|  1.960e+03|       330|        1|    64|       yes|     -|         -|            -|            -|    -|
    | + compute_tmp2                            |     -|  0.63|      427|  2.135e+03|         -|      427|     -|        no|     -|         -|   9066 (~0%)|   2318 (~0%)|    -|
    |  + compute_tmp2_Pipeline_VITIS_LOOP_14_1  |     -|  0.63|      394|  1.970e+03|         -|      394|     -|        no|     -|         -|   6983 (~0%)|    127 (~0%)|    -|
    |   o VITIS_LOOP_14_1                       |     -|  3.65|      392|  1.960e+03|       330|        1|    64|       yes|     -|         -|            -|            -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_56_3        |     -|  0.00|       77|    385.000|         -|       77|     -|        no|     -|         -|    774 (~0%)|    921 (~0%)|    -|
    |  o VITIS_LOOP_56_3                        |     -|  3.65|       75|    375.000|        13|        1|    64|       yes|     -|         -|            -|            -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+------------------------+
| Interface     | Register  | Offset | Width | Access | Description            |
+---------------+-----------+--------+-------+--------+------------------------+
| s_axi_control | A_0_1     | 0x10   | 32    | W      | Data signal of A_0     |
| s_axi_control | A_0_2     | 0x14   | 32    | W      | Data signal of A_0     |
| s_axi_control | A_1_1     | 0x1c   | 32    | W      | Data signal of A_1     |
| s_axi_control | A_1_2     | 0x20   | 32    | W      | Data signal of A_1     |
| s_axi_control | A_2_1     | 0x28   | 32    | W      | Data signal of A_2     |
| s_axi_control | A_2_2     | 0x2c   | 32    | W      | Data signal of A_2     |
| s_axi_control | A_3_1     | 0x34   | 32    | W      | Data signal of A_3     |
| s_axi_control | A_3_2     | 0x38   | 32    | W      | Data signal of A_3     |
| s_axi_control | A_4_1     | 0x40   | 32    | W      | Data signal of A_4     |
| s_axi_control | A_4_2     | 0x44   | 32    | W      | Data signal of A_4     |
| s_axi_control | A_5_1     | 0x4c   | 32    | W      | Data signal of A_5     |
| s_axi_control | A_5_2     | 0x50   | 32    | W      | Data signal of A_5     |
| s_axi_control | A_6_1     | 0x58   | 32    | W      | Data signal of A_6     |
| s_axi_control | A_6_2     | 0x5c   | 32    | W      | Data signal of A_6     |
| s_axi_control | A_7_1     | 0x64   | 32    | W      | Data signal of A_7     |
| s_axi_control | A_7_2     | 0x68   | 32    | W      | Data signal of A_7     |
| s_axi_control | B_0_1     | 0x70   | 32    | W      | Data signal of B_0     |
| s_axi_control | B_0_2     | 0x74   | 32    | W      | Data signal of B_0     |
| s_axi_control | B_1_1     | 0x7c   | 32    | W      | Data signal of B_1     |
| s_axi_control | B_1_2     | 0x80   | 32    | W      | Data signal of B_1     |
| s_axi_control | B_2_1     | 0x88   | 32    | W      | Data signal of B_2     |
| s_axi_control | B_2_2     | 0x8c   | 32    | W      | Data signal of B_2     |
| s_axi_control | B_3_1     | 0x94   | 32    | W      | Data signal of B_3     |
| s_axi_control | B_3_2     | 0x98   | 32    | W      | Data signal of B_3     |
| s_axi_control | B_4_1     | 0xa0   | 32    | W      | Data signal of B_4     |
| s_axi_control | B_4_2     | 0xa4   | 32    | W      | Data signal of B_4     |
| s_axi_control | B_5_1     | 0xac   | 32    | W      | Data signal of B_5     |
| s_axi_control | B_5_2     | 0xb0   | 32    | W      | Data signal of B_5     |
| s_axi_control | B_6_1     | 0xb8   | 32    | W      | Data signal of B_6     |
| s_axi_control | B_6_2     | 0xbc   | 32    | W      | Data signal of B_6     |
| s_axi_control | B_7_1     | 0xc4   | 32    | W      | Data signal of B_7     |
| s_axi_control | B_7_2     | 0xc8   | 32    | W      | Data signal of B_7     |
| s_axi_control | x_0_1     | 0xd0   | 32    | W      | Data signal of x_0     |
| s_axi_control | x_0_2     | 0xd4   | 32    | W      | Data signal of x_0     |
| s_axi_control | x_1_1     | 0xdc   | 32    | W      | Data signal of x_1     |
| s_axi_control | x_1_2     | 0xe0   | 32    | W      | Data signal of x_1     |
| s_axi_control | x_2_1     | 0xe8   | 32    | W      | Data signal of x_2     |
| s_axi_control | x_2_2     | 0xec   | 32    | W      | Data signal of x_2     |
| s_axi_control | x_3_1     | 0xf4   | 32    | W      | Data signal of x_3     |
| s_axi_control | x_3_2     | 0xf8   | 32    | W      | Data signal of x_3     |
| s_axi_control | x_4_1     | 0x100  | 32    | W      | Data signal of x_4     |
| s_axi_control | x_4_2     | 0x104  | 32    | W      | Data signal of x_4     |
| s_axi_control | x_5_1     | 0x10c  | 32    | W      | Data signal of x_5     |
| s_axi_control | x_5_2     | 0x110  | 32    | W      | Data signal of x_5     |
| s_axi_control | x_6_1     | 0x118  | 32    | W      | Data signal of x_6     |
| s_axi_control | x_6_2     | 0x11c  | 32    | W      | Data signal of x_6     |
| s_axi_control | x_7_1     | 0x124  | 32    | W      | Data signal of x_7     |
| s_axi_control | x_7_2     | 0x128  | 32    | W      | Data signal of x_7     |
| s_axi_control | y_out_0_1 | 0x130  | 32    | W      | Data signal of y_out_0 |
| s_axi_control | y_out_0_2 | 0x134  | 32    | W      | Data signal of y_out_0 |
| s_axi_control | y_out_1_1 | 0x13c  | 32    | W      | Data signal of y_out_1 |
| s_axi_control | y_out_1_2 | 0x140  | 32    | W      | Data signal of y_out_1 |
| s_axi_control | y_out_2_1 | 0x148  | 32    | W      | Data signal of y_out_2 |
| s_axi_control | y_out_2_2 | 0x14c  | 32    | W      | Data signal of y_out_2 |
| s_axi_control | y_out_3_1 | 0x154  | 32    | W      | Data signal of y_out_3 |
| s_axi_control | y_out_3_2 | 0x158  | 32    | W      | Data signal of y_out_3 |
| s_axi_control | y_out_4_1 | 0x160  | 32    | W      | Data signal of y_out_4 |
| s_axi_control | y_out_4_2 | 0x164  | 32    | W      | Data signal of y_out_4 |
| s_axi_control | y_out_5_1 | 0x16c  | 32    | W      | Data signal of y_out_5 |
| s_axi_control | y_out_5_2 | 0x170  | 32    | W      | Data signal of y_out_5 |
| s_axi_control | y_out_6_1 | 0x178  | 32    | W      | Data signal of y_out_6 |
| s_axi_control | y_out_6_2 | 0x17c  | 32    | W      | Data signal of y_out_6 |
| s_axi_control | y_out_7_1 | 0x184  | 32    | W      | Data signal of y_out_7 |
| s_axi_control | y_out_7_2 | 0x188  | 32    | W      | Data signal of y_out_7 |
+---------------+-----------+--------+-------+--------+------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | inout     | float*   |
| B        | inout     | float*   |
| x        | inout     | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| alpha    | alpha         | port      |          |
| beta     | beta          | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_5  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_6  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_7  | interface |          |
| A        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_0  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_1  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_2  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_3  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_4  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_5  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_6  | interface |          |
| B        | s_axi_control | interface | offset   |
| B        | m_axi_gmem_7  | interface |          |
| B        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_0  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_1  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_2  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_3  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_4  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_5  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_6  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_7  | interface |          |
| x        | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_0  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_1  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_2  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_3  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_4  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_5  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_6  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_7  | interface |          |
| y_out    | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                                 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | x_0      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_1 | x_1      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_2 | x_2      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_3 | x_3      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_4 | x_4      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_5 | x_5      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_6 | x_6      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_7 | x_7      | VITIS_LOOP_42_1 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_6 | y_out_6  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_5 | y_out_5  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_4 | y_out_4  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_3 | y_out_3  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_2 | y_out_2  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_1 | y_out_1  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_0 | y_out_0  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_7 | y_out_7  | VITIS_LOOP_56_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:56:30 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_0 | B_0      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_1 | B_1      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_2 | B_2      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_3 | B_3      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_4 | A_4      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_4 | B_4      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_5 | A_5      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_5 | B_5      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_6 | A_6      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_6 | B_6      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_7 | A_7      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_7 | B_7      | VITIS_LOOP_42_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_0 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_0 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_1 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_1 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_2 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_2 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_3 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_3 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_4 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_4 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_5 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_5 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_6 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_6 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_7 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
| m_axi_gmem_7 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:42:30 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + gesummv                                 | 512 |        |             |     |        |         |
|  + gesummv_Pipeline_1                     | 0   |        |             |     |        |         |
|    empty_63_fu_58_p2                      | -   |        | empty_63    | add | fabric | 0       |
|  + gesummv_Pipeline_2                     | 0   |        |             |     |        |         |
|    empty_61_fu_58_p2                      | -   |        | empty_61    | add | fabric | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_42_1       | 0   |        |             |     |        |         |
|    add_ln42_fu_3953_p2                    | -   |        | add_ln42    | add | fabric | 0       |
|    add_ln44_fu_3981_p2                    | -   |        | add_ln44    | add | fabric | 0       |
|    add_ln44_1_fu_3987_p2                  | -   |        | add_ln44_1  | add | fabric | 0       |
|    add_ln44_2_fu_3993_p2                  | -   |        | add_ln44_2  | add | fabric | 0       |
|    add_ln44_3_fu_3999_p2                  | -   |        | add_ln44_3  | add | fabric | 0       |
|    add_ln44_4_fu_4005_p2                  | -   |        | add_ln44_4  | add | fabric | 0       |
|    add_ln44_5_fu_4011_p2                  | -   |        | add_ln44_5  | add | fabric | 0       |
|    add_ln44_6_fu_4017_p2                  | -   |        | add_ln44_6  | add | fabric | 0       |
|    add_ln44_7_fu_4023_p2                  | -   |        | add_ln44_7  | add | fabric | 0       |
|    add_ln47_fu_4209_p2                    | -   |        | add_ln47    | add | fabric | 0       |
|    add_ln47_1_fu_4338_p2                  | -   |        | add_ln47_1  | add | fabric | 0       |
|    add_ln47_2_fu_4467_p2                  | -   |        | add_ln47_2  | add | fabric | 0       |
|    add_ln47_3_fu_4596_p2                  | -   |        | add_ln47_3  | add | fabric | 0       |
|    add_ln47_4_fu_4725_p2                  | -   |        | add_ln47_4  | add | fabric | 0       |
|    add_ln47_5_fu_4854_p2                  | -   |        | add_ln47_5  | add | fabric | 0       |
|    add_ln47_6_fu_4992_p2                  | -   |        | add_ln47_6  | add | fabric | 0       |
|    add_ln47_7_fu_5007_p2                  | -   |        | add_ln47_7  | add | fabric | 0       |
|    add_ln48_fu_5286_p2                    | -   |        | add_ln48    | add | fabric | 0       |
|    add_ln48_1_fu_5402_p2                  | -   |        | add_ln48_1  | add | fabric | 0       |
|    add_ln48_2_fu_5546_p2                  | -   |        | add_ln48_2  | add | fabric | 0       |
|    add_ln48_3_fu_5690_p2                  | -   |        | add_ln48_3  | add | fabric | 0       |
|    add_ln48_4_fu_5834_p2                  | -   |        | add_ln48_4  | add | fabric | 0       |
|    add_ln48_5_fu_5978_p2                  | -   |        | add_ln48_5  | add | fabric | 0       |
|    add_ln48_6_fu_6122_p2                  | -   |        | add_ln48_6  | add | fabric | 0       |
|    add_ln48_7_fu_6136_p2                  | -   |        | add_ln48_7  | add | fabric | 0       |
|    add_ln47_8_fu_4224_p2                  | -   |        | add_ln47_8  | add | fabric | 0       |
|    add_ln47_9_fu_4353_p2                  | -   |        | add_ln47_9  | add | fabric | 0       |
|    add_ln47_10_fu_4482_p2                 | -   |        | add_ln47_10 | add | fabric | 0       |
|    add_ln47_11_fu_4611_p2                 | -   |        | add_ln47_11 | add | fabric | 0       |
|    add_ln47_12_fu_4740_p2                 | -   |        | add_ln47_12 | add | fabric | 0       |
|    add_ln47_13_fu_4869_p2                 | -   |        | add_ln47_13 | add | fabric | 0       |
|    add_ln47_14_fu_5022_p2                 | -   |        | add_ln47_14 | add | fabric | 0       |
|    add_ln47_15_fu_5037_p2                 | -   |        | add_ln47_15 | add | fabric | 0       |
|    add_ln48_8_fu_5300_p2                  | -   |        | add_ln48_8  | add | fabric | 0       |
|    add_ln48_9_fu_5420_p2                  | -   |        | add_ln48_9  | add | fabric | 0       |
|    add_ln48_10_fu_5564_p2                 | -   |        | add_ln48_10 | add | fabric | 0       |
|    add_ln48_11_fu_5708_p2                 | -   |        | add_ln48_11 | add | fabric | 0       |
|    add_ln48_12_fu_5852_p2                 | -   |        | add_ln48_12 | add | fabric | 0       |
|    add_ln48_13_fu_5996_p2                 | -   |        | add_ln48_13 | add | fabric | 0       |
|    add_ln48_14_fu_6154_p2                 | -   |        | add_ln48_14 | add | fabric | 0       |
|    add_ln48_15_fu_6168_p2                 | -   |        | add_ln48_15 | add | fabric | 0       |
|    add_ln47_16_fu_4239_p2                 | -   |        | add_ln47_16 | add | fabric | 0       |
|    add_ln47_17_fu_4368_p2                 | -   |        | add_ln47_17 | add | fabric | 0       |
|    add_ln47_18_fu_4497_p2                 | -   |        | add_ln47_18 | add | fabric | 0       |
|    add_ln47_19_fu_4626_p2                 | -   |        | add_ln47_19 | add | fabric | 0       |
|    add_ln47_20_fu_4755_p2                 | -   |        | add_ln47_20 | add | fabric | 0       |
|    add_ln47_21_fu_4884_p2                 | -   |        | add_ln47_21 | add | fabric | 0       |
|    add_ln47_22_fu_5052_p2                 | -   |        | add_ln47_22 | add | fabric | 0       |
|    add_ln47_23_fu_5067_p2                 | -   |        | add_ln47_23 | add | fabric | 0       |
|    add_ln48_16_fu_5314_p2                 | -   |        | add_ln48_16 | add | fabric | 0       |
|    add_ln48_17_fu_5438_p2                 | -   |        | add_ln48_17 | add | fabric | 0       |
|    add_ln48_18_fu_5582_p2                 | -   |        | add_ln48_18 | add | fabric | 0       |
|    add_ln48_19_fu_5726_p2                 | -   |        | add_ln48_19 | add | fabric | 0       |
|    add_ln48_20_fu_5870_p2                 | -   |        | add_ln48_20 | add | fabric | 0       |
|    add_ln48_21_fu_6014_p2                 | -   |        | add_ln48_21 | add | fabric | 0       |
|    add_ln48_22_fu_6186_p2                 | -   |        | add_ln48_22 | add | fabric | 0       |
|    add_ln48_23_fu_6200_p2                 | -   |        | add_ln48_23 | add | fabric | 0       |
|    add_ln47_24_fu_4254_p2                 | -   |        | add_ln47_24 | add | fabric | 0       |
|    add_ln47_25_fu_4383_p2                 | -   |        | add_ln47_25 | add | fabric | 0       |
|    add_ln47_26_fu_4512_p2                 | -   |        | add_ln47_26 | add | fabric | 0       |
|    add_ln47_27_fu_4641_p2                 | -   |        | add_ln47_27 | add | fabric | 0       |
|    add_ln47_28_fu_4770_p2                 | -   |        | add_ln47_28 | add | fabric | 0       |
|    add_ln47_29_fu_4899_p2                 | -   |        | add_ln47_29 | add | fabric | 0       |
|    add_ln47_30_fu_5082_p2                 | -   |        | add_ln47_30 | add | fabric | 0       |
|    add_ln47_31_fu_5097_p2                 | -   |        | add_ln47_31 | add | fabric | 0       |
|    add_ln48_24_fu_5328_p2                 | -   |        | add_ln48_24 | add | fabric | 0       |
|    add_ln48_25_fu_5456_p2                 | -   |        | add_ln48_25 | add | fabric | 0       |
|    add_ln48_26_fu_5600_p2                 | -   |        | add_ln48_26 | add | fabric | 0       |
|    add_ln48_27_fu_5744_p2                 | -   |        | add_ln48_27 | add | fabric | 0       |
|    add_ln48_28_fu_5888_p2                 | -   |        | add_ln48_28 | add | fabric | 0       |
|    add_ln48_29_fu_6032_p2                 | -   |        | add_ln48_29 | add | fabric | 0       |
|    add_ln48_30_fu_6218_p2                 | -   |        | add_ln48_30 | add | fabric | 0       |
|    add_ln48_31_fu_6232_p2                 | -   |        | add_ln48_31 | add | fabric | 0       |
|    add_ln47_32_fu_4269_p2                 | -   |        | add_ln47_32 | add | fabric | 0       |
|    add_ln47_33_fu_4398_p2                 | -   |        | add_ln47_33 | add | fabric | 0       |
|    add_ln47_34_fu_4527_p2                 | -   |        | add_ln47_34 | add | fabric | 0       |
|    add_ln47_35_fu_4656_p2                 | -   |        | add_ln47_35 | add | fabric | 0       |
|    add_ln47_36_fu_4785_p2                 | -   |        | add_ln47_36 | add | fabric | 0       |
|    add_ln47_37_fu_4914_p2                 | -   |        | add_ln47_37 | add | fabric | 0       |
|    add_ln47_38_fu_5112_p2                 | -   |        | add_ln47_38 | add | fabric | 0       |
|    add_ln47_39_fu_5127_p2                 | -   |        | add_ln47_39 | add | fabric | 0       |
|    add_ln48_32_fu_5342_p2                 | -   |        | add_ln48_32 | add | fabric | 0       |
|    add_ln48_33_fu_5474_p2                 | -   |        | add_ln48_33 | add | fabric | 0       |
|    add_ln48_34_fu_5618_p2                 | -   |        | add_ln48_34 | add | fabric | 0       |
|    add_ln48_35_fu_5762_p2                 | -   |        | add_ln48_35 | add | fabric | 0       |
|    add_ln48_36_fu_5906_p2                 | -   |        | add_ln48_36 | add | fabric | 0       |
|    add_ln48_37_fu_6050_p2                 | -   |        | add_ln48_37 | add | fabric | 0       |
|    add_ln48_38_fu_6250_p2                 | -   |        | add_ln48_38 | add | fabric | 0       |
|    add_ln48_39_fu_6264_p2                 | -   |        | add_ln48_39 | add | fabric | 0       |
|    add_ln47_40_fu_4284_p2                 | -   |        | add_ln47_40 | add | fabric | 0       |
|    add_ln47_41_fu_4413_p2                 | -   |        | add_ln47_41 | add | fabric | 0       |
|    add_ln47_42_fu_4542_p2                 | -   |        | add_ln47_42 | add | fabric | 0       |
|    add_ln47_43_fu_4671_p2                 | -   |        | add_ln47_43 | add | fabric | 0       |
|    add_ln47_44_fu_4800_p2                 | -   |        | add_ln47_44 | add | fabric | 0       |
|    add_ln47_45_fu_4929_p2                 | -   |        | add_ln47_45 | add | fabric | 0       |
|    add_ln47_46_fu_5142_p2                 | -   |        | add_ln47_46 | add | fabric | 0       |
|    add_ln47_47_fu_5157_p2                 | -   |        | add_ln47_47 | add | fabric | 0       |
|    add_ln48_40_fu_5356_p2                 | -   |        | add_ln48_40 | add | fabric | 0       |
|    add_ln48_41_fu_5492_p2                 | -   |        | add_ln48_41 | add | fabric | 0       |
|    add_ln48_42_fu_5636_p2                 | -   |        | add_ln48_42 | add | fabric | 0       |
|    add_ln48_43_fu_5780_p2                 | -   |        | add_ln48_43 | add | fabric | 0       |
|    add_ln48_44_fu_5924_p2                 | -   |        | add_ln48_44 | add | fabric | 0       |
|    add_ln48_45_fu_6068_p2                 | -   |        | add_ln48_45 | add | fabric | 0       |
|    add_ln48_46_fu_6282_p2                 | -   |        | add_ln48_46 | add | fabric | 0       |
|    add_ln48_47_fu_6296_p2                 | -   |        | add_ln48_47 | add | fabric | 0       |
|    add_ln47_48_fu_4299_p2                 | -   |        | add_ln47_48 | add | fabric | 0       |
|    add_ln47_49_fu_4428_p2                 | -   |        | add_ln47_49 | add | fabric | 0       |
|    add_ln47_50_fu_4557_p2                 | -   |        | add_ln47_50 | add | fabric | 0       |
|    add_ln47_51_fu_4686_p2                 | -   |        | add_ln47_51 | add | fabric | 0       |
|    add_ln47_52_fu_4815_p2                 | -   |        | add_ln47_52 | add | fabric | 0       |
|    add_ln47_53_fu_4944_p2                 | -   |        | add_ln47_53 | add | fabric | 0       |
|    add_ln47_54_fu_5172_p2                 | -   |        | add_ln47_54 | add | fabric | 0       |
|    add_ln47_55_fu_5187_p2                 | -   |        | add_ln47_55 | add | fabric | 0       |
|    add_ln48_48_fu_5370_p2                 | -   |        | add_ln48_48 | add | fabric | 0       |
|    add_ln48_49_fu_5510_p2                 | -   |        | add_ln48_49 | add | fabric | 0       |
|    add_ln48_50_fu_5654_p2                 | -   |        | add_ln48_50 | add | fabric | 0       |
|    add_ln48_51_fu_5798_p2                 | -   |        | add_ln48_51 | add | fabric | 0       |
|    add_ln48_52_fu_5942_p2                 | -   |        | add_ln48_52 | add | fabric | 0       |
|    add_ln48_53_fu_6086_p2                 | -   |        | add_ln48_53 | add | fabric | 0       |
|    add_ln48_54_fu_6314_p2                 | -   |        | add_ln48_54 | add | fabric | 0       |
|    add_ln48_55_fu_6328_p2                 | -   |        | add_ln48_55 | add | fabric | 0       |
|    add_ln47_56_fu_4314_p2                 | -   |        | add_ln47_56 | add | fabric | 0       |
|    add_ln47_57_fu_4443_p2                 | -   |        | add_ln47_57 | add | fabric | 0       |
|    add_ln47_58_fu_4572_p2                 | -   |        | add_ln47_58 | add | fabric | 0       |
|    add_ln47_59_fu_4701_p2                 | -   |        | add_ln47_59 | add | fabric | 0       |
|    add_ln47_60_fu_4830_p2                 | -   |        | add_ln47_60 | add | fabric | 0       |
|    add_ln47_61_fu_4959_p2                 | -   |        | add_ln47_61 | add | fabric | 0       |
|    add_ln47_62_fu_5202_p2                 | -   |        | add_ln47_62 | add | fabric | 0       |
|    add_ln47_63_fu_5217_p2                 | -   |        | add_ln47_63 | add | fabric | 0       |
|    add_ln48_56_fu_5384_p2                 | -   |        | add_ln48_56 | add | fabric | 0       |
|    add_ln48_57_fu_5528_p2                 | -   |        | add_ln48_57 | add | fabric | 0       |
|    add_ln48_58_fu_5672_p2                 | -   |        | add_ln48_58 | add | fabric | 0       |
|    add_ln48_59_fu_5816_p2                 | -   |        | add_ln48_59 | add | fabric | 0       |
|    add_ln48_60_fu_5960_p2                 | -   |        | add_ln48_60 | add | fabric | 0       |
|    add_ln48_61_fu_6104_p2                 | -   |        | add_ln48_61 | add | fabric | 0       |
|    add_ln48_62_fu_6346_p2                 | -   |        | add_ln48_62 | add | fabric | 0       |
|    add_ln48_63_fu_6360_p2                 | -   |        | add_ln48_63 | add | fabric | 0       |
|  + compute_tmp1                           | 0   |        |             |     |        |         |
|   + compute_tmp1_Pipeline_VITIS_LOOP_4_1  | 0   |        |             |     |        |         |
|     add_ln4_fu_2375_p2                    | -   |        | add_ln4     | add | fabric | 0       |
|  + compute_tmp2                           | 0   |        |             |     |        |         |
|   + compute_tmp2_Pipeline_VITIS_LOOP_14_1 | 0   |        |             |     |        |         |
|     add_ln14_fu_2375_p2                   | -   |        | add_ln14    | add | fabric | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_56_3       | 0   |        |             |     |        |         |
|    add_ln56_fu_418_p2                     | -   |        | add_ln56    | add | fabric | 0       |
|    add_ln59_fu_460_p2                     | -   |        | add_ln59    | add | fabric | 0       |
|    add_ln59_1_fu_465_p2                   | -   |        | add_ln59_1  | add | fabric | 0       |
|    add_ln59_2_fu_470_p2                   | -   |        | add_ln59_2  | add | fabric | 0       |
|    add_ln59_3_fu_475_p2                   | -   |        | add_ln59_3  | add | fabric | 0       |
|    add_ln59_4_fu_480_p2                   | -   |        | add_ln59_4  | add | fabric | 0       |
|    add_ln59_5_fu_485_p2                   | -   |        | add_ln59_5  | add | fabric | 0       |
|    add_ln59_6_fu_490_p2                   | -   |        | add_ln59_6  | add | fabric | 0       |
|    add_ln59_7_fu_495_p2                   | -   |        | add_ln59_7  | add | fabric | 0       |
+-------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------+------+------+--------+-----------+---------+------+---------+
| Name                                   | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+----------------------------------------+------+------+--------+-----------+---------+------+---------+
| + gesummv                              | 0    | 0    |        |           |         |      |         |
|   buff_A_U                             | -    | -    |        | buff_A    | ram_1p  | auto | 1       |
|   buff_A_1_U                           | -    | -    |        | buff_A_1  | ram_1p  | auto | 1       |
|   buff_A_2_U                           | -    | -    |        | buff_A_2  | ram_1p  | auto | 1       |
|   buff_A_3_U                           | -    | -    |        | buff_A_3  | ram_1p  | auto | 1       |
|   buff_A_4_U                           | -    | -    |        | buff_A_4  | ram_1p  | auto | 1       |
|   buff_A_5_U                           | -    | -    |        | buff_A_5  | ram_1p  | auto | 1       |
|   buff_A_6_U                           | -    | -    |        | buff_A_6  | ram_1p  | auto | 1       |
|   buff_A_7_U                           | -    | -    |        | buff_A_7  | ram_1p  | auto | 1       |
|   buff_A_8_U                           | -    | -    |        | buff_A_8  | ram_1p  | auto | 1       |
|   buff_A_9_U                           | -    | -    |        | buff_A_9  | ram_1p  | auto | 1       |
|   buff_A_10_U                          | -    | -    |        | buff_A_10 | ram_1p  | auto | 1       |
|   buff_A_11_U                          | -    | -    |        | buff_A_11 | ram_1p  | auto | 1       |
|   buff_A_12_U                          | -    | -    |        | buff_A_12 | ram_1p  | auto | 1       |
|   buff_A_13_U                          | -    | -    |        | buff_A_13 | ram_1p  | auto | 1       |
|   buff_A_14_U                          | -    | -    |        | buff_A_14 | ram_1p  | auto | 1       |
|   buff_A_15_U                          | -    | -    |        | buff_A_15 | ram_1p  | auto | 1       |
|   buff_A_16_U                          | -    | -    |        | buff_A_16 | ram_1p  | auto | 1       |
|   buff_A_17_U                          | -    | -    |        | buff_A_17 | ram_1p  | auto | 1       |
|   buff_A_18_U                          | -    | -    |        | buff_A_18 | ram_1p  | auto | 1       |
|   buff_A_19_U                          | -    | -    |        | buff_A_19 | ram_1p  | auto | 1       |
|   buff_A_20_U                          | -    | -    |        | buff_A_20 | ram_1p  | auto | 1       |
|   buff_A_21_U                          | -    | -    |        | buff_A_21 | ram_1p  | auto | 1       |
|   buff_A_22_U                          | -    | -    |        | buff_A_22 | ram_1p  | auto | 1       |
|   buff_A_23_U                          | -    | -    |        | buff_A_23 | ram_1p  | auto | 1       |
|   buff_A_24_U                          | -    | -    |        | buff_A_24 | ram_1p  | auto | 1       |
|   buff_A_25_U                          | -    | -    |        | buff_A_25 | ram_1p  | auto | 1       |
|   buff_A_26_U                          | -    | -    |        | buff_A_26 | ram_1p  | auto | 1       |
|   buff_A_27_U                          | -    | -    |        | buff_A_27 | ram_1p  | auto | 1       |
|   buff_A_28_U                          | -    | -    |        | buff_A_28 | ram_1p  | auto | 1       |
|   buff_A_29_U                          | -    | -    |        | buff_A_29 | ram_1p  | auto | 1       |
|   buff_A_30_U                          | -    | -    |        | buff_A_30 | ram_1p  | auto | 1       |
|   buff_A_31_U                          | -    | -    |        | buff_A_31 | ram_1p  | auto | 1       |
|   buff_A_32_U                          | -    | -    |        | buff_A_32 | ram_1p  | auto | 1       |
|   buff_A_33_U                          | -    | -    |        | buff_A_33 | ram_1p  | auto | 1       |
|   buff_A_34_U                          | -    | -    |        | buff_A_34 | ram_1p  | auto | 1       |
|   buff_A_35_U                          | -    | -    |        | buff_A_35 | ram_1p  | auto | 1       |
|   buff_A_36_U                          | -    | -    |        | buff_A_36 | ram_1p  | auto | 1       |
|   buff_A_37_U                          | -    | -    |        | buff_A_37 | ram_1p  | auto | 1       |
|   buff_A_38_U                          | -    | -    |        | buff_A_38 | ram_1p  | auto | 1       |
|   buff_A_39_U                          | -    | -    |        | buff_A_39 | ram_1p  | auto | 1       |
|   buff_A_40_U                          | -    | -    |        | buff_A_40 | ram_1p  | auto | 1       |
|   buff_A_41_U                          | -    | -    |        | buff_A_41 | ram_1p  | auto | 1       |
|   buff_A_42_U                          | -    | -    |        | buff_A_42 | ram_1p  | auto | 1       |
|   buff_A_43_U                          | -    | -    |        | buff_A_43 | ram_1p  | auto | 1       |
|   buff_A_44_U                          | -    | -    |        | buff_A_44 | ram_1p  | auto | 1       |
|   buff_A_45_U                          | -    | -    |        | buff_A_45 | ram_1p  | auto | 1       |
|   buff_A_46_U                          | -    | -    |        | buff_A_46 | ram_1p  | auto | 1       |
|   buff_A_47_U                          | -    | -    |        | buff_A_47 | ram_1p  | auto | 1       |
|   buff_A_48_U                          | -    | -    |        | buff_A_48 | ram_1p  | auto | 1       |
|   buff_A_49_U                          | -    | -    |        | buff_A_49 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1419  | -    | -    |        | buff_A_50 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1420  | -    | -    |        | buff_A_51 | ram_1p  | auto | 1       |
|   buff_A_52_U                          | -    | -    |        | buff_A_52 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1355 | -    | -    |        | buff_A_53 | ram_1p  | auto | 1       |
|   buff_A_54_U                          | -    | -    |        | buff_A_54 | ram_1p  | auto | 1       |
|   buff_A_55_U                          | -    | -    |        | buff_A_55 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1421  | -    | -    |        | buff_A_56 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1422  | -    | -    |        | buff_A_57 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1356 | -    | -    |        | buff_A_58 | ram_1p  | auto | 1       |
|   buff_A_59_U                          | -    | -    |        | buff_A_59 | ram_1p  | auto | 1       |
|   buff_A_60_U                          | -    | -    |        | buff_A_60 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1423  | -    | -    |        | buff_A_61 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1424  | -    | -    |        | buff_A_62 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1357 | -    | -    |        | buff_A_63 | ram_1p  | auto | 1       |
|   buff_B_U                             | -    | -    |        | buff_B    | ram_1p  | auto | 1       |
|   buff_B_1_U                           | -    | -    |        | buff_B_1  | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1425  | -    | -    |        | buff_B_2  | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1426  | -    | -    |        | buff_B_3  | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1358 | -    | -    |        | buff_B_4  | ram_1p  | auto | 1       |
|   buff_B_5_U                           | -    | -    |        | buff_B_5  | ram_1p  | auto | 1       |
|   buff_B_6_U                           | -    | -    |        | buff_B_6  | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1427  | -    | -    |        | buff_B_7  | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1428  | -    | -    |        | buff_B_8  | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1359 | -    | -    |        | buff_B_9  | ram_1p  | auto | 1       |
|   buff_B_10_U                          | -    | -    |        | buff_B_10 | ram_1p  | auto | 1       |
|   buff_B_11_U                          | -    | -    |        | buff_B_11 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1429  | -    | -    |        | buff_B_12 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1430  | -    | -    |        | buff_B_13 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1360 | -    | -    |        | buff_B_14 | ram_1p  | auto | 1       |
|   buff_B_15_U                          | -    | -    |        | buff_B_15 | ram_1p  | auto | 1       |
|   buff_B_16_U                          | -    | -    |        | buff_B_16 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1431  | -    | -    |        | buff_B_17 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1432  | -    | -    |        | buff_B_18 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1361 | -    | -    |        | buff_B_19 | ram_1p  | auto | 1       |
|   buff_B_20_U                          | -    | -    |        | buff_B_20 | ram_1p  | auto | 1       |
|   buff_B_21_U                          | -    | -    |        | buff_B_21 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1433  | -    | -    |        | buff_B_22 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1434  | -    | -    |        | buff_B_23 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1362 | -    | -    |        | buff_B_24 | ram_1p  | auto | 1       |
|   buff_B_25_U                          | -    | -    |        | buff_B_25 | ram_1p  | auto | 1       |
|   buff_B_26_U                          | -    | -    |        | buff_B_26 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1435  | -    | -    |        | buff_B_27 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1436  | -    | -    |        | buff_B_28 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1363 | -    | -    |        | buff_B_29 | ram_1p  | auto | 1       |
|   buff_B_30_U                          | -    | -    |        | buff_B_30 | ram_1p  | auto | 1       |
|   buff_B_31_U                          | -    | -    |        | buff_B_31 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1437  | -    | -    |        | buff_B_32 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1438  | -    | -    |        | buff_B_33 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1364 | -    | -    |        | buff_B_34 | ram_1p  | auto | 1       |
|   buff_B_35_U                          | -    | -    |        | buff_B_35 | ram_1p  | auto | 1       |
|   buff_B_36_U                          | -    | -    |        | buff_B_36 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1439  | -    | -    |        | buff_B_37 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1440  | -    | -    |        | buff_B_38 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1365 | -    | -    |        | buff_B_39 | ram_1p  | auto | 1       |
|   buff_B_40_U                          | -    | -    |        | buff_B_40 | ram_1p  | auto | 1       |
|   buff_B_41_U                          | -    | -    |        | buff_B_41 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1441  | -    | -    |        | buff_B_42 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1442  | -    | -    |        | buff_B_43 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1366 | -    | -    |        | buff_B_44 | ram_1p  | auto | 1       |
|   buff_B_45_U                          | -    | -    |        | buff_B_45 | ram_1p  | auto | 1       |
|   buff_B_46_U                          | -    | -    |        | buff_B_46 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1443  | -    | -    |        | buff_B_47 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1444  | -    | -    |        | buff_B_48 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1367 | -    | -    |        | buff_B_49 | ram_1p  | auto | 1       |
|   buff_B_50_U                          | -    | -    |        | buff_B_50 | ram_1p  | auto | 1       |
|   buff_B_51_U                          | -    | -    |        | buff_B_51 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1445  | -    | -    |        | buff_B_52 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1446  | -    | -    |        | buff_B_53 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1368 | -    | -    |        | buff_B_54 | ram_1p  | auto | 1       |
|   buff_B_55_U                          | -    | -    |        | buff_B_55 | ram_1p  | auto | 1       |
|   buff_B_56_U                          | -    | -    |        | buff_B_56 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1447  | -    | -    |        | buff_B_57 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1448  | -    | -    |        | buff_B_58 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1369 | -    | -    |        | buff_B_59 | ram_1p  | auto | 1       |
|   buff_B_60_U                          | -    | -    |        | buff_B_60 | ram_1p  | auto | 1       |
|   buff_B_61_U                          | -    | -    |        | buff_B_61 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1449  | -    | -    |        | buff_B_62 | ram_1p  | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1450  | -    | -    |        | buff_B_63 | ram_1p  | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1370 | -    | -    |        | buff_x    | ram_s2p | auto | 1       |
|   tmp1_U                               | -    | -    |        | tmp1      | ram_s2p | auto | 1       |
|   tmp2_U                               | -    | -    |        | tmp2      | ram_s2p | auto | 1       |
+----------------------------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+------------------------------------------------------+
| Type            | Options                                   | Location                                             |
+-----------------+-------------------------------------------+------------------------------------------------------+
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:5 in compute_tmp1    |
| unroll          | factor=8                                  | ../gesummv/generate/gesummv.cpp:7 in compute_tmp1    |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:15 in compute_tmp2   |
| unroll          | factor=8                                  | ../gesummv/generate/gesummv.cpp:17 in compute_tmp2   |
| interface       | m_axi port=A offset=slave bundle=gmem     | ../gesummv/generate/gesummv.cpp:24 in gesummv, A     |
| interface       | m_axi port=B offset=slave bundle=gmem     | ../gesummv/generate/gesummv.cpp:25 in gesummv, B     |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../gesummv/generate/gesummv.cpp:26 in gesummv, x     |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../gesummv/generate/gesummv.cpp:27 in gesummv, y_out |
| array_partition | variable=A cyclic factor=8 dim=2          | ../gesummv/generate/gesummv.cpp:29 in gesummv, A     |
| array_partition | variable=B cyclic factor=8 dim=2          | ../gesummv/generate/gesummv.cpp:30 in gesummv, B     |
| array_partition | variable=x cyclic factor=8                | ../gesummv/generate/gesummv.cpp:31 in gesummv, x     |
| array_partition | variable=y_out cyclic factor=8            | ../gesummv/generate/gesummv.cpp:32 in gesummv, y_out |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:43 in gesummv        |
| unroll          | factor=8                                  | ../gesummv/generate/gesummv.cpp:46 in gesummv        |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:57 in gesummv        |
+-----------------+-------------------------------------------+------------------------------------------------------+

* Inferred Pragmas
+---------------------------------------------+-----------------+--------------------------------------+----------------------------+
| Source Pragma                               | Inferred Pragma | Options                              | Location                   |
+---------------------------------------------+-----------------+--------------------------------------+----------------------------+
| pipeline ../gesummv/generate/gesummv.cpp:43 | array_partition | dim=2 type=complete  variable=buff_A | variable buff_A in gesummv |
| pipeline ../gesummv/generate/gesummv.cpp:43 | array_partition | dim=2 type=complete  variable=buff_B | variable buff_B in gesummv |
+---------------------------------------------+-----------------+--------------------------------------+----------------------------+


