<?xml version="1.0" encoding="UTF-8"?>
<definitions publication-date="2025-01-01" publication-type="official">
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">G11C</classification-symbol><definition-title>STATIC STORES  (semiconductor memory devices <class-ref scheme="cpc">H10B</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Devices or arrangements for storage of digital or analogue information in which no relative movement takes place between an information storage element and a transducer; which incorporate a selecting-device for writing-in or reading-out the information into or from the store.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Semiconductor memory devices </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><application-references><section-title>Application-oriented references</section-title><section-body><paragraph-text type="preamble">Examples of places where the subject matter of this place is covered when specially adapted, used for a particular purpose, or incorporated in a larger system:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Solid state disk drives </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F3/0679</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Record carriers for machines</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06K19/07</class-ref></paragraph-text></table-column></table-row></table></section-body></application-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Accessing or allocating memory in electronic computers</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F12/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Information storage based on relative movement between record carrier and transducer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacturing processes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/00</class-ref>, <class-ref scheme="cpc">H10N70/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pulse technique in general, e.g. electronic switches</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K17/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Using a static store as a picture recording medium</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N5/907</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In this sub-class there exist three general main groups, <class-ref scheme="cpc">G11C5/00</class-ref>, <class-ref scheme="cpc">G11C7/00</class-ref> and <class-ref scheme="cpc">G11C8/00</class-ref>, which cover aspects such as power supply, reading and writing arrangements and addressing arrangements that are common to many if not all types of memories. There are further main groups which are dedicated to one or more specific types of memory cell technologies. Within these, there may be specific sub-groups for aspects such as power supply or addressing which parallel the general groups. The convention is that, where a document describes a specific aspect for a specific cell technology without indicating its use with other cell types, it should only be classified under the technology group. If it is described as applicable to two cell types then it should be classified under each cell type and in the general group. Thus, for example, a sense amplifier for a resistive RAM would be classified under <class-ref scheme="cpc">G11C13/004</class-ref>, while a document applying the same sense amplifier to both ReRAM and flash memory would be further classified in <class-ref scheme="cpc">G11C16/26</class-ref> and <class-ref scheme="cpc">G11C7/06</class-ref>.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/00</class-ref> is a further general group covering the aspects of testing and repair of memory devices. There are no cell-type specific sub-groups for these aspects and thus they are only classified in this place. However other aspects also covered in testing documents will be classified according to the rules of the previous paragraph.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">2D/3D </paragraph-text></table-column><table-column><paragraph-text type="body">two/three dimensional</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Storage element </paragraph-text></table-column><table-column><paragraph-text type="body">an element which can hold at least one item of information and is provided with means for writing-in or reading-out this information</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Memory </paragraph-text></table-column><table-column><paragraph-text type="body">a device, including storage elements, which can hold information to be extracted when desired.</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">ATD</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Address transition detection</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">RAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Random Access Memory</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">DRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Dynamic RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">FRAM, FeRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Ferro-electric RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">MRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Magnetic RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">NVRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Nonvolatile RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">PCRAM, PRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Phase-change RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">RRAM, ReRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Resistive RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">SRAM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Static RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">ROM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Read-only Memory</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">PROM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Programmable ROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">EPROM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Erasable PROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">EEPROM, E2PROM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Electrically-erasable PROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.18cm"><paragraph-text type="body">EAROM</paragraph-text></table-column><table-column preferred-width="7.86cm"><paragraph-text type="body">Electrically-alterable ROM</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C5/00</classification-symbol><definition-title>Details of stores covered by group <class-ref scheme="cpc">G11C11/00</class-ref></definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Details of arrangements providing supporting functions for semiconductor memory devices, concerning protection against loss of information, memory layout and stacking, signal line and power line interconnection, memory modules and their electrical interconnections, and power supplies including backup supplies, as well as charge pumps, voltage and current reference generators as well as circuits for stabilization of voltages and currents, which are common to all semiconductor memories types covered by subclass <class-ref scheme="cpc">G11C</class-ref>, as detailed in main groups <class-ref scheme="cpc">G11C13/00</class-ref>, <class-ref scheme="cpc">G11C14/00</class-ref>, <class-ref scheme="cpc">G11C16/00</class-ref>, <class-ref scheme="cpc">G11C17/00</class-ref>, <class-ref scheme="cpc">G11C19/00</class-ref>, <class-ref scheme="cpc">G11C21/00</class-ref>, <class-ref scheme="cpc">G11C23/00</class-ref>, <class-ref scheme="cpc">G11C25/00</class-ref>, <class-ref scheme="cpc">G11C27/00</class-ref> as well as <class-ref scheme="cpc">G11C11/00</class-ref>.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">This group covers the above mentioned aspects only when they are concerned with a semiconductor memory.</paragraph-text><paragraph-text type="body">Furthermore, in the case where any of the above mentioned aspects are adapted to be used with a semiconductor memory of a specific type, such aspects should be classified in the relevant group covering that specific type of semiconductor device, as long as such a specific group is present.</paragraph-text></section-body></relationship><references><section-title>References</section-title><application-references><section-title>Application-oriented references</section-title><section-body><paragraph-text type="preamble">Examples of places where the subject matter of this place is covered when specially adapted, used for a particular purpose, or incorporated in a larger system:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Protection means for ferromagnetic memories</paragraph-text></table-column><table-column preferred-width="4.21cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/1695</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements for ferromagnetic memories</paragraph-text></table-column><table-column preferred-width="4.21cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/1697</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Protection means for ferroelectric memories</paragraph-text></table-column><table-column preferred-width="4.21cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/2295</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements for ferroelectric memories</paragraph-text></table-column><table-column preferred-width="4.21cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/2297</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Means for protection concerning static memory cells (SRAM)</paragraph-text></table-column><table-column preferred-width="4.21cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/4125</class-ref></paragraph-text></table-column></table-row></table></section-body></application-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Power supplies, reference generators or voltage pumps in general not being concerned with semiconductor memories</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F</class-ref>, <class-ref scheme="cpc">H02J</class-ref>, <class-ref scheme="cpc">H02M</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuit means for protection against loss of information in general having no connection to semiconductor memories</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/26</class-ref>, <class-ref scheme="cpc">G06F11/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Mechanical aspects of memory modules, supports and cards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K5/02</class-ref>, <class-ref scheme="cpc">H01L25/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Geometrical lay-out of the components in integrated circuits not concerned with semiconductor memories</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D89/10</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If documents are clearly restricted to one specific cell type or memory technology they should not be classified here but in the group of said cell technology, unless there is no group for that cell technology. If documents mention applications to different types of cells then they can be classified here.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/005</classification-symbol><definition-title>{Circuit means for protection against loss of information of semiconductor storage devices}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Error detection, monitoring</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F11/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacturing semi-conductor by using bombardment with radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/26</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C5/025</classification-symbol><definition-title>{Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device  (geometrical lay-out of the components in integrated circuits, geometrical lay-out of the components in integrated circuits <class-ref scheme="cpc">H10D89/10</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Geometrical layout considerations of the internal components of a memory device.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Geometrical lay-out of the components in integrated circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10D89/10</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Layout considerations on a printed circuit board are covered by <class-ref scheme="cpc">H05K1/18</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C5/04</classification-symbol><definition-title>Supports for storage elements {, e.g. memory modules}; Mounting or fixing of storage elements on such supports</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Electrical aspects of memory modules such as e.g. SIMM, DIMM or flash memories.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/14</classification-symbol><definition-title>Power supply arrangements {, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Systems for regulating electric or magnetic variables</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuit arrangements or systems for supplying or distributing electric power</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02J</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus for conversion between AC and AC, between AC and DC or DC and DC</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02M</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/141</classification-symbol><definition-title>{Battery and back-up supplies}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Back-up supplies per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02J9/061</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C5/142</classification-symbol><definition-title>{Contactless power supplies, e.g. RF, induction, or IR}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuit arrangements for transfer of electric power between AC network and DC networks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02J5/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/143</classification-symbol><definition-title>{Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels  (<class-ref scheme="cpc">G11C5/148</class-ref> takes precedence); Switching between alternative supplies  (<class-ref scheme="cpc">G11C5/141</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covering the detection of change in supply voltage, on the voltage or the ground side, in general.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Battery and back-up supplies </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/141</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of power up or power down circuits, standby circuits or recovery circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/148</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/50</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Back-up supplies per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02J9/061</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C5/144</classification-symbol><definition-title>{Detection of predetermined disconnection or reduction of power supply, e.g. power down or power standby}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Voluntary power down or standby arrangements.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/145</classification-symbol><definition-title>{Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor  (<class-ref scheme="cpc">G11C5/141</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Battery and back-up supplies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C5/141</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Charge pumps per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02M3/07</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">For logic circuits or inverting circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/146</classification-symbol><definition-title>{Substrate bias generators  (<class-ref scheme="cpc">G11C5/141</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Battery and back-up supplies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C5/141</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Substrate bias-voltage generators</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F3/205</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C5/147</classification-symbol><definition-title>{Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops  (<class-ref scheme="cpc">G11C5/141</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Battery and back-up supplies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C5/141</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Regulating voltage or current wherein the variable actually regulated by the final control device as a function of the requirements of the load, temperature, specific voltage/current characteristic</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F1/462</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Regulating voltage or current using diode-transistor combinations wherein the transistors are of the field-effect type only</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F3/24</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C5/148</classification-symbol><definition-title>{Details of power up or power down circuits, standby circuits or recovery circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covering the characteristics of the power up and power down circuits, the standby circuits and recovery circuits.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C7/00</classification-symbol><definition-title>Arrangements for writing information into, or reading information out from, a digital store  (<class-ref scheme="cpc">G11C5/00</class-ref> takes precedence; auxiliary circuits for stores using semiconductor devices <class-ref scheme="cpc">G11C11/4063</class-ref>, <class-ref scheme="cpc">G11C11/413</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All aspects of reading and writing of data to an address memory cell in general except the addressing of the cell. The addressing and row circuitry is covered in <class-ref scheme="cpc">G11C8/00</class-ref>. <class-ref scheme="cpc">G11C7/00</class-ref> is more about column and input/output circuitry &quot;In general&quot; means that technology or cell specific documents are not covered here but in their respective groups.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Auxiliary circuits for stores using semiconductor devices</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/4063</class-ref>, <class-ref scheme="cpc">G11C11/413</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><application-references><section-title>Application-oriented references</section-title><section-body><paragraph-text type="preamble">Examples of places where the subject matter of this place is covered when specially adapted, used for a particular purpose, or incorporated in a larger system:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Reading and writing arrangements for specific cell types </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"> <class-ref scheme="cpc">G11C17/00</class-ref></paragraph-text></table-column></table-row></table></section-body></application-references><residual-references><section-title>References out of a residual place</section-title><section-body><paragraph-text type="preamble">Examples of places in relation to which this place is residual:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Early solid state music players </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/16</class-ref></paragraph-text></table-column></table-row></table></section-body></residual-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing </paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/4063</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction </paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/413</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Calibration </paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"> <class-ref scheme="cpc">G11C29/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Higher level memory space management, free space management, garbage collection, cache memories</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F12/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">External data synchronisation during read or write</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F13/16</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Security aspects, encryption</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F2211/007</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Amplifiers in general</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">H03F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Basic logic circuits, latches and flip-flops</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Delays</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">PLL, DLL circuits per se </paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">H03L</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Synchronisation</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"><class-ref scheme="cpc">H04L7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If documents are clearly restricted to one specific cell type or memory technology they should not be classified here but in the group of said cell technology, unless there is no group for that cell technology. If documents mention applications to different types of cells then they can be classified here.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/02</classification-symbol><definition-title>with means for avoiding parasitic signals</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit lines or layout aspects </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/025</class-ref>, <class-ref scheme="cpc">G11C7/12</class-ref>, <class-ref scheme="cpc">G11C7/18</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/04</classification-symbol><definition-title>with means for avoiding disturbances due to temperature effects</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If refresh is concerned <class-ref scheme="cpc">G11C11/406</class-ref> takes precedence.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C7/06</classification-symbol><definition-title>Sense amplifiers; Associated circuits {, e.g. timing or triggering circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Amplifiers per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03F</class-ref>, <class-ref scheme="cpc">H03K</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/062</classification-symbol><definition-title>{Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Most of the current sense amplifiers (current mirrors based) and most of the multi stage sense amplifiers.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/08</classification-symbol><definition-title>Control thereof</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This is a recent group and most of the material about the control of sense amplifiers in general and about sense amplifier drivers is in <class-ref scheme="cpc">G11C7/06</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2018-05-01"><classification-symbol scheme="cpc">G11C7/10</classification-symbol><definition-title>Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Input/output (I/0) data interface arrangements.</paragraph-text><paragraph-text type="body">Covers all the synchronous memory data interfaces (Synclink, SDR, DDR, Rambus).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Level conversion circuits in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K19/0175</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Serial interfaces (IC2, SPI, single wire) when applied to memories are mainly classified in <class-ref scheme="cpc">G11C5/066</class-ref>. Buses with Ring topologies (daisy chain or peer-to-peer buses) for memories are also covered in <class-ref scheme="cpc">G11C7/10</class-ref>, <class-ref scheme="cpc">G11C7/1051</class-ref> and <class-ref scheme="cpc">G11C7/1078</class-ref>. Documents where the memory controller is the main aspect are in the <class-ref scheme="cpc">G06F13/16</class-ref> groups. Data buses and bus protocols in general are in <class-ref scheme="cpc">G06F13/00</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1006</classification-symbol><definition-title>{Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">In particular:</paragraph-text><list><list-item><paragraph-text type="body">Data masking;</paragraph-text></list-item><list-item><paragraph-text type="body">Memories incorporating some form of processing capability from logic function and simple ALUs to memories embedded with a CPU (cache memories are in <class-ref scheme="cpc">G06F12/0802</class-ref>);</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;Sophisticated&quot; data routing, reordering (X-bars).</paragraph-text></list-item></list><paragraph-text type="body">It also contains sometimes memories with ECC circuits. However these should be searched and classified in <class-ref scheme="cpc">G06F11/1044</class-ref> .</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1039</classification-symbol><definition-title>{using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The pipelining in clock synchronous and wave pipelining in clockless (asynchronous) memories.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements for memories with random access ports synchronised on clock signal pulse trains</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1072</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1042</classification-symbol><definition-title>{using interleaving techniques, i.e. read-write of one part of the memory while preparing another part}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">&quot;Interleaving&quot; when referring to a bit line layout is classified in <class-ref scheme="cpc">G11C7/18</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1045</classification-symbol><definition-title>{Read-write mode select circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Mode setting registers and bonding pads.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Redundancy; Test mode entry</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C29/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1048</classification-symbol><definition-title>{Data bus control circuits, e.g. precharging, presetting, equalising}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Also some on die termination (ODT) documents which are unfortunately spread over three groups <class-ref scheme="cpc">G11C7/1048</class-ref>, <class-ref scheme="cpc">G11C7/1051</class-ref> and <class-ref scheme="cpc">G11C5/06</class-ref>, where they are now classified.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1051</classification-symbol><definition-title>{Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Together with <class-ref scheme="cpc">G11C7/1078</class-ref>, most of the synchronous interfaces documents.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C7/1069</classification-symbol><definition-title>{I/O lines read out arrangements}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sense amplifiers; Associated circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1072</classification-symbol><definition-title>{for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Many early SDRAMs but became rapidly obsolete as most dynamic memories are now synchronous.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1075</classification-symbol><definition-title>{for multiport memories each having random access ports and serial ports, e.g. video RAM}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multiport cells</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/16</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/1078</classification-symbol><definition-title>{Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Together with <class-ref scheme="cpc">G11C7/1051</class-ref>, most of the synchronous interfaces documents.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C7/16</classification-symbol><definition-title>Storage of analogue signals in digital stores using an arrangement comprising analogue/digital [A/D] converters, digital memories and digital/analogue [D/A] converters&#160;</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Also many early solid state music players and early solid state memory cards (e.g. Compact Flash, SDcard).These should not be classified here but in <class-ref scheme="cpc">G11B</class-ref>, <class-ref scheme="cpc">G06F</class-ref> and <class-ref scheme="cpc">G06K</class-ref>.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-11-01"><classification-symbol scheme="cpc">G11C7/22</classification-symbol><definition-title>Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management&#160;</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">All the clock generating circuits (PLL, DLL, delay lines, oscillators),</paragraph-text></list-item><list-item><paragraph-text type="body">Overall control of memory operation (delay chains, state machines...) and memory operation mode/state, and</paragraph-text></list-item><list-item><paragraph-text type="body">Control aspects of specific parts of the memory which are not covered in other <class-ref scheme="cpc">G11C5/00</class-ref>, <class-ref scheme="cpc">G11C7/00</class-ref> and <class-ref scheme="cpc">G11C8/00</class-ref> groups.</paragraph-text></list-item></list></section-body></definition-statement><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Dummy cell</paragraph-text></table-column><table-column><paragraph-text type="body">cell that is not used for storage but to provide a reference voltage or current during sensing</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Embedded</paragraph-text></table-column><table-column><paragraph-text type="body">memories which are designed to be incorporated on the same die as a microcontroller/processor usually in ASICs or System on a Chip circuits - not cache memories </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Burst</paragraph-text></table-column><table-column><paragraph-text type="body">Read or Write cycle during which a series of 2, 4, 8 or more external data are sequentially input to or output from the memory device</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Precharge</paragraph-text></table-column><table-column><paragraph-text type="body">to prepare the memory for a subsequent read operation (or a write operation) by charging bit lines and/or word lines to a certain voltage</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">DPD</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Deep Power Down</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">DLL</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Delay locked loop</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">EDO</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">extended data output</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">I/O</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Input/Output</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">LCD</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Liquid Crystal Display</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">ODT</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">On Die Termination</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">PLL</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Phase locked loop</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">SA</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Sense Amplifier</paragraph-text></table-column></table-row></table>
</abbreviations><synonyms>
<paragraph-text type="preamble">In patent documents, the following words/expressions are often used as synonyms:</paragraph-text>
<list><list-item><paragraph-text type="body">&quot;Bit line&quot;, &quot;digit line&quot; and &quot;signal line&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;I/O line&quot; and &quot;data line&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;Reference cell&quot; and &quot;dummy cell&quot;.</paragraph-text></list-item></list>
</synonyms></synonyms-keywords></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C8/00</classification-symbol><definition-title>Arrangements for selecting an address in a digital store  (for stores using transistors <class-ref scheme="cpc">G11C11/407</class-ref>, <class-ref scheme="cpc">G11C11/413</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Circuitry used for decoding a memory address selecting a row line, a bank , a block or a range of memory cells in a semiconductor memory device.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">For memory cells of the field-effect type </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/407</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/413</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><application-references><section-title>Application-oriented references</section-title><section-body><paragraph-text type="preamble">Examples of places where the subject matter of this place is covered when specially adapted, used for a particular purpose, or incorporated in a larger system:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Contact or connection structure for RAS/CAS addressing pins/lines</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/066</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Circuits selecting Bit lines or data latchs (I/O, input-ouput)</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multiport memory using &quot;single port cells&quot;, i.e where the multiport ability it created e.g. in the I/O circuitry.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1075</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Particular aspects concerning addressing MRAM (ferromagnetic) devices</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/1653</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Particular aspects concerning addressing FRAM (ferroelectric) devices</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/2253</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Particular aspects concerning addressing DRAM (dynamic RAM) devices</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/408</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Particular aspects concerning addressing memory devices having resistive memory elements</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0023</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Particular aspects concerning addressing circuits of EPROM, EAROM, EEPROM devices or other devices having charge storing memory elements</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/08</class-ref></paragraph-text></table-column></table-row></table></section-body></application-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Shift registers in general, FIFO, LIFO</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C19/08</class-ref>, <class-ref scheme="cpc">G06F5/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Addressing schemes, architectures or methods, e.g. virtual addressing or multidimensional addressing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F12/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Address mapping</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F12/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Switching or gating circuits for general use</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K17/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Encoding or decoding method per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If documents are clearly restricted to one specific cell type or memory technology they should not be classified here but in the group of said cell technology, unless there is no group for that cell technology. If documents mention applications to different types of cells then they can be classified here.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C8/04</classification-symbol><definition-title>using a sequential addressing device, e.g. shift register, counter</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using first in first out [FIFO] registers for changing speed of digital data flow</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F5/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Using last in first out [LIFO] registers for processing digital data by operating upon their order</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Addressing within memory systems with multidimensional access, e.g. row/column, matrix</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F12/0207</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C8/06</classification-symbol><definition-title>Address interface arrangements, e.g. address buffers</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Level conversion circuits in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K19/0175</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C8/08</classification-symbol><definition-title>Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Circuitries that have an electrical effect on the rows or word lines. e.g. applying a voltage or a potential to the word line or row.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C8/10</classification-symbol><definition-title>Decoders</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Decoders, circuitry which processes the address information to make a single or plural selection of word line or row line possible. However, these decoder circuits are usually not used for the electrical activation of the row or word line. This is the task of the word line control circuits.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address mapping per se</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F12/02</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C8/14</classification-symbol><definition-title>Word line organisation; Word line lay-out</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">In particular, global and local word line structure.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C8/16</classification-symbol><definition-title>Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Only documents describing memories where each storage cell on its own has two or more ports.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multiport memories in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1075</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2016-11-01"><classification-symbol scheme="cpc">G11C8/18</classification-symbol><definition-title>Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Physical realization of a corresponding interface</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/066</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><synonyms>
<paragraph-text type="preamble">In patent documents, the following words/expressions are often used as synonyms:</paragraph-text>
<list><list-item><paragraph-text type="body">&quot;row&quot; and &quot;word line&quot; </paragraph-text></list-item></list>
</synonyms></synonyms-keywords></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/00</classification-symbol><definition-title>Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor  (<class-ref scheme="cpc">G11C14/00</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C21/00</class-ref> take precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">DRAM [Dynamic RAM], see <class-ref scheme="cpc">G11C11/401</class-ref> - <class-ref scheme="cpc">G11C11/4099</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">FRAM, FeRAM [Ferro-electric RAM] see <class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">MRAM [Magnetic RAM] see <class-ref scheme="cpc">G11C11/14</class-ref> - <class-ref scheme="cpc">G11C11/16</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">SRAM [Static RAM] see <class-ref scheme="cpc">G11C11/41</class-ref> - <class-ref scheme="cpc">G11C11/419</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">Multi-level storage, using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency, see <class-ref scheme="cpc">G11C11/56</class-ref>.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C14/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C15/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body"> EPROM (Erasable PROM) EEPROM, E2PROM (Electrically-erasable PROM) EAROM (Electrically-alterable ROM) Flash memory</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/00</class-ref> - <class-ref scheme="cpc">G11C16/349</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Erasable programmable read-only memories </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C17/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">ROM (Read-only Memory) </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C17/02</class-ref> - <class-ref scheme="cpc">G11C17/126</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">PROM (Programmable ROM) </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C17/14</class-ref> - <class-ref scheme="cpc">G11C17/18</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores in which the information is moved stepwise, e.g. shift register </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores in which the information circulates </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C21/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">General aspects of power supplies, charge pumps, voltage references and battery backup.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">NVRAM [Nonvolatile RAM] battery backed up RAM</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/141</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">General aspects of input/output selection, read and write circuitry.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">General aspects of address decoding and word line selection.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">RRAM, ReRAM [Resistive RAM]</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0002</class-ref> - <class-ref scheme="cpc">G11C13/0097</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">PCRAM, PRAM [Phase-change RAM] </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0004</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">General aspects of testing.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C29/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">General aspects of redundancy management.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C29/70</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Sensors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R33/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">G11C11/56</class-ref> takes precedence over sub-groups <class-ref scheme="cpc">G11C11/02</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C11/54</class-ref>.</paragraph-text><paragraph-text type="body">The sub-group classification <class-ref scheme="cpc">G11C11/34</class-ref> is not to be assigned as there exist more specific places for different cell types.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">2D</paragraph-text></table-column><table-column><paragraph-text type="body">two dimensional</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">AFM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Antiferromagnetic</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">CPP</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Current Perpendicular to Plane</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">FeFET</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Ferro-electric Field Effect Transistor</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">FM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Ferromagnetic</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">GMR</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Giant Magnetic Resistive</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">MTJ</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Magnetic Tunnel Junction</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">SAF</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Synthetic Antiferromagnetic</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/005</classification-symbol><definition-title>{comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories having two distinct arrays of memory elements, one with volatile memory elements and another one with non-volatile memory elements, the latter functioning as a backup memory for the volatile part of the memory.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memories having two types of memory cells or memory elements merged to each other or otherwise combined in the same memory array</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C14/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/02</classification-symbol><definition-title>using magnetic elements</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Multibit magnetic storage elements</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5607</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Measurement of magnetic variables </paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G01R33/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Pulse generators, static switches, logic circuits with such elements</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K3/45</class-ref>, <class-ref scheme="cpc">H03K17/80</class-ref> , <class-ref scheme="cpc">H03K19/16</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Counters with magnetic elements</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K23/76</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/04</classification-symbol><definition-title>using storage elements having cylindrical form, e.g. rod, wire  (<class-ref scheme="cpc">G11C11/12</class-ref>, <class-ref scheme="cpc">G11C11/14</class-ref> take precedence)</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multi-aperture structures or multi-magnetic closed circuits, each aperture storing a &quot;bit&quot;</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/06085</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/06</classification-symbol><definition-title>using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Also the (now obsolete) magnetic-core memories.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/08</classification-symbol><definition-title>using multi-aperture storage elements, e.g. using transfluxors; using plates incorporating several individual multi-aperture storage elements  (<class-ref scheme="cpc">G11C11/10</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using multi-axial storage elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/10</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using single-aperture storage elements; using multi-aperture plates in which each individual aperture forms a storage element</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C11/14</classification-symbol><definition-title>using thin-film elements</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories using a single magnetic layer.</paragraph-text><paragraph-text type="body">Memories using domain wall displacement in a shift register like manner, see also <class-ref scheme="cpc">G11C19/0833</class-ref>.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Magnetic thin film layers per se</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H01F10/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Manufacturing of a magnetic memory</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10N50/00</class-ref>, <class-ref scheme="cpc">H10B61/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/15</classification-symbol><definition-title>using multiple magnetic layers  (<class-ref scheme="cpc">G11C11/155</class-ref> takes precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories using multiple magnetic layers not using any spin effect.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">With cylindrical configuration </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/155</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">G11C11/16</classification-symbol><definition-title>using elements in which the storage effect is based on magnetic spin effect</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories using magnetic spin effect, i.e. where the memory elements have magnetic tunnel junctions.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sensors using magnetoresistance multilayer structures</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R33/093</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Thin layer magnetic read heads for magnetic discs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11B5/31</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Composition of ferromagnetic material</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01F1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Spin-exchange coupled multilayers per se</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H01F10/32</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Non-reciprocal magnetic elements in waveguides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01P</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Gyrators</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H7/002</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memory structures; Manufacturing of magnetic memory</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10B61/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/165</classification-symbol><definition-title>{Auxiliary circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Auxiliary circuitry for MRAM elements.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for writing information into, or reading information out from, a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1653</classification-symbol><definition-title>{Address circuits or decoders}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1655</classification-symbol><definition-title>{Bit-line or column circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line organisation; Bit line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1657</classification-symbol><definition-title>{Word-line or row circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line control circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line organisation; Word line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1659</classification-symbol><definition-title>{Cell access}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">MRAM specific details of selecting a memory element, e.g. select transistors, diodes or mere word line or bit line selection voltages.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1673</classification-symbol><definition-title>{Reading or sensing circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Sense amplifiers; Associated circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1051</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1675</classification-symbol><definition-title>{Writing or programming circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1078</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1677</classification-symbol><definition-title>{Verifying circuits or methods}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Details of checking written data in MRAM elements.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1693</classification-symbol><definition-title>{Timing circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe (RAS) or column address strobe (CAS) signals </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1695</classification-symbol><definition-title>{Protection circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address safety or protection circuits, i.e. arrangements for preventing unauthorised or accidental access </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/1697</classification-symbol><definition-title>{Power supply circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/20</classification-symbol><definition-title>using parametrons</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Pulse generators using parametrons and ferroresonant devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K19/162</class-ref>, <class-ref scheme="cpc">H03K19/164</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Counters using such elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K23/001</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C11/22</classification-symbol><definition-title>using ferroelectric elements</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories using ferroelectric elements. This covers memories with capacitive elements where the insulating dielectric material between the capacitor plates is a ferroelectric material.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using multibit ferroelectric storage</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5657</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Ferroelectric capacitors per se</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H01G4/002</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Ferroelectric materials</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H01G4/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pulse generators using ferroelectric elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K3/45</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Counters using such elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K23/76</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memory structures</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10B53/00</class-ref>, <class-ref scheme="cpc">H10B51/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric transistors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D30/0415</class-ref>, <class-ref scheme="cpc">H10D30/701</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Ferroelectric data-storage electrodes</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10D64/033</class-ref>, <class-ref scheme="cpc">H10D64/689</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/221</classification-symbol><definition-title>{using ferroelectric capacitors}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Details of FRAM memory elements comprising a ferroelectric capacitor.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/223</classification-symbol><definition-title>{using MOS with ferroelectric gate insulating film}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Details of FRAM memory elements comprising a transistor with ferroelectric material, e.g. a FEFET.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/225</classification-symbol><definition-title>{Auxiliary circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Auxiliary circuitry for FRAM elements.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for writing information into, or reading information out from, a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2253</classification-symbol><definition-title>{Address circuits or decoders}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2255</classification-symbol><definition-title>{Bit-line or column circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line organisation; Bit line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2257</classification-symbol><definition-title>{Word-line or row circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line organisation; Word line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2259</classification-symbol><definition-title>{Cell access}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">FRAM specific details of selecting a memory element, e.g. select transistors, diodes or mere word line or bit line selection voltages.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2273</classification-symbol><definition-title>{Reading or sensing circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Sense amplifiers; Associated circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits.</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1051</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2275</classification-symbol><definition-title>{Writing or programming circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1078</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2277</classification-symbol><definition-title>{Verifying circuits or methods}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Details of checking written data in MRAM elements.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2293</classification-symbol><definition-title>{Timing circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or managemen</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe (RAS) or column address strobe (CAS) signals</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2295</classification-symbol><definition-title>{Protection circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells. </paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Address safety or protection circuits, i.e. arrangements for preventing unauthorised or accidental access.</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/2297</classification-symbol><definition-title>{Power supply circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Power supply arrangements</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/23</classification-symbol><definition-title>using electrostatic storage on a common layer, e.g. Forrester-Haeff tubes {or William tubes} (<class-ref scheme="cpc">G11C11/22</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using ferroelectric elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Construction of Williams tubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J31/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/26</classification-symbol><definition-title>using discharge tubes</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Counters using such elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K25/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/265</classification-symbol><definition-title>{counting tubes, e.g. decatrons or trochotrons}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Counters using such elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K29/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/28</classification-symbol><definition-title>using gas-filled tubes</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Counting tubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/265</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pulse generators, electronic switches, logic circuits using such elements </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K3/37</class-ref>, <class-ref scheme="cpc">H03K17/52</class-ref>, <class-ref scheme="cpc">H03K19/04</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/30</classification-symbol><definition-title>using vacuum tubes  (<class-ref scheme="cpc">G11C11/23</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Counting tubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/265</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pulse generators, electronic switches, logic circuits using such elements </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K3/37</class-ref>, <class-ref scheme="cpc">H03K17/52</class-ref>, <class-ref scheme="cpc">H03K19/04</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C11/34</classification-symbol><definition-title>using semiconductor devices</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Processes or apparatus for the manufacture or treatment of semiconductor or solid state devices</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">H01L21/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Generating electric pulses, e.g. bistable devices using semiconductor devices</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Semiconductor memory structures</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">H10B</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Documents should not be classified in this group unless there is no more specific place available below or in <class-ref scheme="cpc">G11C14/00</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C21/00</class-ref> (see precedence rule at beginning of this main group). e.g., for:</paragraph-text><paragraph-text type="body">DRAM (Dynamic RAM), see <class-ref scheme="cpc">G11C11/401</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C11/4099</class-ref></paragraph-text><paragraph-text type="body">FRAM, FeRAM (Ferro-electric RAM) see <class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text><paragraph-text type="body">MRAM (Magnetic RAM) see <class-ref scheme="cpc">G11C11/14</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C11/16</class-ref></paragraph-text><paragraph-text type="body">NVRAM (Nonvolatile RAM) see <class-ref scheme="cpc">G11C5/141</class-ref> (battery backed RAM) or <class-ref scheme="cpc">G11C16/00</class-ref> (EAROM/EEPROM/Flash memory)</paragraph-text><paragraph-text type="body">PCRAM, PRAM (Phase-change RAM) see <class-ref scheme="cpc">G11C13/0004</class-ref></paragraph-text><paragraph-text type="body">RRAM, ReRAM (Resistive RAM) see <class-ref scheme="cpc">G11C13/0002</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C13/0097</class-ref></paragraph-text><paragraph-text type="body">SRAM (Static RAM) see <class-ref scheme="cpc">G11C11/41</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C11/419</class-ref></paragraph-text><paragraph-text type="body">ROM (Read-only Memory) see <class-ref scheme="cpc">G11C17/02</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C17/126</class-ref></paragraph-text><paragraph-text type="body">PROM (Programmable ROM) see <class-ref scheme="cpc">G11C17/14</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C17/18</class-ref></paragraph-text><paragraph-text type="body">EPROM (Erasable PROM) see <class-ref scheme="cpc">G11C16/00</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C16/349</class-ref></paragraph-text><paragraph-text type="body">EEPROM, E2PROM (Electrically-erasable PROM) see <class-ref scheme="cpc">G11C16/00</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C16/349</class-ref></paragraph-text><paragraph-text type="body">EAROM (Electrically-alterable ROM) see <class-ref scheme="cpc">G11C16/00</class-ref>&#160;-&#160;<class-ref scheme="cpc">G11C16/349</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/35</classification-symbol><definition-title>with charge storage in a depletion layer, e.g. charge coupled devices</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">In shift registers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C19/282</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">G11C11/401</classification-symbol><definition-title>forming cells needing refreshing or charge regeneration, i.e. dynamic cells</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Basically this group covers DRAMs - and some further types of cells needing to be periodically and frequently refreshed such gain cells.</paragraph-text><paragraph-text type="body">This group and its sub groups concerns mainly DRAM cells of any type from classic one transistor-one capacitor cell types to more exotic types such single transistor cells or gain cells. All cells have in common that they require to be updated or rewritten or refreshed frequently in order to retain their data.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><application-references><section-title>Application-oriented references</section-title><section-body><paragraph-text type="preamble">Examples of places where the subject matter of this place is covered when specially adapted, used for a particular purpose, or incorporated in a larger system:</paragraph-text><table>
<table-row><table-column preferred-width="13.74cm"><paragraph-text type="body">Control of displays, e.g. graphic cards</paragraph-text></table-column><table-column preferred-width="3.6cm"><paragraph-text type="body"><class-ref scheme="cpc">G09G</class-ref></paragraph-text></table-column></table-row></table></section-body></application-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Ferro-electric RAMs or FeRAMs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">The much less frequent refreshing or updating of data in non-volatile</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C16/3418</class-ref>, <class-ref scheme="cpc">G11C13/0021</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fabrication, integration, layout of DRAM cells </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B12/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This is a technology or cell type specific group and only DRAMs and memories needing frequent refreshes should be classified here. FeRAM with a dynamic mode should be classified in <class-ref scheme="cpc">G11C11/22</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/404</classification-symbol><definition-title>with one charge-transfer gate, e.g. MOS transistor, per cell</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Mostly 1T1C cells but single transistor cells are also found here (see also <class-ref scheme="cpc">G11C2211/4016</class-ref> for SOI and isolated well single transistor cells).</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/405</classification-symbol><definition-title>with three charge-transfer gates, e.g. MOS transistors, per cell</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Cells with three charge-transfer gates, but it also contains gain cells and other cells with access transistors combined with another charge storage transistor. Finally, it covers also partially capacitor based cells with two access transistors and those with more than 3 access transistors (multiport DRAM cells see also <class-ref scheme="cpc">G11C8/16</class-ref>).</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4072</classification-symbol><definition-title>Circuits for initialization, powering up or down, clearing memory or presetting</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Initialisation circuits in general </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4074</classification-symbol><definition-title>Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All the power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits specific to DRAM - see also <class-ref scheme="cpc">G11C5/14</class-ref>-<class-ref scheme="cpc">G11C5/147</class-ref> for memory power circuits in general; see also <class-ref scheme="cpc">G11C11/4076</class-ref> and <class-ref scheme="cpc">G11C7/22</class-ref> for some power management aspects (changing memory state or mode and DPD e.g. deep power down wake-ups ) and <class-ref scheme="cpc">G11C11/406</class-ref> for the refresh aspects in low power mode (self-refresh).</paragraph-text><paragraph-text type="body">The group contains also most of the documents concerning cells with a controlled back plate and back plate voltage circuits.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4076</classification-symbol><definition-title>Timing circuits  (for regeneration management <class-ref scheme="cpc">G11C11/406</class-ref>)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Regeneration management</paragraph-text></table-column><table-column preferred-width="4.23cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/406</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">For memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1072</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of clock generating circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/222</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Clock buffers </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/225</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4078</classification-symbol><definition-title>Safety or protection circuits, e.g. for preventing inadvertent or unauthorised reading or writing; Status cells; Test cells  (protection of memory contents during checking or testing <class-ref scheme="cpc">G11C29/52</class-ref>)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Protection of memory contents during checking or testing</paragraph-text></table-column><table-column preferred-width="4.23cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C29/52</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Safety or protection circuits in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/24</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/408</classification-symbol><definition-title>Address circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address circuits in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4082</classification-symbol><definition-title>{Address Buffers; level conversion circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address Buffers</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4085</classification-symbol><definition-title>{Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line control circuits in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/08</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4087</classification-symbol><definition-title>{Address decoders, e.g. bit - or word line decoders; Multiple line decoders}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address decoders in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Banks</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/12</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4091</classification-symbol><definition-title>Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Precharging, equalising or isolating circuits for DRAMs are in <class-ref scheme="cpc">G11C11/4094</class-ref> and in general also in <class-ref scheme="cpc">G11C7/12</class-ref>.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Sense or sense/refresh amplifiers in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Latching type sense amplifiers</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/065</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Control thereof (sense amplifier drivers)</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Precharging, equalising or isolating circuits for DRAMs in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Precharging, equalising or isolating circuits for DRAMs</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/4094</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2018-05-01"><classification-symbol scheme="cpc">G11C11/4093</classification-symbol><definition-title>Input/output [I/O] data interface arrangements, e.g. data buffers</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Input/output (I/O) data interface arrangements in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">All the d ata interface circuits (e.g. Synclink, DDR, Rambus) </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/10</class-ref>, <class-ref scheme="cpc">G11C7/1051</class-ref>, <class-ref scheme="cpc">G11C7/1078</class-ref> , <class-ref scheme="cpc">G11C7/1072</class-ref>. </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Level conversion circuits in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K19/0175</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4094</classification-symbol><definition-title>Bit-line management or control circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit-line management or control circuits in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/12</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4096</classification-symbol><definition-title>Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches&#160;</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Input/output (I/O) data management or control circuits in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1048</class-ref>, <class-ref scheme="cpc">G11C7/1051</class-ref>, <class-ref scheme="cpc">G11C7/1078</class-ref>. </paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4097</classification-symbol><definition-title>Bit-line organisation, e.g. bit-line layout, folded bit lines</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Bit-line organisation in general</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/4099</classification-symbol><definition-title>Dummy cell treatment; Reference voltage generators</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.67cm"><paragraph-text type="body">Dummy cell treatment and reference voltage generators in general</paragraph-text></table-column><table-column preferred-width="3.71cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">1T-1C</paragraph-text></table-column><table-column><paragraph-text type="body">One transistor one capacitor cells</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Self-refresh </paragraph-text></table-column><table-column><paragraph-text type="body">A power saving memory operation mode in which the refreshes its cells autonomously </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Auto-refresh</paragraph-text></table-column><table-column><paragraph-text type="body">An external signal (from a memory controller usually) triggers the refresh, but the rest of the refresh operation is done by circuitry internal to the memory (refresh address counters etc ...)</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Twin cell </paragraph-text></table-column><table-column><paragraph-text type="body">Arrangement in which a single datum is stored in two (or more) cells</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Gain cell</paragraph-text></table-column><table-column><paragraph-text type="body">Cells (usually made of three transistors) in which the charge is stored in a gate electrode of a gain transistor (thereby controlling the conductivity of that transistor),</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SOI</paragraph-text></table-column><table-column><paragraph-text type="body">Silicon on Insulator - often used to make single transistor DRAM cells (or ZRAM)</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">G11C11/41</classification-symbol><definition-title>forming {static} cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories having memory cells with positive feedback or a latch, i.e. a Static RAM or SRAM. This group only covers the aspects of the memory device itself. Manufacturing is covered by <class-ref scheme="cpc">H10B99/00</class-ref> and array structures by <class-ref scheme="cpc">H10B10/00</class-ref>.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/412</classification-symbol><definition-title>using field-effect transistors only</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">This group contains SRAM memory cells per se.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Latent image memory</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/20</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multi-port cells</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/16</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/4125</classification-symbol><definition-title>{Cells incorporating circuit means for protecting against loss of information}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuit means for protection against loss of information of semiconductor storage devices in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C5/005</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/413</classification-symbol><definition-title>Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Circuitry providing for power, address decoding, signal control etc. required for the functioning of the SRAM. This group and its dependents cover SRAMs having bipolar as well as FET transistor memory cells.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Auxiliary circuits in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref>, <class-ref scheme="cpc">G11C7/00</class-ref>, <class-ref scheme="cpc">G11C8/00</class-ref>. </paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2018-01-01"><classification-symbol scheme="cpc">G11C11/44</classification-symbol><definition-title>using super-conductive elements, e.g. cryotron</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories using superconductive elements like squids</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.43cm"><paragraph-text type="body">Pulse generators using such elements</paragraph-text></table-column><table-column preferred-width="3.95cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K3/38</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.43cm"><paragraph-text type="body">For counters</paragraph-text></table-column><table-column preferred-width="3.95cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K23/001</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/48</classification-symbol><definition-title>using displaceable coupling elements, e.g. ferromagnetic cores, to produce change between different states of mutual or self-inductance {(contains no documents; see <class-ref scheme="cpc">G11C17/00</class-ref> and subgroups)}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This sub-group contains no documents; see <class-ref scheme="cpc">G11C17/00</class-ref> and subgroups.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/50</classification-symbol><definition-title>using actuation of electric contacts to store the information</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Mechanical stores</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C23/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Switches providing a selected number of consecutive operations of the contacts by a single manual actuation of the operating part</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01H41/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/54</classification-symbol><definition-title>using elements simulating biological cells, e.g. neuron</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">As used in neural networks.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Cells storing analogue weights</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C27/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Computer systems based on biological models, e.g. neural networks per se</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06N3/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C11/56</classification-symbol><definition-title>using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Additional aspects relating to the cell type rather than multi-state storage per se should be classified under the relevant cell technology. For counting arrangements comprising multi-stable elements of this type see <class-ref scheme="cpc">H03K25/00</class-ref>, <class-ref scheme="cpc">H03K29/00</class-ref>.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Counting arrangements comprising multi-stable elements of this type</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K25/00</class-ref>, <class-ref scheme="cpc">H03K29/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5607</classification-symbol><definition-title>{using magnetic storage elements}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Magnetic storage per se</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/02</class-ref> - <class-ref scheme="cpc">G11C11/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5614</classification-symbol><definition-title>{using conductive bridging RAM [CBRAM] or programming metallization cells [PMC]}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0011</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5621</classification-symbol><definition-title>{using charge storage in a floating gate}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Comprising cells containing floating gate transistors </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/0408</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5628</classification-symbol><definition-title>{Programming or writing circuits; Data input circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Programming or data input circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/10</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5635</classification-symbol><definition-title>{Erasing circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Circuits for erasing electrically, e.g. erase voltage switching circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5642</classification-symbol><definition-title>{Sensing or reading circuits; Data output circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Sensing or reading circuits; Data output circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/26</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/565</classification-symbol><definition-title>{using capacitive charge storage elements}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Forming cells needing refreshing or charge regeneration </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/401</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5657</classification-symbol><definition-title>{using ferroelectric storage elements}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Using ferroelectric elements </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5664</classification-symbol><definition-title>{using organic memory material storage elements}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Using organic memory material storage elements</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0014</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5671</classification-symbol><definition-title>{using charge trapping in an insulator}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Comprising cells with charge storage in an insulating layer, e.g. MNOS, SNOS </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/0466</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5678</classification-symbol><definition-title>{using amorphous/crystalline phase transition storage elements}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Comprising amorphous/crystalline phase transition cells</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0004</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5685</classification-symbol><definition-title>{using storage elements comprising metal oxide memory material, e.g. perovskites}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Comprising metal oxide memory material, e.g. perovskites </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0007</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C11/5692</classification-symbol><definition-title>{read-only digital stores using storage elements with more than two stable states}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C17/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">G11C13/00</classification-symbol><definition-title>Digital stores characterised by the use of storage elements not covered by groups <class-ref scheme="cpc">G11C11/00</class-ref>, <class-ref scheme="cpc">G11C23/00</class-ref>, or <class-ref scheme="cpc">G11C25/00</class-ref></definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Digital stores or memories:</paragraph-text><list><list-item><paragraph-text type="body">Using elements in which the information is stored in the form of steps of electrical resistance [Ohm], Resistance RAM (RRAM) and auxiliary circuitry therefore; under <class-ref scheme="cpc">G11C13/0002</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">Using elements whose operation depends on chemical change, <class-ref scheme="cpc">G11C13/02</class-ref> (<class-ref scheme="cpc">G11C13/0009</class-ref> takes precedence);</paragraph-text></list-item><list-item><paragraph-text type="body">Using nanotube elements, under <class-ref scheme="cpc">G11C13/025</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">Using optical elements, under <class-ref scheme="cpc">G11C13/04</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">Using magneto-optical elements, under <class-ref scheme="cpc">G11C13/06</class-ref>.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H01L</class-ref>: Semiconductor fabrication means and methods.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G03H</class-ref>: Holographic processes and apparatus.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores in which the storage effect is based exclusively on magnetism e.g. Magnetic RAM (MRAM)</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/00</class-ref>, <class-ref scheme="cpc">G11C23/00</class-ref>, <class-ref scheme="cpc">G11C25/00</class-ref> </paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bistable switching devices, e.g. Ovshinsky-effect devices</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10N70/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0002</classification-symbol><definition-title>{using resistive RAM [RRAM] elements}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">RRAM storage elements; for MRAM storage elements see <class-ref scheme="cpc">G11C11/15</class-ref> and <class-ref scheme="cpc">G11C11/16</class-ref>.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0004</classification-symbol><definition-title>{comprising amorphous/crystalline phase transition cells}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">RRAM elements in which the electrical resistance change is based on an amorphous to crystalline or crystalline to amorphous transition in a phase change material.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multi-state phase transition memory cells</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5678</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0007</classification-symbol><definition-title>{comprising metal oxide memory material, e.g. perovskites}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">RRAM elements in which the electrical resistance change is based on a switching mechanism in metal oxides e.g. TiO, NiO, HfO2, CuO.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multibit storage elements using metal oxide memory material </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5685</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0009</classification-symbol><definition-title>{RRAM elements whose operation depends upon chemical change}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">RRAM elements in which the electrical resistance change is based on the formation and breaking of chemical bonds.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0011</classification-symbol><definition-title>{comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">RRAM elements in which the electrical resistance change is based on ion movement in a solid electrolyte between metal electrodes.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0014</classification-symbol><definition-title>{comprising cells based on organic memory material}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multibit storage elements using organic memory material</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5664</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0021</classification-symbol><definition-title>{Auxiliary circuits}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Auxiliary circuitry for RRAM elements.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for writing information into, or reading information out from, a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0023</classification-symbol><definition-title>{Address circuits or decoders}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0026</classification-symbol><definition-title>{Bit-line or column circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line organisation; Bit line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0028</classification-symbol><definition-title>{Word-line or row circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Word line organisation; Word line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0038</classification-symbol><definition-title>{Power supply circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/004</classification-symbol><definition-title>{Reading or sensing circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Sense amplifiers; Associated circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1051</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0059</classification-symbol><definition-title>{Security or protection circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address safety or protection circuits, i.e. arrangements for preventing unauthorised or accidental access </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0061</classification-symbol><definition-title>{Timing circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe (RAS) or column address strobe (CAS) signals</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C13/0069</classification-symbol><definition-title>{Writing or programming circuits or methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1078</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C13/02</classification-symbol><definition-title>using elements whose operation depends upon chemical change {(<class-ref scheme="cpc">G11C13/0009</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Storage elements in which the electrical resistance change is based on the formation and breaking of chemical bonds (for RRAM <class-ref scheme="cpc">G11C13/0009</class-ref> takes precedence).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">RRAM elements whose operation depends upon chemical change</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0009</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using electrochemical charge</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C13/04</classification-symbol><definition-title>using optical elements {; using other beam accessed elements, e.g. electron or ion beam}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using electrostatic memory tubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/23</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Recording of television signals</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N5/76</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C13/042</classification-symbol><definition-title>{using information stored in the form of interference pattern}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hologram, Lippman; Holography</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03H</class-ref>, <class-ref scheme="cpc">G02B5/32</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C13/06</classification-symbol><definition-title>using magneto-optical elements {(<class-ref scheme="cpc">G11C13/042</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Using information stored in the form of an interference pattern </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/042</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using magnetic-optical storage elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C13/043</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Magneto-optics in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G02F</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">CBRAM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Conductive Bridging RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">OUM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Ovonic Unified Memory </paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">PCM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Phase Change Memory</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">PRAM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Phase change RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">PCRAM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Phase Change RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">PMC</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Programming Metallization Cell</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">ReRAM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Resistance RAM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">RRAM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Resistance RAM</paragraph-text></table-column></table-row></table>
</abbreviations><synonyms>
<paragraph-text type="preamble">In patent documents, the following words/expressions are often used as synonyms:</paragraph-text>
<list><list-item><paragraph-text type="body">&quot;PMC&quot; and &quot;CBRAM&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;PRAM&quot;, &quot;PCRAM&quot;, &quot;PCM&quot;, &quot;OUM&quot;, &quot;Chalcogenide RAM&quot; and &quot;Ovshinsky-effect memory&quot;</paragraph-text></list-item></list>
</synonyms></synonyms-keywords></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C14/00</classification-symbol><definition-title>Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories with arrangements to save information from a volatile to a nonvolatile memory when power supply is lost and to restore the information from the nonvolatile to the volatile memory when power is restored.</paragraph-text><paragraph-text type="body">Sub-groups cover details of cells adapted for this purpose, classified first by volatile and then by nonvolatile storage type.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">For memories where volatile and non-volatile elements co-exist but are operated independently, see <class-ref scheme="cpc">G11C11/005</class-ref>. For volatile memories which are designed to power up in a known state (latent image memory), see <class-ref scheme="cpc">G11C7/20</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bistable elements storing the actual state when the supply voltage fails </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K3/02335</class-ref>, <class-ref scheme="cpc">H03K3/0375</class-ref>, <class-ref scheme="cpc">H03K3/2865</class-ref>, <class-ref scheme="cpc">H03K3/356008</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Where a document only describes the presence of a nonvolatile memory to backup a volatile memory, without cell details, it should be placed in the main group. In principle, a search for such a document would need to encompass all the sub-groups as well as the main group. More detail about the type of storage elements can be added by using Indexing Codes relating to specific cell types.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0009</classification-symbol><definition-title>{in which the volatile element is a DRAM cell}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.92cm"><paragraph-text type="body">DRAM cells</paragraph-text></table-column><table-column preferred-width="3.47cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/401</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the nonvolatile element is not covered below, classify here with an Indexing Code to specify its type.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0018</classification-symbol><definition-title>{whereby the nonvolatile element is an EEPROM element, e.g. a floating gate or metal-nitride-oxide-silicon [MNOS] transistor}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Can further distinguish between FG (Indexing Code <class-ref scheme="cpc">G11C16/0408</class-ref>) and MNOS (Indexing Code: <class-ref scheme="cpc">G11C16/0466</class-ref>).</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0027</classification-symbol><definition-title>{and the nonvolatile element is a ferroelectric element}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.92cm"><paragraph-text type="body">FeRAM cells in general</paragraph-text></table-column><table-column preferred-width="3.47cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0036</classification-symbol><definition-title>{and the nonvolatile element is a magnetic RAM [MRAM] element or ferromagnetic cell}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Can be further characterised using codes from Indexing Code <class-ref scheme="cpc">G11C11/14</class-ref> to Indexing Code <class-ref scheme="cpc">G11C11/16</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0045</classification-symbol><definition-title>{and the nonvolatile element is a resistive RAM element, i.e. programmable resistors, e.g. formed of phase change or chalcogenide material}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Can be further characterised using codes from Indexing Code <class-ref scheme="cpc">G11C13/0002</class-ref> to Indexing Code <class-ref scheme="cpc">G11C13/0019</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0054</classification-symbol><definition-title>{in which the volatile element is a SRAM cell}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the nonvolatile element is not covered below, classify here with an Indexing Code to specify its type. For SRAM cells in general see <class-ref scheme="cpc">G11C11/41</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0063</classification-symbol><definition-title>{and the nonvolatile element is an EEPROM element, e.g. a floating gate or MNOS transistor}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Can further distinguish between FG (Indexing Code <class-ref scheme="cpc">G11C16/0408</class-ref>) and MNOS (Indexing Code <class-ref scheme="cpc">G11C16/0466</class-ref>).</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0072</classification-symbol><definition-title>{and the nonvolatile element is a ferroelectric element}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.92cm"><paragraph-text type="body">FeRAM cells</paragraph-text></table-column><table-column preferred-width="3.47cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/0081</classification-symbol><definition-title>{and the nonvolatile element is a magnetic RAM [MRAM] element or ferromagnetic cell}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Can be further characterised using codes from Indexing Code <class-ref scheme="cpc">G11C11/14</class-ref> to Indexing Code <class-ref scheme="cpc">G11C11/16</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C14/009</classification-symbol><definition-title>{and the nonvolatile element is a resistive RAM element, i.e. programmable resistors, e.g. formed of phase change or chalcogenide material}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Can be further characterised using codes from Indexing Code <class-ref scheme="cpc">G11C13/0002</class-ref> to Indexing Code <class-ref scheme="cpc">G11C13/0019</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C15/00</classification-symbol><definition-title>Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories wherein a sought data word for a given field (characteristic part) is supplied as input to the memory, which is able to search its stored data contents to determine if the supplied data word is present among said data contents. If a match or &apos;hit&apos; is established, the address(es) in the memory where the supplied data word was found is/are returned. Optionally the contents of all fields of the matching word are returned.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores in which information is addressed to a specific location </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Selection information using addressing means, e.g. hashing, tree addressing, chaining</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Information retrieval systems using a computer</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F16/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="9.76cm"><paragraph-text type="body">CAM</paragraph-text></table-column><table-column preferred-width="7.62cm"><paragraph-text type="body">Content Addressable Memory</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C16/00</classification-symbol><definition-title>Erasable programmable read-only memories  (<class-ref scheme="cpc">G11C14/00</class-ref> takes precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories of the type in which charge is stored in a non-volatile manner, either in a &quot;floating gate&quot; capacitor (see <class-ref scheme="cpc">G11C16/0408</class-ref>) or trapped in the gate insulator of a transistor (see <class-ref scheme="cpc">G11C16/0466</class-ref>).</paragraph-text><paragraph-text type="body">In both cases, the effect of charge storage is to modify the threshold voltage of the transistor, e.g. from depletion to enhancement mode (stored state discriminated by conduction or not at zero gate voltage) or from &apos;normal&apos; to &apos;deep&apos; enhancement (stored state discriminated by conduction or not at small positive gate voltage).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body"> Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C14/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">NVRAM Nonvolatile battery backed up RAM</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C5/141</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Digital stores in which the storage effect is based exclusively on magnetism e.g. Magnetic RAM (MRAM)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/15</class-ref>, <class-ref scheme="cpc">G11C11/16</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FeRAMs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">RRAM, ReRAM (Resistive RAM)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0002</class-ref> - <class-ref scheme="cpc">G11C13/0097</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PCRAM, PRAM (Phase-change RAM)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0004</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">EPROM memory structures and fabrication thereof </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B41/00</class-ref>, <class-ref scheme="cpc">H10B43/00</class-ref>, <class-ref scheme="cpc">H10B51/00</class-ref>, <class-ref scheme="cpc">H10B53/00</class-ref>, <class-ref scheme="cpc">H10B69/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.1cm"><paragraph-text type="body">Individual transistor structures</paragraph-text></table-column><table-column preferred-width="4.28cm"><paragraph-text type="body"> <class-ref scheme="cpc">H10D30/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/02</classification-symbol><definition-title>electrically programmable</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="12.69cm"><paragraph-text type="body">Programmable multi-state digital storage elements</paragraph-text></table-column><table-column preferred-width="4.69cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5621</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0408</classification-symbol><definition-title>{comprising cells containing floating gate transistors  (<class-ref scheme="cpc">G11C16/0483</class-ref>, <class-ref scheme="cpc">G11C16/0491</class-ref> take precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Also cells in which the floating gate is composed of &quot;nanocrystals&quot;.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="12.68cm"><paragraph-text type="body">Comprising cells having several storage transistors connected in series </paragraph-text></table-column><table-column preferred-width="4.7cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/0483</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="12.68cm"><paragraph-text type="body">Virtual ground arrays </paragraph-text></table-column><table-column preferred-width="4.7cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/0491</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0416</classification-symbol><definition-title>{comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">May also comprise cells with additional control gates, e.g. an erase gate.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0425</classification-symbol><definition-title>{comprising cells containing a merged floating gate and select transistor}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The also known as &quot;split-gate&quot; or &quot;1&#189; transistor&quot; cells.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0433</classification-symbol><definition-title>{comprising cells containing a single floating gate transistor and one or more separate select transistors}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The classical EEPROM cells.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0441</classification-symbol><definition-title>{comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Aso complementary-pair type cells, in which two floating gate transistors store opposite states. This type is often used to store redundancy information, see also <class-ref scheme="cpc">G11C29/789</class-ref>.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C16/0458</classification-symbol><definition-title>{comprising two or more independent floating gates which store independent data}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">For storage of more than two stable states at a single floating gate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5621</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C16/0475</classification-symbol><definition-title>{comprising two or more independent storage sites which store independent data}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">For storage of more than two stable states at a single floating gate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5621</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0483</classification-symbol><definition-title>{comprising cells having several storage transistors connected in series}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">i.e. NAND type cells.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/0491</classification-symbol><definition-title>{Virtual ground arrays}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">i.e. arrays in which the individual cell transistors are formed between parallel bitlines, one of which is selected by decoder circuitry to be ground and the other as a normal bitline.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/06</classification-symbol><definition-title>Auxiliary circuits, e.g. for writing into memory</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for writing information into, or reading information out from, a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This group is only used if no lower sub-group is suitable - assign multiple sub-groups rather than placing here.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/08</classification-symbol><definition-title>Address circuits; Decoders; Word-line control circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="14.16cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store </paragraph-text></table-column><table-column preferred-width="3.22cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="14.16cm"><paragraph-text type="body">Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines </paragraph-text></table-column><table-column preferred-width="3.22cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="14.16cm"><paragraph-text type="body">Word line organisation; Word line lay-out </paragraph-text></table-column><table-column preferred-width="3.22cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/10</classification-symbol><definition-title>Programming or data input circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="14.16cm"><paragraph-text type="body">Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits </paragraph-text></table-column><table-column preferred-width="3.22cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1078</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/107</classification-symbol><definition-title>{Programming all cells in an array, sector or block to the same state prior to flash erasing}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Erase preprogramming, also called preconditioning.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/12</classification-symbol><definition-title>Programming voltage switching circuits</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Especially high-voltage switches (see e.g. EP862183, figures 1-3), ramp generators (see e.g. EP903750, figure 4).</paragraph-text><paragraph-text type="body"><media id="media0.jpg" file-name="cpc-def-G11C-0000.jpg" type="jpeg" preferred-width="7.16cm" preferred-height="10.33cm"/></paragraph-text><paragraph-text type="body"><media id="media1.jpg" file-name="cpc-def-G11C-0001.jpg" type="jpeg" preferred-width="8.45cm" preferred-height="7.89cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Ramp generators</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K4/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Switches</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K5/003</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2023-08-01"><classification-symbol scheme="cpc">G11C16/18</classification-symbol><definition-title>Circuits for erasing optically</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">e.g. ultraviolet erase.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/20</classification-symbol><definition-title>Initialising; Data preset; Chip identification</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memory initialisation circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/22</classification-symbol><definition-title>Safety or protection circuits preventing unauthorised or accidental access to memory cells</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memory cell safety or protection circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address safety or protection circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/225</classification-symbol><definition-title>{Preventing erasure, programming or reading when power supply voltages are outside the required ranges}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Voltage level detection</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/143</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/24</classification-symbol><definition-title>Bit-line control circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line control circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Bit line organisation; Bit line lay-out </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/26</classification-symbol><definition-title>Sensing or reading circuits; Data output circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Sense amplifiers; Associated circuits </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Data output circuits</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1051</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/30</classification-symbol><definition-title>Power supply circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Power supply arrangements </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/32</classification-symbol><definition-title>Timing circuits</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe (RAS) or column address strobe (CAS) signals </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/18</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/3404</classification-symbol><definition-title>{Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">What is also known as &quot;overerase/overprogram correction&quot; or &quot;threshold convergence&quot;.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/3445</classification-symbol><definition-title>{Circuits or methods to verify correct erasure of nonvolatile memory cells}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">May lead to repeated erase, verify steps until correctly erased or retry limit reached (= failure).</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/345</classification-symbol><definition-title>{Circuits or methods to detect overerased nonvolatile memory cells, usually during erasure verification}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Circuits that make no attempt at recovery; the device is therefore regarded as faulty.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/3459</classification-symbol><definition-title>{Circuits or methods to verify correct programming of nonvolatile memory cells}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Circuits that may lead to repeated program, verify steps until correctly programmed or retry limit reached (= failure).</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C16/3463</classification-symbol><definition-title>{Circuits or methods to detect overprogrammed nonvolatile memory cells, usually during program verification}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Circuits that make no attempt at recovery; the device is therefore regarded as faulty.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-11-01"><classification-symbol scheme="cpc">G11C16/349</classification-symbol><definition-title>{Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles}</definition-title><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.69cm"><paragraph-text type="body">EAROM</paragraph-text></table-column><table-column preferred-width="8.69cm"><paragraph-text type="body">Electrically-Alterable ROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.69cm"><paragraph-text type="body">EEPROM, E2PROM</paragraph-text></table-column><table-column preferred-width="8.69cm"><paragraph-text type="body">Electrically-Erasable PROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.69cm"><paragraph-text type="body">EPROM</paragraph-text></table-column><table-column preferred-width="8.69cm"><paragraph-text type="body">Erasable PROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.69cm"><paragraph-text type="body">FAMOS</paragraph-text></table-column><table-column preferred-width="8.69cm"><paragraph-text type="body">Floating-gate Avalanche Injection MOS</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.69cm"><paragraph-text type="body">M(O)NOS</paragraph-text></table-column><table-column preferred-width="8.69cm"><paragraph-text type="body">Metal (Oxide-)Nitride-Oxide Silicon</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.69cm"><paragraph-text type="body">S(O)NOS</paragraph-text></table-column><table-column preferred-width="8.69cm"><paragraph-text type="body">Silicon (Oxide-)Nitride-Oxide Silicon</paragraph-text></table-column></table-row></table>
</abbreviations><synonyms>
<paragraph-text type="preamble">In patent documents, the following words/expressions are often used as synonyms:</paragraph-text>
<list><list-item><paragraph-text type="body">&quot;soft programming&quot; (or &quot;soft erasure/erasing&quot;), &quot;overerase (or overprogramming) correction&quot; and &quot;threshold convergence&quot;</paragraph-text></list-item></list>
</synonyms></synonyms-keywords></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">G11C17/00</classification-symbol><definition-title>Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memories in which the stored data are permanently defined at the time of manufacturing (mask ROM) or which are adapted to be programmed with data one time only after manufacture (PROM).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><application-references><section-title>Application-oriented references</section-title><section-body><paragraph-text type="preamble">Examples of places where the subject matter of this place is covered when specially adapted, used for a particular purpose, or incorporated in a larger system:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Combination of ROM and RAM </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/005</class-ref>, <class-ref scheme="cpc">G11C14/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">For electrical control of combustion engines </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">F02D41/2406</class-ref></paragraph-text></table-column></table-row></table></section-body></application-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Multibit read only memories</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/5692</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Rewritable resistive memories (RRAM)</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C13/0002</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Erasable programmable read-only memories </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Coding, decoding or code conversion, in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Read only memory structures</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H10B20/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C17/123</classification-symbol><definition-title>{comprising cells having several storage transistors connected in series}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">i.e. NAND-type cells.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C17/126</classification-symbol><definition-title>{Virtual ground arrays}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">i.e. arrays in which the individual cell transistors are formed between parallel bitlines, one of which is selected by decoder circuitry to be ground and the other as a normal bitline.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C17/14</classification-symbol><definition-title>in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">So-called OTPROM (one-time programmable read only memories), i.e. EPROMs or flash memory arrays which are wholly or partly adapted to not be erasable (e.g. UV EPROM with no erasing window in the package, flash arrays not selectable to receive erasing voltages) are classified in <class-ref scheme="cpc">G11C16/00</class-ref>, with code <class-ref scheme="cpc">G11C2216/26</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C17/16</classification-symbol><definition-title>using electrically-fusible links</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">e.g. fuses, antifuses.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-11-01"><classification-symbol scheme="cpc">G11C17/18</classification-symbol><definition-title>Auxiliary circuits, e.g. for writing into memory</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of stores </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for writing information into, or reading information out from, a digital store </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Arrangements for selecting an address in a digital store</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C8/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">PROM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Programmable ROM</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">ROM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Read-only Memory</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/00</classification-symbol><definition-title>Digital stores in which the information is moved stepwise, e.g. shift registers</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Digital stores or memories in which information is cascaded between neighbouring data storage locations in a chain under the control of at least one common clock signal.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Methods and arrangements for shifting data</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F5/01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Pulse distributors</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K5/15</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Counting chains</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K23/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Linear pulse counters</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K23/54</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/08</classification-symbol><definition-title>using thin films in plane structure</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thin magnetic films and apparatus or processes specially adapted for manufacturing or assembling the same</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01F10/00</class-ref>, <class-ref scheme="cpc">H01F41/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/085</classification-symbol><definition-title>{Generating magnetic fields therefor, e.g. uniform magnetic field for magnetic domain stabilisation}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Coil construction</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01F5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electromagnets</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01F7/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/0866</classification-symbol><definition-title>{Detecting magnetic domains}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Measuring or detecting magnetic fields in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R33/02</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/0875</classification-symbol><definition-title>{Organisation of a plurality of magnetic shift registers}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using first in first out [FIFO] registers for changing speed of digital data flow</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F5/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Using last in first out [LIFO] registers for processing digital data by operating upon their order </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/78</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/0883</classification-symbol><definition-title>{Means for switching magnetic domains from one path into another path, i.e. transfer switches, swap gates or decoders}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Logic circuits using magnetic domains</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K19/168</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/188</classification-symbol><definition-title>{Organisation of a multiplicity of shift registers, e.g. regeneration, timing or input-output circuits}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using first in first out [FIFO] registers for changing speed of digital data flow</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F5/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Using last in first out [LIFO] registers for processing digital data by operating upon their order</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/78</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/287</classification-symbol><definition-title>{Organisation of a multiplicity of shift registers}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using first in first out [FIFO] registers for changing speed of digital data flow</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F5/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Using last in first out [LIFO] registers for processing digital data by operating upon their order</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/78</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C19/34</classification-symbol><definition-title>using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">In RAM multistable cells</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/56</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">In capacitive analog stores</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C27/04</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C21/00</classification-symbol><definition-title>Digital stores in which the information circulates {continuously} (stepwise <class-ref scheme="cpc">G11C19/00</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Digital stores or memories in which information bits circulate stepwise in a closed loop or ring arrangement.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">In which information circulates stepwise</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C21/005</classification-symbol><definition-title>{using electrical delay lines}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Construction of electrical delay lines</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H7/30</class-ref>, <class-ref scheme="cpc">H03H11/26</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C21/02</classification-symbol><definition-title>using electromechanical delay lines, e.g. using a mercury tank</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Construction of electromechanical delay lines</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H9/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C23/00</classification-symbol><definition-title>Digital stores characterised by movement of mechanical parts to effect storage, e.g. using balls; Storage elements therefor</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Micromechanical and nanomechanical systems for data storage.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Storing by actuating contacts</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/50</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Switches making use of microelectromechanical systems (MEMS)</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H01H1/0036</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Switches making use of nanoelectromechanical systems (NEMS)</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">H01H1/0094</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">MEMS</paragraph-text></table-column><table-column><paragraph-text type="body">Microelectromechanical systems</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">NEMS</paragraph-text></table-column><table-column><paragraph-text type="body">Nanoelectromechanical systems </paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C25/00</classification-symbol><definition-title>Digital stores characterised by the use of flowing media; Storage elements therefor</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Digital stores or memories whose operation is based on fluid or liquid media.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multiple fluid-circuit element arrangements for performing digital operations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">F15C1/12</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C27/00</classification-symbol><definition-title>Electric analogue stores, e.g. for storing instantaneous values</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Static stores or memories comprising:</paragraph-text><list><list-item><paragraph-text type="body">Analogue non-volatile charge storage, under <class-ref scheme="cpc">G11C27/005</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">Sample and hold arrangements, under <class-ref scheme="cpc">G11C27/02</class-ref>, <class-ref scheme="cpc">G11C27/024</class-ref>, <class-ref scheme="cpc">G11C27/026</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">Switched current memories under <class-ref scheme="cpc">G11C27/028</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">Shift registers with analogue charge storage, under <class-ref scheme="cpc">G11C27/04</class-ref>.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H03K17/00</class-ref>: Electronic switching or gating i.e. not by contact-making or -braking.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03K5/13</class-ref>: Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Digital stores using storage elements with more than two stable states </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C11/56</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Integrating circuits acting as stores</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06G7/18</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pulse counters with step by step integration</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K25/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">S/H</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Sample and Hold</paragraph-text></table-column></table-row></table>
</abbreviations><synonyms>
<paragraph-text type="preamble">In patent documents, the following words/expressions are often used as synonyms:</paragraph-text>
<list><list-item><paragraph-text type="body">&quot;track and hold&quot; and &quot;sample and hold&quot;</paragraph-text></list-item></list>
</synonyms></synonyms-keywords></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C27/02</classification-symbol><definition-title>Sample-and-hold arrangements  (<class-ref scheme="cpc">G11C27/04</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sampling electrical signals, in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">G11C27/04</classification-symbol><definition-title>Shift registers</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Charge coupled devices per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D44/40</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C29/00</classification-symbol><definition-title>Checking stores for correct operation {; Subsequent repair}; Testing stores during standby or offline operation</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The two main fields Test and Repair of semiconductor memories.</paragraph-text><paragraph-text type="body">Concerning Test: This group covers test in particular</paragraph-text><list><list-item><paragraph-text type="body">after manufacturing including i. e. wafer test and test of packaged memories at manufacturer;</paragraph-text></list-item><list-item><paragraph-text type="body">after shipping to client and being in use when device is in test mode or performs test during power-on, idle or stand-by state, during refresh cycle.</paragraph-text></list-item></list><paragraph-text type="body">Repair of memories is found below at <class-ref scheme="cpc">G11C29/70</class-ref></paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H01L</class-ref>: Semiconductor fabrication means and methods.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G06F11/00</class-ref>: Error detection and correction, monitoring of normal operation.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G06F12/00</class-ref>: Accessing, addressing or allocation within memory systems.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G01R31/28</class-ref>: Test of electronic circuits.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Test of electronic circuits in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/28</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Tester hardware in general </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G01R31/319</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Error detection and correction in static stores integrated on a chip</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/1008</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Error detection and correction in CAM</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/1064</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Error detection and correction in sector programmable memories, flash disks </paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/1068</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Error detection and correction in multilevel memories</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/1072</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing of computers during standby</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F11/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Details of memory controllers</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F13/1668</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Invention related features(concerning testing):</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/02</class-ref> Detection of defective auxiliary circuits</paragraph-text></list-item></list><paragraph-text type="body">e.g. short circuit and cross talking on signal lines, intercell defects, stuck at fault (line permanently to GND or Vcc), refresh counter, fuses, charge pumps</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/021</class-ref>: in voltage or current generators</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/022</class-ref>: in I/O circuitry</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/023</class-ref> : in clock generator or timing circuitry</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/024</class-ref>: in decoders</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/025</class-ref>: in signal lines</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/026</class-ref>: in sense amplifiers</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/027</class-ref>: in fuses</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/028</class-ref>: with adaption or trimming of parameters</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/04</class-ref> Detection of defective memory elements</paragraph-text></list-item><list-item><paragraph-text type="body">e.g. test of individual cells</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/06</class-ref> Acceleration test</paragraph-text></list-item></list><paragraph-text type="body">e.g. only when stress (high temperature/voltage/clock frequency) is essential feature - EC documents only classified therein from 2007 onwards (IPC class for mostly Korean and Japanese documents relating to accelerated test)</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/08</class-ref> Functional test</paragraph-text></list-item></list><paragraph-text type="body">e.g. when test is performed by writing/reading/comparing data, includes stress test (high temperature/voltage/clock frequency) when stress is not essential feature; test when something else is measured, i.e. not by write/read/compare in <class-ref scheme="cpc">G11C29/50</class-ref></paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/10</class-ref> Test algorithms and patterns</paragraph-text></list-item></list><paragraph-text type="body">e.g. checkerboard pattern</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/12</class-ref> Built-in arrangements used for test</paragraph-text></list-item></list><paragraph-text type="body">e.g. all for which no particular sub-class exists like error catch memory, word/bit line control, identification means, self refresh logic, interconnection details</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/12005</class-ref>: comprising voltage or current generators</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/1201</class-ref>: comprising IO circuitry</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/12015</class-ref>: comprising clock generation or timing circuitry</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/14</class-ref> Control logic</paragraph-text></list-item></list><paragraph-text type="body">e.g. test configuration, internal clock generation, provisions for high speed test with low speed tester</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/16</class-ref> Microprogrammed control logic</paragraph-text></list-item></list><paragraph-text type="body">e.g. state machines, sequencers</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/18</class-ref> Address generation, memory access</paragraph-text></list-item></list><paragraph-text type="body">e.g. address circuits, scrambling</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/20</class-ref> Using counters, linear feedback shift registers</paragraph-text></list-item></list><paragraph-text type="body">e.g. linear address generation</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/24</class-ref> Accessing extra cells, dummy, redundant</paragraph-text></list-item></list><paragraph-text type="body">e.g. test of redundant cells (replacement of defective cells in <class-ref scheme="cpc">G11C29/70</class-ref> )</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/26</class-ref> Accessing multiple arrays</paragraph-text></list-item></list><paragraph-text type="body">e.g. memories with multiple arrays serially accessed</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/28</class-ref> Dependent multiple arrays, multi bit</paragraph-text></list-item></list><paragraph-text type="body">e.g. bit line/word line spans over multiple arrays and is in normal mode accessed at once</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/30</class-ref> Accessing single arrays</paragraph-text></list-item></list><paragraph-text type="body">e.g. test on single array / block</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/32</class-ref> Serial access, Scan testing</paragraph-text></list-item></list><paragraph-text type="body">e.g. cells connected in series only for test (overlap with <class-ref scheme="cpc">G01R31/318536</class-ref> scan chain for logic test)</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/34</class-ref> Multiple bits</paragraph-text></list-item></list><paragraph-text type="body">e.g. bit line/word line testing, more than one bit a time tested in single array, word line and bit line driver, controller, decoder therefor</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/36</class-ref> Data generation devices</paragraph-text></list-item></list><paragraph-text type="body">e.g. data storage in DUT, inverters, row copy circuits</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/38</class-ref> Response verification devices</paragraph-text></list-item></list><paragraph-text type="body">e.g. built-in comparators, means to read out test data from memory</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/40</class-ref> Using compression techniques</paragraph-text></list-item></list><paragraph-text type="body">e.g. by use of LFSR (Linear Feedback Shift Register), EXOR logic circuit</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/42</class-ref> Using parity or error correction devices</paragraph-text></list-item></list><paragraph-text type="body">e.g. test performed with use of ECC (overlap with <class-ref scheme="cpc">G06F11/10</class-ref>)</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/44</class-ref> Identification or indication of errors</paragraph-text></list-item></list><paragraph-text type="body">e.g. for repair, keep track on found errors, failure capture (overlap with <class-ref scheme="cpc">G06F11/20</class-ref>)</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/4401</class-ref>: for self repair</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/46</class-ref> Test trigger logic</paragraph-text></list-item></list><paragraph-text type="body">e.g. initiation of test mode, how to avoid entering test mode</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/48</class-ref> Arrangements to allow test with external means</paragraph-text></list-item></list><paragraph-text type="body">e.g. inside or outside memory, overlap with 12 and 56, test interfaces, test connectors, probes, I/O lines, reducing number of used pads/terminals to tester, external monitoring of test results, access paths, interface to scan chains, JTAG, DMA, external provided clock for test</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/50</class-ref> Other testing methods</paragraph-text></list-item></list><paragraph-text type="body">e.g. marginal test including current, race, refresh, temperature, timing/delay, signal margin, imprint and fatigue, floating gate transistor test by dielectric layer test, e.g. gate oxide stress test; EEPROM erase/program verify when focus on threshold voltage or current measurement, i.e. at multilevel EEPROM; charge gain/leakage, DRAM data retention time test, trimming circuits</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/50004</class-ref>: of threshold voltage</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/50008</class-ref>: of impedance</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/50012</class-ref>: of timing</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/50016</class-ref>: of retention</paragraph-text><paragraph-text type="body">e.g. data retention in DRAM or EEPROM cells</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/52</class-ref> Detection of memory contents errors</paragraph-text></list-item></list><paragraph-text type="body">e.g. soft errors (i.e. radiation) or when memory content can not be read from outside (content protected), transparent test (modifies contents and restores back to original) EEPROM erase/program verify when 0/1 read (during normal operation <class-ref scheme="cpc">G11C16/34</class-ref>) when EEPROM cell is not defective but overerased / overprogrammed</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/54</class-ref> Design for test tools</paragraph-text></list-item></list><paragraph-text type="body">e.g. design of test techniques, simulation, test coverage, error latency (probability)</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C29/56</class-ref> Tester hardware</paragraph-text></list-item></list><paragraph-text type="body">e.g. external test machines, external pattern and address generation/scrambling, here only when specific for memories, overlap with <class-ref scheme="cpc">G01R31/319</class-ref></paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/56004</class-ref>: pattern generation</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/56008</class-ref>: error analysis</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/56012</class-ref>: timing aspects, clock generation, synchronisation</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">G11C29/56</class-ref>: tester apparatus features</paragraph-text><paragraph-text type="body">Additional (not directly invention) related features:</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/0401</class-ref> Test of embedded memories</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/0403</class-ref> Test during or with feedback to manufacture</paragraph-text></list-item></list><paragraph-text type="body">e.g. when test result is feedback into manufacturing process</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/0405</class-ref> Test circuit comprising complete loop</paragraph-text></list-item></list><paragraph-text type="body">e.g. document discloses all essential elements off test loop from data generation via DUT to data comparison</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/0407</class-ref> Power on test</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/0409</class-ref> Online test</paragraph-text></list-item></list><paragraph-text type="body">e.g. test is performed when memory operates in user application, either in idle state or by monitoring, leading to repair in case of failure</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/0411</class-ref> Online error detection and correction</paragraph-text></list-item></list><paragraph-text type="body">Document relates to error correction (only) in normal operation:</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1208</class-ref> BIST with word line control</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1204</class-ref> BIST with bit line control</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1206</class-ref> Location of test circuitry on chip / wafer</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1208</class-ref> BIST with error catch memory</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1802</class-ref> Test of address decoder</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1804</class-ref> Test with manipulation of data or word size</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/1806</class-ref> Test with address conversion/mapping</paragraph-text></list-item></list><paragraph-text type="body">e.g. translation of logical address to physical address</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/2602</class-ref> Concurrent test</paragraph-text></list-item></list><paragraph-text type="body">e.g. parallel / simultaneous test of multiple word lines / blocks / arrays / devices / modules</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/3202</class-ref> BIST comprising scan chain</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/3602</class-ref> BIST comprising pattern generator</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/4002</class-ref> Comparison of products</paragraph-text></list-item></list><paragraph-text type="body">e.g. comparison of test results of identical chips or with golden chip; or looping test result through a plurality of chips / modules</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/4402</class-ref> Internal storage of test result related data</paragraph-text></list-item></list><paragraph-text type="body">e.g. repair information, chip identification, quality data</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/5002</class-ref> Test of characteristic</paragraph-text></list-item></list><paragraph-text type="body">e.g. physical values not covered elsewhere</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/5004</class-ref> Test of voltage</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/5006</class-ref> Test of current</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/5602</class-ref> Tester interface to DUT</paragraph-text></list-item></list><paragraph-text type="body">e.g. for timing, voltage, multiplexing of test channels</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/5604</class-ref> Tester with display of error information</paragraph-text></list-item></list><paragraph-text type="body">e.g. as failure bit map</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">G11C2029/5606</class-ref> Tester comprising error catch memory</paragraph-text></list-item></list><paragraph-text type="body">e.g. raw data collection and management</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Scrubbing</paragraph-text></table-column><table-column><paragraph-text type="body">Background test</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Automatic test machine</paragraph-text></table-column><table-column><paragraph-text type="body">External tester</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Monitoring</paragraph-text></table-column><table-column><paragraph-text type="body">Observation of normal operation </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Scrambling, mapping</paragraph-text></table-column><table-column><paragraph-text type="body">Translation of a logic address in a physical address or vice versa</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">ATM</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Automatic Test Machine </paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">BISR</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Built-In Self-Repair</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">BIST</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Built-In Self-Test</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">DUT, CUT</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Device / Cell Under Test</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">IDDQ-test</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">direct current test</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">ECC</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Error Correction Code</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">LFSR </paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Linear Feedback Shift Register</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C29/006</classification-symbol><definition-title>{at wafer scale level, i.e. wafer scale integration [WSI]}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">For test and configuration during manufacture</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L22/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2021-02-01"><classification-symbol scheme="cpc">G11C29/48</classification-symbol><definition-title>Arrangements in static stores specially adapted for testing by means external to the store, e.g. using direct memory access [DMA] or using auxiliary access paths</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">External testing equipment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C29/56</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/70</classification-symbol><definition-title>{Masking faults in memories by using spares or by reconfiguring}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Repairing defective memory devices by using redundant (spare) elements; repairing defective memory devices by reconfiguring the address space (this implies a reduced memory capacity compared with a non-defective device); algorithms for effecting such repairs.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Error correction in digital computer systems using redundancy</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/16</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/702</classification-symbol><definition-title>{by replacing auxiliary circuits, e.g. spare voltage generators, decoders or sense amplifiers, to be used instead of defective ones}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Illustrative example of subject matter classified in this group: EP1141834, figure 1.</paragraph-text><paragraph-text type="body"><media id="media2.jpg" file-name="cpc-def-G11C-0002.jpg" type="jpeg" preferred-width="12.74cm" preferred-height="9.0cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/72</classification-symbol><definition-title>{with optimized replacement algorithms}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Replacement algorithms (failure map to redundancy implementation ).</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/76</classification-symbol><definition-title>{using address translation or modifications}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Both with and without dedicated spares - typically address translations via pointers.</paragraph-text><paragraph-text type="body">Techniques used for redundancy in this kind of applications are always very similar and almost all of them involve sector mapping, counting of read/erase operations, wear-out detection, etc. Many of these documents include lower level features related to flash memories (flash).</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">See also <class-ref scheme="cpc">G11C16/349</class-ref> for wear-out detection; <class-ref scheme="cpc">G11C29/88</class-ref> for &apos;hard wired&apos; reconfiguration.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/78</classification-symbol><definition-title>{using programmable devices}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Could include disconnecting faulty elements.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/783</classification-symbol><definition-title>{with refresh of replacement cells, e.g. in DRAMs}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">In DRAMS, how to refresh the redundant lines which are substituting faulty lines.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/785</classification-symbol><definition-title>{with redundancy programming schemes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Fuse related issues; most of these documents have descriptions at transistor level, explaining how the fuse circuits are built or how they are included in the redundancy decoding elements.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/787</classification-symbol><definition-title>{using a fuse hierarchy}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">In this case, a master fuse can be used to decide whether a redundant line or decoder is in use. This allows to save time when programming the fuses. See EP646866, fig.3 (reference 50).</paragraph-text><paragraph-text type="body"><media id="media3.jpg" file-name="cpc-def-G11C-0003.jpg" type="jpeg" preferred-width="11.65cm" preferred-height="10.01cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Memories using fuses in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C17/16</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/789</classification-symbol><definition-title>{using non-volatile cells or latches}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">In these documents, the &quot;fuse&quot; is not a fuse as such, but rather a non-volatile memory cell or a combination of a fuse with a latch to retain its status (i.e. the fuse is only read at power up to reduce stress thereon). See US5619469, fig2.</paragraph-text><paragraph-text type="body"><media id="media4.jpg" file-name="cpc-def-G11C-0004.jpg" type="jpeg" preferred-width="10.09cm" preferred-height="5.41cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="13.18cm"><paragraph-text type="body">Erasable programmable memory cells in general</paragraph-text></table-column><table-column preferred-width="4.2cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C16/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/80</classification-symbol><definition-title>{with improved layout}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Under this group, techniques which tend to reduce real estate by several means. When the document is a pure layout description - i.e. without a clear functionality other than a &quot;new layout&quot; - it is included in this &apos;head group&apos;. It should be clear that there is a clear &quot;layout&quot; approach in the description and figures.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/802</classification-symbol><definition-title>{by encoding redundancy signals}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Transmission of faulty/redundant addresses between the fuse boxes and the final decoders is done by encoding: For 2n redundant lines only n lines have to be routed. See EP496282, fig.2.</paragraph-text><paragraph-text type="body"><media id="media5.jpg" file-name="cpc-def-G11C-0005.jpg" type="jpeg" preferred-width="7.44cm" preferred-height="10.0cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/804</classification-symbol><definition-title>{to prevent clustered faults}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Faults which involve several (adjacent) lines can be solved in a simplified way, &apos;simplified&apos; implying using a reduced amount of coding or storage for the defect. These kind of faults are very frequent due to impurities of a big size. See US5281868, fig. 3,4.</paragraph-text><paragraph-text type="body"><media id="media6.jpg" file-name="cpc-def-G11C-0006.jpg" type="jpeg" preferred-width="7.09cm" preferred-height="10.01cm"/><media id="media7.jpg" file-name="cpc-def-G11C-0007.jpg" type="jpeg" preferred-width="7.09cm" preferred-height="9.79cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/806</classification-symbol><definition-title>{by reducing size of decoders}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Solutions that might have a lower redundancy efficiency (e.g. lines can only be replaced in sets of four, regardless of the fault) but allows to have fewer and/or smaller comparators. See EP239196, fig 3.</paragraph-text><paragraph-text type="body"><media id="media8.jpg" file-name="cpc-def-G11C-0008.jpg" type="jpeg" preferred-width="12.68cm" preferred-height="8.9cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/808</classification-symbol><definition-title>{using a flexible replacement scheme}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All kinds of solutions in which different combinations of faulty/redundant replacement are possible to allow for a higher level of repair with a lower number of spares. For instance, when redundant lines in a block can be used to substitute faulty lines in any other block, or when the same redundant line can be used for row or column repair, etc. See US5469388 fig 4A.</paragraph-text><paragraph-text type="body"><media id="media9.jpg" file-name="cpc-def-G11C-0009.jpg" type="jpeg" preferred-width="11.81cm" preferred-height="6.19cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/81</classification-symbol><definition-title>{using a hierarchical redundancy scheme}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Faults are solved in a hierarchical way. For instance: lines are replaced with redundant lines in a given block or, if not possible, then the complete block is repaired with a redundant block as a whole unit, etc. See US5295101, fig. 7.</paragraph-text><paragraph-text type="body"><media id="media10.jpg" file-name="cpc-def-G11C-0010.jpg" type="jpeg" preferred-width="12.35cm" preferred-height="5.24cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/812</classification-symbol><definition-title>{using a reduced amount of fuses}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The amount of real estate occupied by fuses is lower.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/814</classification-symbol><definition-title>{for optimized yield}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The layout is done in such a way that a certain cost function associated with the yield is optimized. A lot of NPL and thesis-like stuff. See XP237814.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/816</classification-symbol><definition-title>{for an application-specific layout}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Certain applications (ROMs, synchronous memories, cache memories) demand redundancy solutions which are very related to the nature of the application itself and therefore more likely to be relevant in an application-oriented context.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/818</classification-symbol><definition-title>{for dual-port memories}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">For the case of Dual port RAMs, video memories and the like.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/82</classification-symbol><definition-title>{for EEPROMs}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">These redundancy solutions are usually taking into account the block erase operations as well as the aging of EEPROM cells due to program/erase. Many of these documents are also classified with the solid state disks solutions (<class-ref scheme="cpc">G11C29/765</class-ref>). Normally documents put in this group work at a lower level (i.e. row/columns in a block, rather than sector mapping level.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/822</classification-symbol><definition-title>{for read only memories}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Redundancy solutions for Mask ROMs which have specific layouts.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/824</classification-symbol><definition-title>{for synchronous memories}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Same as above for the case of synchronous memories. Timing (synchronicity) requirements as well as the specific (i.e. sequential) nature of read/write operations are linked to some redundancy requirements.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/83</classification-symbol><definition-title>{with reduced power consumption}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Most of the solutions for this problem are related to the avoidance of DC faults.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/832</classification-symbol><definition-title>{with disconnection of faulty elements}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">A common way to reduce power consumption in these cases.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/835</classification-symbol><definition-title>{with roll call arrangements for redundant substitutions}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Roll call circuits to identify redundancy substitutions.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/838</classification-symbol><definition-title>{with substitution of defective spares}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Solving the problem of a faulty spare element which must be disabled for redundant substitution.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/84</classification-symbol><definition-title>{with improved access time or stability}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">In this group, solutions which propose to eliminate or reduce the difference in speed between a non-faulty and a faulty line selection. Many of these documents are actually addressing stability problems (e.g. obtain a reliable voltage level before sampling fuse values) employing similar solutions such as ATDs.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/842</classification-symbol><definition-title>{by introducing a delay in a signal path}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The trick here usually is to insert a delay element in the faster path to make sure both paths (normal and redundant) are equally slow. This delay element usually consists of slower transistors in the path or a chain of inverters. See US5777931, fig.5.</paragraph-text><paragraph-text type="body"><media id="media11.jpg" file-name="cpc-def-G11C-0011.jpg" type="jpeg" preferred-width="8.91cm" preferred-height="6.17cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/844</classification-symbol><definition-title>{by splitting the decoders in stages}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">A normal/redundant selection signal is already obtained at a predecoding stage which allows to start some kind of preselection. See US5550776, fig.4.</paragraph-text><paragraph-text type="body"><media id="media12.jpg" file-name="cpc-def-G11C-0012.jpg" type="jpeg" preferred-width="9.76cm" preferred-height="6.74cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/846</classification-symbol><definition-title>{by choosing redundant lines at an output stage}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Usually the case with column redundancy: Addresses are input simultaneously to faulty and normal column decoders and only at the output (usually by means of a multiplexer) it is decided whether a redundant replacement is pertinent. See US4473895, fig.1.</paragraph-text><paragraph-text type="body"><media id="media13.jpg" file-name="cpc-def-G11C-0013.jpg" type="jpeg" preferred-width="8.85cm" preferred-height="9.42cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C29/848</classification-symbol><definition-title>{by adjacent switching}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Columns are shifted one or more position skipping the faulty one(s). There are redundant columns at the end of the chain. See EP434200, fig. 4.</paragraph-text><paragraph-text type="body"><media id="media14.jpg" file-name="cpc-def-G11C-0014.jpg" type="jpeg" preferred-width="8.5cm" preferred-height="10.0cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-11-01"><classification-symbol scheme="cpc">G11C29/88</classification-symbol><definition-title>{with partially good memories}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Partially good memories, degraded memories.</paragraph-text></section-body></definition-statement><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">DEP</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Defective end product; (now <class-ref scheme="cpc">G11C29/883</class-ref>)</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="8.29cm"><paragraph-text type="body">CDEP</paragraph-text></table-column><table-column preferred-width="9.09cm"><paragraph-text type="body">Combining defective end product. (now <class-ref scheme="cpc">G11C29/886</class-ref>)</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">G11C2207/16</classification-symbol><definition-title>Solid state audio</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sound input for transferring data to be processed into a form capable of being handled by computer; Sound output for transferring data from processing unit to output unit</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F3/16</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Information storage based on relative movement between record carrier and transducer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11B</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">G11C2207/2209</classification-symbol><definition-title>Concurrent read and write</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Input/output data interface arrangements for multiport memories each having random access ports and serial ports </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C7/1075</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">G11C2207/2281</classification-symbol><definition-title>Timing of a read operation</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sense amplifiers; Associated circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">G11C2207/229</classification-symbol><definition-title>Timing of a write operation</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sense amplifiers; Associated circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C7/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C2229/723</classification-symbol><definition-title>Redundancy information stored in a part of the memory core to be repaired</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">See US2006190762 (figure 1 - shown), US2009067276.</paragraph-text><paragraph-text type="body"><media id="media15.jpg" file-name="cpc-def-G11C-0015.jpg" type="jpeg" preferred-width="12.62cm" preferred-height="9.98cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C2229/726</classification-symbol><definition-title>Redundancy information loaded from the outside into the memory</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">See US2008307251 (fig.1), US2009072886 (fig.1 - shown).</paragraph-text><paragraph-text type="body"><media id="media16.jpg" file-name="cpc-def-G11C-0016.jpg" type="jpeg" preferred-width="14.19cm" preferred-height="8.88cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C2229/746</classification-symbol><definition-title>Before packaging</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">See US2006221729, figure 2.</paragraph-text><paragraph-text type="body"><media id="media17.jpg" file-name="cpc-def-G11C-0017.jpg" type="jpeg" preferred-width="5.24cm" preferred-height="9.99cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">G11C2229/766</classification-symbol><definition-title>Laser fuses</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">See US2008180983 (figure 2), US2006221729 (figure 3).</paragraph-text><paragraph-text type="body"><media id="media18.jpg" file-name="cpc-def-G11C-0018.jpg" type="jpeg" preferred-width="8.5cm" preferred-height="8.63cm"/></paragraph-text><paragraph-text type="body"><media id="media19.jpg" file-name="cpc-def-G11C-0019.jpg" type="jpeg" preferred-width="6.53cm" preferred-height="10.0cm"/></paragraph-text></section-body></definition-statement></definition-item></definitions>