#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 29 14:10:55 2020
# Process ID: 19328
# Current directory: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1
# Command line: vivado.exe -log AckChecker_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AckChecker_wrapper.tcl -notrace
# Log file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper.vdi
# Journal file: D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source AckChecker_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top AckChecker_wrapper -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_0/AckChecker_AckCheckerConcept_0_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_1/AckChecker_AckCheckerConcept_0_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_1/AckChecker_AckCheckerConcept_6_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_1/AckChecker_AckCheckerConcept_7_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_11'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_2/AckChecker_AckCheckerConcept_4_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_12'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_2/AckChecker_AckCheckerConcept_5_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_13'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_6_2/AckChecker_AckCheckerConcept_6_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_14'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_7_2/AckChecker_AckCheckerConcept_7_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_15'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_0/AckChecker_AckCheckerConcept_12_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_16'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_0/AckChecker_AckCheckerConcept_13_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_17'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_0/AckChecker_AckCheckerConcept_14_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_18'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_0/AckChecker_AckCheckerConcept_15_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_19'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_2/AckChecker_AckCheckerConcept_0_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_1/AckChecker_AckCheckerConcept_12_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_20'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_1/AckChecker_AckCheckerConcept_13_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_21'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_1/AckChecker_AckCheckerConcept_14_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_22'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_1/AckChecker_AckCheckerConcept_15_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_23'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_2/AckChecker_AckCheckerConcept_12_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_24'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_2/AckChecker_AckCheckerConcept_13_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_25'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_2/AckChecker_AckCheckerConcept_14_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_26'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_2/AckChecker_AckCheckerConcept_15_2.dcp' for cell 'AckChecker_i/AckCheckerConcept_27'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_12_3/AckChecker_AckCheckerConcept_12_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_28'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_13_3/AckChecker_AckCheckerConcept_13_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_29'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_3/AckChecker_AckCheckerConcept_0_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_14_3/AckChecker_AckCheckerConcept_14_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_30'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_15_3/AckChecker_AckCheckerConcept_15_3.dcp' for cell 'AckChecker_i/AckCheckerConcept_31'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_0_4/AckChecker_AckCheckerConcept_0_4.dcp' for cell 'AckChecker_i/AckCheckerConcept_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_1_0/AckChecker_AckCheckerConcept_1_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_2_0/AckChecker_AckCheckerConcept_2_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_3_0/AckChecker_AckCheckerConcept_3_0.dcp' for cell 'AckChecker_i/AckCheckerConcept_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_4_1/AckChecker_AckCheckerConcept_4_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_AckCheckerConcept_5_1/AckChecker_AckCheckerConcept_5_1.dcp' for cell 'AckChecker_i/AckCheckerConcept_9'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_0/AckChecker_BusBlock16IN_0_0.dcp' for cell 'AckChecker_i/BusBlock16IN_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_1/AckChecker_BusBlock16IN_0_1.dcp' for cell 'AckChecker_i/BusBlock16IN_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_0_2/AckChecker_BusBlock16IN_0_2.dcp' for cell 'AckChecker_i/BusBlock16IN_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_2_0/AckChecker_BusBlock16IN_2_0.dcp' for cell 'AckChecker_i/BusBlock16IN_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_1_0/AckChecker_BusBlock16IN_1_0.dcp' for cell 'AckChecker_i/BusBlock16IN_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_0/AckChecker_BusBlock16IN_4_0.dcp' for cell 'AckChecker_i/BusBlock16IN_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_4_1/AckChecker_BusBlock16IN_4_1.dcp' for cell 'AckChecker_i/BusBlock16IN_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16IN_6_0/AckChecker_BusBlock16IN_6_0.dcp' for cell 'AckChecker_i/BusBlock16IN_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_0/AckChecker_BusBlock16OUT_0_0.dcp' for cell 'AckChecker_i/BusBlock16OUT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_1/AckChecker_BusBlock16OUT_0_1.dcp' for cell 'AckChecker_i/BusBlock16OUT_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_0_2/AckChecker_BusBlock16OUT_0_2.dcp' for cell 'AckChecker_i/BusBlock16OUT_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.srcs/sources_1/bd/AckChecker/ip/AckChecker_BusBlock16OUT_1_0/AckChecker_BusBlock16OUT_1_0.dcp' for cell 'AckChecker_i/BusBlock16OUT_3'
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 836.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 836.508 ; gain = 444.395
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.509 . Memory (MB): peak = 866.031 ; gain = 29.523

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b12fa2fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.840 ; gain = 543.809

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b12fa2fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b12fa2fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7687dffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_0_IBUF_BUFG_inst to drive 416 load(s) on clock net Clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: ebc243cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ebc243cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ebc243cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.492 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17f78cb65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1554.492 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17f78cb65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1554.492 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f78cb65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.492 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.492 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17f78cb65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1554.492 ; gain = 717.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AckChecker_wrapper_drc_opted.rpt -pb AckChecker_wrapper_drc_opted.pb -rpx AckChecker_wrapper_drc_opted.rpx
Command: report_drc -file AckChecker_wrapper_drc_opted.rpt -pb AckChecker_wrapper_drc_opted.pb -rpx AckChecker_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Projects/IP/LIB/AckCheckerBlock/AckCheckerBlock.runs/impl_1/AckChecker_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.492 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90872012

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.492 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (226) is greater than number of available sites (200).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 200 sites available on device, but needs 226 sites.
	Term: ackTime_0[0]
	Term: ackTime_0[1]
	Term: ackTime_0[2]
	Term: ackTime_0[3]
	Term: ackTime_0[4]
	Term: ackTime_0[5]
	Term: ackTime_0[6]
	Term: ackTime_0[7]
	Term: ackTime_0[8]
	Term: ackTime_0[9]
	Term: ackTime_0[10]
	Term: ackTime_0[11]
	Term: ackTime_0[12]
	Term: ackTime_0[13]
	Term: ackTime_0[14]
	Term: ackTime_0[15]
	Term: ackTime_0[16]
	Term: ackTime_0[17]
	Term: ackTime_0[18]
	Term: ackTime_0[19]
	Term: ackTime_0[20]
	Term: ackTime_0[21]
	Term: ackTime_0[22]
	Term: ackTime_0[23]
	Term: ackTime_0[24]
	Term: ackTime_0[25]
	Term: ackTime_0[26]
	Term: ackTime_0[27]
	Term: ackTime_0[28]
	Term: ackTime_0[29]
	Term: ackTime_0[30]
	Term: ackTime_0[31]
	Term: AcknowledgeProtectionEnableGroup0[0]
	Term: AcknowledgeProtectionEnableGroup0[1]
	Term: AcknowledgeProtectionEnableGroup0[2]
	Term: AcknowledgeProtectionEnableGroup0[3]
	Term: AcknowledgeProtectionEnableGroup0[4]
	Term: AcknowledgeProtectionEnableGroup0[5]
	Term: AcknowledgeProtectionEnableGroup0[6]
	Term: AcknowledgeProtectionEnableGroup0[7]
	Term: AcknowledgeProtectionEnableGroup0[8]
	Term: AcknowledgeProtectionEnableGroup0[9]
	Term: AcknowledgeProtectionEnableGroup0[10]
	Term: AcknowledgeProtectionEnableGroup0[11]
	Term: AcknowledgeProtectionEnableGroup0[12]
	Term: AcknowledgeProtectionEnableGroup0[13]
	Term: AcknowledgeProtectionEnableGroup0[14]
	Term: AcknowledgeProtectionEnableGroup0[15]
	Term: AcknowledgeProtectionEnableGroup1[0]
	Term: AcknowledgeProtectionEnableGroup1[1]
	Term: AcknowledgeProtectionEnableGroup1[2]
	Term: AcknowledgeProtectionEnableGroup1[3]
	Term: AcknowledgeProtectionEnableGroup1[4]
	Term: AcknowledgeProtectionEnableGroup1[5]
	Term: AcknowledgeProtectionEnableGroup1[6]
	Term: AcknowledgeProtectionEnableGroup1[7]
	Term: AcknowledgeProtectionEnableGroup1[8]
	Term: AcknowledgeProtectionEnableGroup1[9]
	Term: AcknowledgeProtectionEnableGroup1[10]
	Term: AcknowledgeProtectionEnableGroup1[11]
	Term: AcknowledgeProtectionEnableGroup1[12]
	Term: AcknowledgeProtectionEnableGroup1[13]
	Term: AcknowledgeProtectionEnableGroup1[14]
	Term: AcknowledgeProtectionEnableGroup1[15]
	Term: CurrentProtectionEnableGroup0[0]
	Term: CurrentProtectionEnableGroup0[1]
	Term: CurrentProtectionEnableGroup0[2]
	Term: CurrentProtectionEnableGroup0[3]
	Term: CurrentProtectionEnableGroup0[4]
	Term: CurrentProtectionEnableGroup0[5]
	Term: CurrentProtectionEnableGroup0[6]
	Term: CurrentProtectionEnableGroup0[7]
	Term: CurrentProtectionEnableGroup0[8]
	Term: CurrentProtectionEnableGroup0[9]
	Term: CurrentProtectionEnableGroup0[10]
	Term: CurrentProtectionEnableGroup0[11]
	Term: CurrentProtectionEnableGroup0[12]
	Term: CurrentProtectionEnableGroup0[13]
	Term: CurrentProtectionEnableGroup0[14]
	Term: CurrentProtectionEnableGroup0[15]
	Term: CurrentProtectionEnableGroup1[0]
	Term: CurrentProtectionEnableGroup1[1]
	Term: CurrentProtectionEnableGroup1[2]
	Term: CurrentProtectionEnableGroup1[3]
	Term: CurrentProtectionEnableGroup1[4]
	Term: CurrentProtectionEnableGroup1[5]
	Term: CurrentProtectionEnableGroup1[6]
	Term: CurrentProtectionEnableGroup1[7]
	Term: CurrentProtectionEnableGroup1[8]
	Term: CurrentProtectionEnableGroup1[9]
	Term: CurrentProtectionEnableGroup1[10]
	Term: CurrentProtectionEnableGroup1[11]
	Term: CurrentProtectionEnableGroup1[12]
	Term: CurrentProtectionEnableGroup1[13]
	Term: CurrentProtectionEnableGroup1[14]
	Term: CurrentProtectionEnableGroup1[15]
	Term: MaskAcknowledgeGroup0[0]
	Term: MaskAcknowledgeGroup0[1]
	Term: MaskAcknowledgeGroup0[2]
	Term: MaskAcknowledgeGroup0[3]
	Term: MaskAcknowledgeGroup0[4]
	Term: MaskAcknowledgeGroup0[5]
	Term: MaskAcknowledgeGroup0[6]
	Term: MaskAcknowledgeGroup0[7]
	Term: MaskAcknowledgeGroup0[8]
	Term: MaskAcknowledgeGroup0[9]
	Term: MaskAcknowledgeGroup0[10]
	Term: MaskAcknowledgeGroup0[11]
	Term: MaskAcknowledgeGroup0[12]
	Term: MaskAcknowledgeGroup0[13]
	Term: MaskAcknowledgeGroup0[14]
	Term: MaskAcknowledgeGroup0[15]
	Term: MaskAcknowledgeGroup1[0]
	Term: MaskAcknowledgeGroup1[1]
	Term: MaskAcknowledgeGroup1[2]
	Term: MaskAcknowledgeGroup1[3]
	Term: MaskAcknowledgeGroup1[4]
	Term: MaskAcknowledgeGroup1[5]
	Term: MaskAcknowledgeGroup1[6]
	Term: MaskAcknowledgeGroup1[7]
	Term: MaskAcknowledgeGroup1[8]
	Term: MaskAcknowledgeGroup1[9]
	Term: MaskAcknowledgeGroup1[10]
	Term: MaskAcknowledgeGroup1[11]
	Term: MaskAcknowledgeGroup1[12]
	Term: MaskAcknowledgeGroup1[13]
	Term: MaskAcknowledgeGroup1[14]
	Term: MaskAcknowledgeGroup1[15]
	Term: MaskCurrentGroup0[0]
	Term: MaskCurrentGroup0[1]
	Term: MaskCurrentGroup0[2]
	Term: MaskCurrentGroup0[3]
	Term: MaskCurrentGroup0[4]
	Term: MaskCurrentGroup0[5]
	Term: MaskCurrentGroup0[6]
	Term: MaskCurrentGroup0[7]
	Term: MaskCurrentGroup0[8]
	Term: MaskCurrentGroup0[9]
	Term: MaskCurrentGroup0[10]
	Term: MaskCurrentGroup0[11]
	Term: MaskCurrentGroup0[12]
	Term: MaskCurrentGroup0[13]
	Term: MaskCurrentGroup0[14]
	Term: MaskCurrentGroup0[15]
	Term: MaskCurrentGroup1[0]
	Term: MaskCurrentGroup1[1]
	Term: MaskCurrentGroup1[2]
	Term: MaskCurrentGroup1[3]
	Term: MaskCurrentGroup1[4]
	Term: MaskCurrentGroup1[5]
	Term: MaskCurrentGroup1[6]
	Term: MaskCurrentGroup1[7]
	Term: MaskCurrentGroup1[8]
	Term: MaskCurrentGroup1[9]
	Term: MaskCurrentGroup1[10]
	Term: MaskCurrentGroup1[11]
	Term: MaskCurrentGroup1[12]
	Term: MaskCurrentGroup1[13]
	Term: MaskCurrentGroup1[14]
	Term: MaskCurrentGroup1[15]
	Term: ReceiverGroup0[0]
	Term: ReceiverGroup0[1]
	Term: ReceiverGroup0[2]
	Term: ReceiverGroup0[3]
	Term: ReceiverGroup0[4]
	Term: ReceiverGroup0[5]
	Term: ReceiverGroup0[6]
	Term: ReceiverGroup0[7]
	Term: ReceiverGroup0[8]
	Term: ReceiverGroup0[9]
	Term: ReceiverGroup0[10]
	Term: ReceiverGroup0[11]
	Term: ReceiverGroup0[12]
	Term: ReceiverGroup0[13]
	Term: ReceiverGroup0[14]
	Term: ReceiverGroup0[15]
	Term: ReceiverGroup1[0]
	Term: ReceiverGroup1[1]
	Term: ReceiverGroup1[2]
	Term: ReceiverGroup1[3]
	Term: ReceiverGroup1[4]
	Term: ReceiverGroup1[5]
	Term: ReceiverGroup1[6]
	Term: ReceiverGroup1[7]
	Term: ReceiverGroup1[8]
	Term: ReceiverGroup1[9]
	Term: ReceiverGroup1[10]
	Term: ReceiverGroup1[11]
	Term: ReceiverGroup1[12]
	Term: ReceiverGroup1[13]
	Term: ReceiverGroup1[14]
	Term: ReceiverGroup1[15]
	Term: TransmitterGroup0[0]
	Term: TransmitterGroup0[1]
	Term: TransmitterGroup0[2]
	Term: TransmitterGroup0[3]
	Term: TransmitterGroup0[4]
	Term: TransmitterGroup0[5]
	Term: TransmitterGroup0[6]
	Term: TransmitterGroup0[7]
	Term: TransmitterGroup0[8]
	Term: TransmitterGroup0[9]
	Term: TransmitterGroup0[10]
	Term: TransmitterGroup0[11]
	Term: TransmitterGroup0[12]
	Term: TransmitterGroup0[13]
	Term: TransmitterGroup0[14]
	Term: TransmitterGroup0[15]
	Term: TransmitterGroup1[0]
	Term: TransmitterGroup1[1]
	Term: TransmitterGroup1[2]
	Term: TransmitterGroup1[3]
	Term: TransmitterGroup1[4]
	Term: TransmitterGroup1[5]
	Term: TransmitterGroup1[6]
	Term: TransmitterGroup1[7]
	Term: TransmitterGroup1[8]
	Term: TransmitterGroup1[9]
	Term: TransmitterGroup1[10]
	Term: TransmitterGroup1[11]
	Term: TransmitterGroup1[12]
	Term: TransmitterGroup1[13]
	Term: TransmitterGroup1[14]
	Term: TransmitterGroup1[15]
	Term: Ready_0
	Term: reset_0


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (290) is greater than number of available sites (200).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 200 sites available on device, but needs 226 sites.
	Term: ackTime_0[0]
	Term: ackTime_0[1]
	Term: ackTime_0[2]
	Term: ackTime_0[3]
	Term: ackTime_0[4]
	Term: ackTime_0[5]
	Term: ackTime_0[6]
	Term: ackTime_0[7]
	Term: ackTime_0[8]
	Term: ackTime_0[9]
	Term: ackTime_0[10]
	Term: ackTime_0[11]
	Term: ackTime_0[12]
	Term: ackTime_0[13]
	Term: ackTime_0[14]
	Term: ackTime_0[15]
	Term: ackTime_0[16]
	Term: ackTime_0[17]
	Term: ackTime_0[18]
	Term: ackTime_0[19]
	Term: ackTime_0[20]
	Term: ackTime_0[21]
	Term: ackTime_0[22]
	Term: ackTime_0[23]
	Term: ackTime_0[24]
	Term: ackTime_0[25]
	Term: ackTime_0[26]
	Term: ackTime_0[27]
	Term: ackTime_0[28]
	Term: ackTime_0[29]
	Term: ackTime_0[30]
	Term: ackTime_0[31]
	Term: AcknowledgeProtectionEnableGroup0[0]
	Term: AcknowledgeProtectionEnableGroup0[1]
	Term: AcknowledgeProtectionEnableGroup0[2]
	Term: AcknowledgeProtectionEnableGroup0[3]
	Term: AcknowledgeProtectionEnableGroup0[4]
	Term: AcknowledgeProtectionEnableGroup0[5]
	Term: AcknowledgeProtectionEnableGroup0[6]
	Term: AcknowledgeProtectionEnableGroup0[7]
	Term: AcknowledgeProtectionEnableGroup0[8]
	Term: AcknowledgeProtectionEnableGroup0[9]
	Term: AcknowledgeProtectionEnableGroup0[10]
	Term: AcknowledgeProtectionEnableGroup0[11]
	Term: AcknowledgeProtectionEnableGroup0[12]
	Term: AcknowledgeProtectionEnableGroup0[13]
	Term: AcknowledgeProtectionEnableGroup0[14]
	Term: AcknowledgeProtectionEnableGroup0[15]
	Term: AcknowledgeProtectionEnableGroup1[0]
	Term: AcknowledgeProtectionEnableGroup1[1]
	Term: AcknowledgeProtectionEnableGroup1[2]
	Term: AcknowledgeProtectionEnableGroup1[3]
	Term: AcknowledgeProtectionEnableGroup1[4]
	Term: AcknowledgeProtectionEnableGroup1[5]
	Term: AcknowledgeProtectionEnableGroup1[6]
	Term: AcknowledgeProtectionEnableGroup1[7]
	Term: AcknowledgeProtectionEnableGroup1[8]
	Term: AcknowledgeProtectionEnableGroup1[9]
	Term: AcknowledgeProtectionEnableGroup1[10]
	Term: AcknowledgeProtectionEnableGroup1[11]
	Term: AcknowledgeProtectionEnableGroup1[12]
	Term: AcknowledgeProtectionEnableGroup1[13]
	Term: AcknowledgeProtectionEnableGroup1[14]
	Term: AcknowledgeProtectionEnableGroup1[15]
	Term: CurrentProtectionEnableGroup0[0]
	Term: CurrentProtectionEnableGroup0[1]
	Term: CurrentProtectionEnableGroup0[2]
	Term: CurrentProtectionEnableGroup0[3]
	Term: CurrentProtectionEnableGroup0[4]
	Term: CurrentProtectionEnableGroup0[5]
	Term: CurrentProtectionEnableGroup0[6]
	Term: CurrentProtectionEnableGroup0[7]
	Term: CurrentProtectionEnableGroup0[8]
	Term: CurrentProtectionEnableGroup0[9]
	Term: CurrentProtectionEnableGroup0[10]
	Term: CurrentProtectionEnableGroup0[11]
	Term: CurrentProtectionEnableGroup0[12]
	Term: CurrentProtectionEnableGroup0[13]
	Term: CurrentProtectionEnableGroup0[14]
	Term: CurrentProtectionEnableGroup0[15]
	Term: CurrentProtectionEnableGroup1[0]
	Term: CurrentProtectionEnableGroup1[1]
	Term: CurrentProtectionEnableGroup1[2]
	Term: CurrentProtectionEnableGroup1[3]
	Term: CurrentProtectionEnableGroup1[4]
	Term: CurrentProtectionEnableGroup1[5]
	Term: CurrentProtectionEnableGroup1[6]
	Term: CurrentProtectionEnableGroup1[7]
	Term: CurrentProtectionEnableGroup1[8]
	Term: CurrentProtectionEnableGroup1[9]
	Term: CurrentProtectionEnableGroup1[10]
	Term: CurrentProtectionEnableGroup1[11]
	Term: CurrentProtectionEnableGroup1[12]
	Term: CurrentProtectionEnableGroup1[13]
	Term: CurrentProtectionEnableGroup1[14]
	Term: CurrentProtectionEnableGroup1[15]
	Term: MaskAcknowledgeGroup0[0]
	Term: MaskAcknowledgeGroup0[1]
	Term: MaskAcknowledgeGroup0[2]
	Term: MaskAcknowledgeGroup0[3]
	Term: MaskAcknowledgeGroup0[4]
	Term: MaskAcknowledgeGroup0[5]
	Term: MaskAcknowledgeGroup0[6]
	Term: MaskAcknowledgeGroup0[7]
	Term: MaskAcknowledgeGroup0[8]
	Term: MaskAcknowledgeGroup0[9]
	Term: MaskAcknowledgeGroup0[10]
	Term: MaskAcknowledgeGroup0[11]
	Term: MaskAcknowledgeGroup0[12]
	Term: MaskAcknowledgeGroup0[13]
	Term: MaskAcknowledgeGroup0[14]
	Term: MaskAcknowledgeGroup0[15]
	Term: MaskAcknowledgeGroup1[0]
	Term: MaskAcknowledgeGroup1[1]
	Term: MaskAcknowledgeGroup1[2]
	Term: MaskAcknowledgeGroup1[3]
	Term: MaskAcknowledgeGroup1[4]
	Term: MaskAcknowledgeGroup1[5]
	Term: MaskAcknowledgeGroup1[6]
	Term: MaskAcknowledgeGroup1[7]
	Term: MaskAcknowledgeGroup1[8]
	Term: MaskAcknowledgeGroup1[9]
	Term: MaskAcknowledgeGroup1[10]
	Term: MaskAcknowledgeGroup1[11]
	Term: MaskAcknowledgeGroup1[12]
	Term: MaskAcknowledgeGroup1[13]
	Term: MaskAcknowledgeGroup1[14]
	Term: MaskAcknowledgeGroup1[15]
	Term: MaskCurrentGroup0[0]
	Term: MaskCurrentGroup0[1]
	Term: MaskCurrentGroup0[2]
	Term: MaskCurrentGroup0[3]
	Term: MaskCurrentGroup0[4]
	Term: MaskCurrentGroup0[5]
	Term: MaskCurrentGroup0[6]
	Term: MaskCurrentGroup0[7]
	Term: MaskCurrentGroup0[8]
	Term: MaskCurrentGroup0[9]
	Term: MaskCurrentGroup0[10]
	Term: MaskCurrentGroup0[11]
	Term: MaskCurrentGroup0[12]
	Term: MaskCurrentGroup0[13]
	Term: MaskCurrentGroup0[14]
	Term: MaskCurrentGroup0[15]
	Term: MaskCurrentGroup1[0]
	Term: MaskCurrentGroup1[1]
	Term: MaskCurrentGroup1[2]
	Term: MaskCurrentGroup1[3]
	Term: MaskCurrentGroup1[4]
	Term: MaskCurrentGroup1[5]
	Term: MaskCurrentGroup1[6]
	Term: MaskCurrentGroup1[7]
	Term: MaskCurrentGroup1[8]
	Term: MaskCurrentGroup1[9]
	Term: MaskCurrentGroup1[10]
	Term: MaskCurrentGroup1[11]
	Term: MaskCurrentGroup1[12]
	Term: MaskCurrentGroup1[13]
	Term: MaskCurrentGroup1[14]
	Term: MaskCurrentGroup1[15]
	Term: ReceiverGroup0[0]
	Term: ReceiverGroup0[1]
	Term: ReceiverGroup0[2]
	Term: ReceiverGroup0[3]
	Term: ReceiverGroup0[4]
	Term: ReceiverGroup0[5]
	Term: ReceiverGroup0[6]
	Term: ReceiverGroup0[7]
	Term: ReceiverGroup0[8]
	Term: ReceiverGroup0[9]
	Term: ReceiverGroup0[10]
	Term: ReceiverGroup0[11]
	Term: ReceiverGroup0[12]
	Term: ReceiverGroup0[13]
	Term: ReceiverGroup0[14]
	Term: ReceiverGroup0[15]
	Term: ReceiverGroup1[0]
	Term: ReceiverGroup1[1]
	Term: ReceiverGroup1[2]
	Term: ReceiverGroup1[3]
	Term: ReceiverGroup1[4]
	Term: ReceiverGroup1[5]
	Term: ReceiverGroup1[6]
	Term: ReceiverGroup1[7]
	Term: ReceiverGroup1[8]
	Term: ReceiverGroup1[9]
	Term: ReceiverGroup1[10]
	Term: ReceiverGroup1[11]
	Term: ReceiverGroup1[12]
	Term: ReceiverGroup1[13]
	Term: ReceiverGroup1[14]
	Term: ReceiverGroup1[15]
	Term: TransmitterGroup0[0]
	Term: TransmitterGroup0[1]
	Term: TransmitterGroup0[2]
	Term: TransmitterGroup0[3]
	Term: TransmitterGroup0[4]
	Term: TransmitterGroup0[5]
	Term: TransmitterGroup0[6]
	Term: TransmitterGroup0[7]
	Term: TransmitterGroup0[8]
	Term: TransmitterGroup0[9]
	Term: TransmitterGroup0[10]
	Term: TransmitterGroup0[11]
	Term: TransmitterGroup0[12]
	Term: TransmitterGroup0[13]
	Term: TransmitterGroup0[14]
	Term: TransmitterGroup0[15]
	Term: TransmitterGroup1[0]
	Term: TransmitterGroup1[1]
	Term: TransmitterGroup1[2]
	Term: TransmitterGroup1[3]
	Term: TransmitterGroup1[4]
	Term: TransmitterGroup1[5]
	Term: TransmitterGroup1[6]
	Term: TransmitterGroup1[7]
	Term: TransmitterGroup1[8]
	Term: TransmitterGroup1[9]
	Term: TransmitterGroup1[10]
	Term: TransmitterGroup1[11]
	Term: TransmitterGroup1[12]
	Term: TransmitterGroup1[13]
	Term: TransmitterGroup1[14]
	Term: TransmitterGroup1[15]
	Term: Ready_0
	Term: reset_0


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 33 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   200 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 03f5f044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.492 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 03f5f044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.492 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 03f5f044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 14:11:23 2020...
