#! /Users/severson/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-556-gd8c3c51ab)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/severson/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/severson/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/severson/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/severson/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/severson/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/severson/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x14760bfc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147604a60 .scope module, "memory4c_tb" "memory4c_tb" 3 4;
 .timescale 0 0;
v0x6000005b4d80_3 .array/port v0x6000005b4d80, 3;
L_0x600001cb5810 .functor BUFZ 16, v0x6000005b4d80_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000005b4d80_2 .array/port v0x6000005b4d80, 2;
L_0x600001cb5880 .functor BUFZ 16, v0x6000005b4d80_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000005b4d80_1 .array/port v0x6000005b4d80, 1;
L_0x600001cb58f0 .functor BUFZ 16, v0x6000005b4d80_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000005b4d80_0 .array/port v0x6000005b4d80, 0;
L_0x600001cb5960 .functor BUFZ 16, v0x6000005b4d80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000005b53b0_0 .var "addr", 15 0;
v0x6000005b5440_0 .var "clk", 0 0;
v0x6000005b54d0_0 .var/i "clk_cnt", 31 0;
v0x6000005b5560_0 .net "data0", 15 0, L_0x600001cb5960;  1 drivers
v0x6000005b55f0_0 .net "data1", 15 0, L_0x600001cb58f0;  1 drivers
v0x6000005b5680_0 .net "data2", 15 0, L_0x600001cb5880;  1 drivers
v0x6000005b5710_0 .net "data3", 15 0, L_0x600001cb5810;  1 drivers
v0x6000005b57a0_0 .var "data_in", 15 0;
v0x6000005b5830_0 .net "data_out", 15 0, L_0x600001cb5b20;  1 drivers
v0x6000005b58c0_0 .net "data_valid", 0 0, L_0x600001cb5b90;  1 drivers
v0x6000005b5950_0 .var "enable", 0 0;
v0x6000005b59e0_0 .var/i "i", 31 0;
v0x6000005b5a70_0 .var "rst", 0 0;
v0x6000005b5b00_0 .var "wr", 0 0;
S_0x147604bd0 .scope module, "mem" "memory4c" 3 111, 4 27 0, S_0x147604a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /OUTPUT 1 "data_valid";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_0x600000bb4200 .param/l "AWIDTH" 0 4 29, +C4<00000000000000000000000000010000>;
P_0x600000bb4240 .param/l "CycleDelays" 1 4 41, +C4<00000000000000000000000000000100>;
P_0x600000bb4280 .param/l "DWIDTH" 0 4 28, +C4<00000000000000000000000000010000>;
P_0x600000bb42c0 .param/l "MemSize" 1 4 40, +C4<00000000000000001000000000000000>;
L_0x600001cb59d0 .functor NOT 1, v0x6000005b5b00_0, C4<0>, C4<0>, C4<0>;
L_0x600001cb5a40 .functor AND 1, v0x6000005b5950_0, L_0x600001cb59d0, C4<1>, C4<1>;
L_0x600001cb5ab0 .functor AND 1, v0x6000005b5950_0, v0x6000005b5b00_0, C4<1>, C4<1>;
L_0x600001cb5b20 .functor BUFZ 16, v0x6000005b4d80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000005b4ea0_0 .array/port v0x6000005b4ea0, 0;
L_0x600001cb5b90 .functor BUFZ 1, v0x6000005b4ea0_0, C4<0>, C4<0>, C4<0>;
v0x6000005b4ab0_0 .net *"_ivl_0", 0 0, L_0x600001cb59d0;  1 drivers
v0x6000005b4b40_0 .net "addr", 15 0, v0x6000005b53b0_0;  1 drivers
v0x6000005b4bd0_0 .net "clk", 0 0, v0x6000005b5440_0;  1 drivers
v0x6000005b4c60_0 .net "data_in", 15 0, v0x6000005b57a0_0;  1 drivers
v0x6000005b4cf0_0 .net "data_out", 15 0, L_0x600001cb5b20;  alias, 1 drivers
v0x6000005b4d80 .array "data_out_pl", 3 0, 15 0;
v0x6000005b4e10_0 .net "data_valid", 0 0, L_0x600001cb5b90;  alias, 1 drivers
v0x6000005b4ea0 .array "data_valid_pl", 3 0, 0 0;
v0x6000005b4f30_0 .net "enable", 0 0, v0x6000005b5950_0;  1 drivers
v0x6000005b4fc0_0 .var/i "i", 31 0;
v0x6000005b5050_0 .net "is_read", 0 0, L_0x600001cb5a40;  1 drivers
v0x6000005b50e0_0 .net "is_write", 0 0, L_0x600001cb5ab0;  1 drivers
v0x6000005b5170_0 .var "loaded", 0 0;
v0x6000005b5200 .array "mem", 32767 0, 15 0;
v0x6000005b5290_0 .net "rst", 0 0, v0x6000005b5a70_0;  1 drivers
v0x6000005b5320_0 .net "wr", 0 0, v0x6000005b5b00_0;  1 drivers
E_0x6000022b1640 .event posedge, v0x6000005b4bd0_0;
    .scope S_0x147604bd0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005b5170_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x147604bd0;
T_1 ;
    %wait E_0x6000022b1640;
    %load/vec4 v0x6000005b5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000005b5170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call/w 4 59 "$readmemh", "loadfile_data.img", v0x6000005b5200 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005b5170_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000005b50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000005b4c60_0;
    %load/vec4 v0x6000005b4b40_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b5200, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147604bd0;
T_2 ;
    %wait E_0x6000022b1640;
    %load/vec4 v0x6000005b5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005b4fc0_0, 0, 32;
T_2.2 ; Top of for-loop
    %load/vec4 v0x6000005b4fc0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000005b4fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b4d80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x6000005b4fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b4ea0, 0, 4;
T_2.4 ; for-loop step statement
    %load/vec4 v0x6000005b4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005b4fc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000005b5050_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %load/vec4 v0x6000005b4b40_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x6000005b5200, 4;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b4d80, 0, 4;
    %load/vec4 v0x6000005b5050_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b4ea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005b4fc0_0, 0, 32;
T_2.7 ; Top of for-loop
    %load/vec4 v0x6000005b4fc0_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_2.8, 5;
    %load/vec4 v0x6000005b4fc0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000005b4d80, 4;
    %ix/getv/s 3, v0x6000005b4fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b4d80, 0, 4;
    %load/vec4 v0x6000005b4fc0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000005b4ea0, 4;
    %ix/getv/s 3, v0x6000005b4fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005b4ea0, 0, 4;
T_2.9 ; for-loop step statement
    %load/vec4 v0x6000005b4fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005b4fc0_0, 0, 32;
    %jmp T_2.7;
T_2.8 ; for-loop exit label
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x147604a60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005b54d0_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_0x147604a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005b5440_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000005b5440_0;
    %inv;
    %assign/vec4 v0x6000005b5440_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x147604a60;
T_5 ;
    %wait E_0x6000022b1640;
    %load/vec4 v0x6000005b5a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x6000005b54d0_0;
    %addi 1, 0, 32;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x6000005b54d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147604a60;
T_6 ;
    %wait E_0x6000022b1640;
    %load/vec4 v0x6000005b5a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000005b5950_0;
    %load/vec4 v0x6000005b5b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call/w 3 46 "$display", "%0d: %m write mem[0x%x] <= 0x%x", v0x6000005b54d0_0, v0x6000005b53b0_0, v0x6000005b57a0_0 {0 0 0};
T_6.2 ;
    %load/vec4 v0x6000005b5950_0;
    %load/vec4 v0x6000005b5b00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %vpi_call/w 3 47 "$display", "%0d: %m read mem[0x%x]", v0x6000005b54d0_0, v0x6000005b53b0_0 {0 0 0};
T_6.4 ;
    %load/vec4 v0x6000005b58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call/w 3 48 "$display", "%0d: %m memory4c returned data 0x%x", v0x6000005b54d0_0, v0x6000005b5830_0 {0 0 0};
T_6.6 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x147604a60;
T_7 ;
    %vpi_call/w 3 54 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005b5a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000005b57a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000005b53b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5b00_0, 0;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %subi 1, 0, 32;
    %wait E_0x6000022b1640;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5a70_0, 0;
    %pushi/vec4 2, 0, 32;
T_7.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %subi 1, 0, 32;
    %wait E_0x6000022b1640;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 65 "$display", "Starting..." {0 0 0};
    %vpi_call/w 3 67 "$display", "%0t write value 'i' to address 'i'.", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005b5950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005b5b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005b59e0_0, 0, 32;
T_7.4 ; Top of for-loop
    %load/vec4 v0x6000005b59e0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_7.5, 5;
    %load/vec4 v0x6000005b59e0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b53b0_0, 0;
    %pushi/vec4 1, 0, 16;
    %load/vec4 v0x6000005b59e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x6000005b57a0_0, 0;
    %wait E_0x6000022b1640;
T_7.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000005b59e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000005b59e0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5b00_0, 0;
    %pushi/vec4 5, 0, 32;
T_7.7 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.8, 5;
    %jmp/1 T_7.8, 4;
    %subi 1, 0, 32;
    %wait E_0x6000022b1640;
    %jmp T_7.7;
T_7.8 ;
    %pop/vec4 1;
    %vpi_call/w 3 80 "$display", "%0t read all addresses.", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005b5950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005b59e0_0, 0, 32;
T_7.9 ; Top of for-loop
    %load/vec4 v0x6000005b59e0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_7.10, 5;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x6000005b57a0_0, 0;
    %load/vec4 v0x6000005b59e0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b53b0_0, 0;
    %wait E_0x6000022b1640;
T_7.11 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000005b59e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000005b59e0_0, 0, 32;
    %jmp T_7.9;
T_7.10 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5950_0, 0;
    %pushi/vec4 10, 0, 32;
T_7.12 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.13, 5;
    %jmp/1 T_7.13, 4;
    %subi 1, 0, 32;
    %wait E_0x6000022b1640;
    %jmp T_7.12;
T_7.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 93 "$display", "%0t random read/write.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005b59e0_0, 0, 32;
T_7.14 ; Top of for-loop
    %load/vec4 v0x6000005b59e0_0;
    %cmpi/s 20, 0, 32;
	  %jmp/0xz T_7.15, 5;
    %pushi/vec4 0, 0, 32;
    %vpi_func 3 95 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000111 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x6000005b5950_0, 0;
    %vpi_func 3 96 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x6000005b5b00_0, 0;
    %vpi_func 3 97 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %assign/vec4 v0x6000005b57a0_0, 0;
    %vpi_func 3 98 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000111 {0 0 0};
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %assign/vec4 v0x6000005b53b0_0, 0;
    %wait E_0x6000022b1640;
T_7.16 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000005b59e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000005b59e0_0, 0, 32;
    %jmp T_7.14;
T_7.15 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005b5950_0, 0;
    %pushi/vec4 10, 0, 32;
T_7.17 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.18, 5;
    %jmp/1 T_7.18, 4;
    %subi 1, 0, 32;
    %wait E_0x6000022b1640;
    %jmp T_7.17;
T_7.18 ;
    %pop/vec4 1;
    %vpi_call/w 3 104 "$writememh", "mem_out.img", v0x6000005b5200 {0 0 0};
    %vpi_call/w 3 105 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "dv/memory4c_tb.v";
    "memory4c.v";
