// Seed: 2094603348
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output tri1 id_3
);
  id_5(
      id_1, id_2 - id_0, 1
  );
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output uwire id_13
);
  assign id_8 = 1;
  id_15(
      .id_0(1), .id_1(id_6), .id_2(1 == id_11), .id_3(1), .id_4(id_9), .id_5(id_7)
  ); module_0(
      id_0, id_11, id_4, id_13
  ); id_16(
      .id_0(id_7), .id_1(id_4), .id_2(1), .id_3(1'b0), .id_4(1'b0)
  );
endmodule
