Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  3 01:17:18 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARITHMETIC_LOGIC_UNIT_wrapper_timing_summary_routed.rpt -pb ARITHMETIC_LOGIC_UNIT_wrapper_timing_summary_routed.pb -rpx ARITHMETIC_LOGIC_UNIT_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ARITHMETIC_LOGIC_UNIT_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: i_SW[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_SW[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.027        0.000                      0                    9        0.452        0.000                      0                    9        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        20.027        0.000                      0                    9        0.452        0.000                      0                    9        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.027ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.766ns (26.007%)  route 2.179ns (73.993%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.107     6.998    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.122 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           1.073     8.195    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.319 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[4]_i_1/O
                         net (fo=1, routed)           0.000     8.319    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[4]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.564    27.922    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
                         clock pessimism              0.429    28.350    
                         clock uncertainty           -0.035    28.315    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.031    28.346    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]
  -------------------------------------------------------------------
                         required time                         28.346    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 20.027    

Slack (MET) :             20.027ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.766ns (26.025%)  route 2.177ns (73.975%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.107     6.998    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.122 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           1.071     8.193    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.317 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[2]_i_1/O
                         net (fo=1, routed)           0.000     8.317    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[2]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.564    27.922    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
                         clock pessimism              0.429    28.350    
                         clock uncertainty           -0.035    28.315    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.029    28.344    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 20.027    

Slack (MET) :             20.039ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.766ns (26.139%)  route 2.164ns (73.861%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.098     6.989    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.113 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           1.067     8.180    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.304 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[0]_i_1/O
                         net (fo=1, routed)           0.000     8.304    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[0]
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    27.921    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/C
                         clock pessimism              0.429    28.349    
                         clock uncertainty           -0.035    28.314    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029    28.343    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]
  -------------------------------------------------------------------
                         required time                         28.343    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 20.039    

Slack (MET) :             20.043ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.794ns (26.704%)  route 2.179ns (73.296%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.107     6.998    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.122 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           1.073     8.195    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.152     8.347 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[5]_i_1/O
                         net (fo=1, routed)           0.000     8.347    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[5]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.564    27.922    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
                         clock pessimism              0.429    28.350    
                         clock uncertainty           -0.035    28.315    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.075    28.390    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]
  -------------------------------------------------------------------
                         required time                         28.390    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                 20.043    

Slack (MET) :             20.045ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.794ns (26.722%)  route 2.177ns (73.278%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.107     6.998    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.122 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           1.071     8.193    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.152     8.345 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[3]_i_1/O
                         net (fo=1, routed)           0.000     8.345    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[3]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.564    27.922    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
                         clock pessimism              0.429    28.350    
                         clock uncertainty           -0.035    28.315    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.075    28.390    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]
  -------------------------------------------------------------------
                         required time                         28.390    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 20.045    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.794ns (26.838%)  route 2.164ns (73.162%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.098     6.989    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.113 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           1.067     8.180    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.152     8.332 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[1]_i_1/O
                         net (fo=1, routed)           0.000     8.332    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[1]
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    27.921    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
                         clock pessimism              0.429    28.349    
                         clock uncertainty           -0.035    28.314    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.075    28.389    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]
  -------------------------------------------------------------------
                         required time                         28.389    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                 20.057    

Slack (MET) :             20.196ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.766ns (27.601%)  route 2.009ns (72.399%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          1.107     6.998    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.122 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.903     8.024    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X43Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[6]_i_1/O
                         net (fo=1, routed)           0.000     8.148    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[6]
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    27.921    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
                         clock pessimism              0.429    28.349    
                         clock uncertainty           -0.035    28.314    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.031    28.345    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]
  -------------------------------------------------------------------
                         required time                         28.345    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 20.196    

Slack (MET) :             20.917ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.642ns (30.211%)  route 1.483ns (69.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.740     5.374    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           1.483     7.375    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.499 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     7.499    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in1_in[1]
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    27.921    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                         clock pessimism              0.454    28.374    
                         clock uncertainty           -0.035    28.339    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.077    28.416    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         28.416    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 20.917    

Slack (MET) :             21.370ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.642ns (41.065%)  route 0.921ns (58.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739     5.373    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.891 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          0.542     6.434    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.558 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]_i_1/O
                         net (fo=1, routed)           0.379     6.937    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in1_in[0]
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    27.920    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                         clock pessimism              0.454    28.373    
                         clock uncertainty           -0.035    28.338    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.031    28.307    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         28.307    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 21.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.872%)  route 0.302ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.465    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          0.186     1.815    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]_i_1/O
                         net (fo=1, routed)           0.116     1.976    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in1_in[0]
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.982    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.059     1.524    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.254ns (39.534%)  route 0.388ns (60.466%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.255     1.885    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           0.133     2.064    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[6]_i_1/O
                         net (fo=1, routed)           0.000     2.109    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[6]
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.983    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.092     1.574    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.911%)  route 0.490ns (70.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.465    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y58         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=10, routed)          0.490     2.119    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.164 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.164    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in1_in[1]
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.983    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.120     1.602    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.254ns (35.385%)  route 0.464ns (64.615%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.255     1.885    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           0.209     2.139    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.045     2.184 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[5]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.984    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.107     1.590    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.255ns (35.475%)  route 0.464ns (64.525%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.255     1.885    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           0.209     2.139    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.046     2.185 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[3]_i_1/O
                         net (fo=1, routed)           0.000     2.185    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[3]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.984    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.107     1.590    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.254ns (35.385%)  route 0.464ns (64.615%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.255     1.885    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.930 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           0.209     2.139    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.184 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[4]_i_1/O
                         net (fo=1, routed)           0.000     2.184    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[4]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.984    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.092     1.575    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.254ns (35.385%)  route 0.464ns (64.615%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.255     1.885    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[1]_INST_0/O
                         net (fo=7, routed)           0.209     2.139    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[1]
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.045     2.184 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[2]_i_1/O
                         net (fo=1, routed)           0.000     2.184    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[2]
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.984    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y52         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091     1.574    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.251ns (33.104%)  route 0.507ns (66.896%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.327     1.957    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     2.002 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.180     2.182    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.042     2.224 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[1]_i_1/O
                         net (fo=1, routed)           0.000     2.224    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[1]
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.983    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.107     1.589    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.254ns (33.367%)  route 0.507ns (66.633%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.466    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y56         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE_reg[1]/Q
                         net (fo=9, routed)           0.327     1.957    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_CYCLE[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     2.002 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.180     2.182    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.227 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[0]_i_1/O
                         net (fo=1, routed)           0.000     2.227    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[0]
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.983    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y53         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     1.573    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.654    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X41Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X42Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X41Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[1]/C



