// Seed: 1747627771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_0 (
    output wand module_1,
    output supply1 id_1,
    output wand id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_5, id_6, id_5, id_5, id_5, id_5, id_6, id_5, id_6
  );
  task id_7;
    begin
      id_1 = id_3;
      assert (1'b0);
    end
  endtask : id_8
  wire id_9, id_10;
  always @(posedge id_8) begin
    cover (1);
  end
  assign id_2 = id_8;
endmodule
