<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><componentInstances/><component name="CORERESET_PF_C1::work"/><component name="CORERXIODBITALIGN_C0::work"/><component name="CORERXIODBITALIGN_C1::work"/><component name="CORERXIODBITALIGN_C2::work"/><component name="CORERXIODBITALIGN_C3::work"/><component name="PF_IOD_GENERIC_RX_C0::work"/><component name="PF_IOD_GENERIC_RX_C0_TR::work"/><component name="CAM_IOD_TIP_TOP::work"/><component name="CORERESET_PF_C2::work"/><component name="CORERESET_PF_C3::work"/><component name="PF_CCC_C2::work"/><component name="mipicsi2rxdecoderPF_C0::work"/><component name="IMX334_IF_TOP::work"/><component name="HDMI_TX_C0::work"/><component name="PF_TX_PLL_C0::work"/><component name="PF_XCVR_ERM_C0::work"/><component name="PF_XCVR_REF_CLK_C0::work"/><component name="HDMI_2p0::work"/><component name="temp::work"/><SmartGen version="8.0"/></workspace>