
1124_MARK42.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0c8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800b2c8  0800b2c8  0001b2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7f0  0800b7f0  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7f0  0800b7f0  0001b7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7f8  0800b7f8  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7f8  0800b7f8  0001b7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7fc  0800b7fc  0001b7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00046ddc  200001f0  0800b9f0  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20046fcc  0800b9f0  00026fcc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fbd  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d29  00000000  00000000  000381db  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  0003af08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013d0  00000000  00000000  0003c440  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a535  00000000  00000000  0003d810  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000feb7  00000000  00000000  00067d45  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00100ec6  00000000  00000000  00077bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00178ac2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006694  00000000  00000000  00178b40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b2b0 	.word	0x0800b2b0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	0800b2b0 	.word	0x0800b2b0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	4619      	mov	r1, r3
 80005fe:	2007      	movs	r0, #7
 8000600:	f000 fa44 	bl	8000a8c <bno055_writeData>
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	4619      	mov	r1, r3
 800061a:	203d      	movs	r0, #61	; 0x3d
 800061c:	f000 fa36 	bl	8000a8c <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d103      	bne.n	800062e <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000626:	2013      	movs	r0, #19
 8000628:	f000 fa24 	bl	8000a74 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 800062c:	e002      	b.n	8000634 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 800062e:	2007      	movs	r0, #7
 8000630:	f000 fa20 	bl	8000a74 <bno055_delay>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000640:	2000      	movs	r0, #0
 8000642:	f7ff ffe3 	bl	800060c <bno055_setOperationMode>
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}

0800064a <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 800064a:	b580      	push	{r7, lr}
 800064c:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 800064e:	200c      	movs	r0, #12
 8000650:	f7ff ffdc 	bl	800060c <bno055_setOperationMode>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}

08000658 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 800065c:	2120      	movs	r1, #32
 800065e:	203f      	movs	r0, #63	; 0x3f
 8000660:	f000 fa14 	bl	8000a8c <bno055_writeData>
  bno055_delay(700);
 8000664:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000668:	f000 fa04 	bl	8000a74 <bno055_delay>
}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}

08000670 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
  bno055_reset();
 8000676:	f7ff ffef 	bl	8000658 <bno055_reset>

  uint8_t id = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	2201      	movs	r2, #1
 8000682:	4619      	mov	r1, r3
 8000684:	2000      	movs	r0, #0
 8000686:	f000 faed 	bl	8000c64 <bno055_readData>
  if (id != BNO055_ID) {
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2ba0      	cmp	r3, #160	; 0xa0
 800068e:	d004      	beq.n	800069a <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	4619      	mov	r1, r3
 8000694:	4809      	ldr	r0, [pc, #36]	; (80006bc <bno055_setup+0x4c>)
 8000696:	f008 ff53 	bl	8009540 <iprintf>
  }
  bno055_setPage(0);
 800069a:	2000      	movs	r0, #0
 800069c:	f7ff ffa8 	bl	80005f0 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 80006a0:	2100      	movs	r1, #0
 80006a2:	203f      	movs	r0, #63	; 0x3f
 80006a4:	f000 f9f2 	bl	8000a8c <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 80006a8:	f7ff ffc8 	bl	800063c <bno055_setOperationModeConfig>
  bno055_delay(10);
 80006ac:	200a      	movs	r0, #10
 80006ae:	f000 f9e1 	bl	8000a74 <bno055_delay>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	0800b2c8 	.word	0x0800b2c8

080006c0 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 80006c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006c4:	b09f      	sub	sp, #124	; 0x7c
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	4603      	mov	r3, r0
 80006ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 80006ce:	2000      	movs	r0, #0
 80006d0:	f7ff ff8e 	bl	80005f0 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 80006d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006d8:	2b20      	cmp	r3, #32
 80006da:	d108      	bne.n	80006ee <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 80006dc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80006e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006e4:	2208      	movs	r2, #8
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 fabc 	bl	8000c64 <bno055_readData>
 80006ec:	e007      	b.n	80006fe <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 80006ee:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80006f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006f6:	2206      	movs	r2, #6
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fab3 	bl	8000c64 <bno055_readData>

  double scale = 1;
 80006fe:	f04f 0300 	mov.w	r3, #0
 8000702:	4c81      	ldr	r4, [pc, #516]	; (8000908 <bno055_getVector+0x248>)
 8000704:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8000708:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800070c:	2b0e      	cmp	r3, #14
 800070e:	d108      	bne.n	8000722 <bno055_getVector+0x62>
    scale = magScale;
 8000710:	4b7e      	ldr	r3, [pc, #504]	; (800090c <bno055_getVector+0x24c>)
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	ee07 3a90 	vmov	s15, r3
 8000718:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800071c:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 8000720:	e03a      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8000722:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000726:	2b08      	cmp	r3, #8
 8000728:	d007      	beq.n	800073a <bno055_getVector+0x7a>
 800072a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800072e:	2b28      	cmp	r3, #40	; 0x28
 8000730:	d003      	beq.n	800073a <bno055_getVector+0x7a>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8000732:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000736:	2b2e      	cmp	r3, #46	; 0x2e
 8000738:	d108      	bne.n	800074c <bno055_getVector+0x8c>
    scale = accelScale;
 800073a:	4b75      	ldr	r3, [pc, #468]	; (8000910 <bno055_getVector+0x250>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000746:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 800074a:	e025      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 800074c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000750:	2b14      	cmp	r3, #20
 8000752:	d108      	bne.n	8000766 <bno055_getVector+0xa6>
    scale = angularRateScale;
 8000754:	4b6f      	ldr	r3, [pc, #444]	; (8000914 <bno055_getVector+0x254>)
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	ee07 3a90 	vmov	s15, r3
 800075c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000760:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 8000764:	e018      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_EULER) {
 8000766:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800076a:	2b1a      	cmp	r3, #26
 800076c:	d108      	bne.n	8000780 <bno055_getVector+0xc0>
    scale = eulerScale;
 800076e:	4b6a      	ldr	r3, [pc, #424]	; (8000918 <bno055_getVector+0x258>)
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	ee07 3a90 	vmov	s15, r3
 8000776:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800077a:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 800077e:	e00b      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8000780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000784:	2b20      	cmp	r3, #32
 8000786:	d107      	bne.n	8000798 <bno055_getVector+0xd8>
    scale = quaScale;
 8000788:	4b64      	ldr	r3, [pc, #400]	; (800091c <bno055_getVector+0x25c>)
 800078a:	881b      	ldrh	r3, [r3, #0]
 800078c:	ee07 3a90 	vmov	s15, r3
 8000790:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000794:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8000798:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800079c:	2220      	movs	r2, #32
 800079e:	2100      	movs	r1, #0
 80007a0:	4618      	mov	r0, r3
 80007a2:	f008 fa8a 	bl	8008cba <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 80007a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007aa:	2b20      	cmp	r3, #32
 80007ac:	d14c      	bne.n	8000848 <bno055_getVector+0x188>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 80007ae:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80007b2:	021b      	lsls	r3, r3, #8
 80007b4:	b21a      	sxth	r2, r3
 80007b6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	4313      	orrs	r3, r2
 80007be:	b21b      	sxth	r3, r3
 80007c0:	ee07 3a90 	vmov	s15, r3
 80007c4:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80007c8:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 80007cc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80007d0:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 80007d4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80007d8:	021b      	lsls	r3, r3, #8
 80007da:	b21a      	sxth	r2, r3
 80007dc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80007e0:	b21b      	sxth	r3, r3
 80007e2:	4313      	orrs	r3, r2
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	ee07 3a90 	vmov	s15, r3
 80007ea:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80007ee:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 80007f2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80007f6:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 80007fa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80007fe:	021b      	lsls	r3, r3, #8
 8000800:	b21a      	sxth	r2, r3
 8000802:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000806:	b21b      	sxth	r3, r3
 8000808:	4313      	orrs	r3, r2
 800080a:	b21b      	sxth	r3, r3
 800080c:	ee07 3a90 	vmov	s15, r3
 8000810:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000814:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 8000818:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800081c:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8000820:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000824:	021b      	lsls	r3, r3, #8
 8000826:	b21a      	sxth	r2, r3
 8000828:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800082c:	b21b      	sxth	r3, r3
 800082e:	4313      	orrs	r3, r2
 8000830:	b21b      	sxth	r3, r3
 8000832:	ee07 3a90 	vmov	s15, r3
 8000836:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800083a:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 800083e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000842:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 8000846:	e038      	b.n	80008ba <bno055_getVector+0x1fa>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8000848:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800084c:	021b      	lsls	r3, r3, #8
 800084e:	b21a      	sxth	r2, r3
 8000850:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000854:	b21b      	sxth	r3, r3
 8000856:	4313      	orrs	r3, r2
 8000858:	b21b      	sxth	r3, r3
 800085a:	ee07 3a90 	vmov	s15, r3
 800085e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000862:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 8000866:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800086a:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 800086e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000872:	021b      	lsls	r3, r3, #8
 8000874:	b21a      	sxth	r2, r3
 8000876:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800087a:	b21b      	sxth	r3, r3
 800087c:	4313      	orrs	r3, r2
 800087e:	b21b      	sxth	r3, r3
 8000880:	ee07 3a90 	vmov	s15, r3
 8000884:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000888:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 800088c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000890:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8000894:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000898:	021b      	lsls	r3, r3, #8
 800089a:	b21a      	sxth	r2, r3
 800089c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80008a0:	b21b      	sxth	r3, r3
 80008a2:	4313      	orrs	r3, r2
 80008a4:	b21b      	sxth	r3, r3
 80008a6:	ee07 3a90 	vmov	s15, r3
 80008aa:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80008ae:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 80008b2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80008b6:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
  }

  return xyz;
 80008ba:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80008be:	f107 0528 	add.w	r5, r7, #40	; 0x28
 80008c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80008ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80008d2:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 80008d6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80008da:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80008de:	ec49 8b14 	vmov	d4, r8, r9
 80008e2:	ec46 5b15 	vmov	d5, r5, r6
 80008e6:	ec42 1b16 	vmov	d6, r1, r2
 80008ea:	ec44 3b17 	vmov	d7, r3, r4
}
 80008ee:	eeb0 0b44 	vmov.f64	d0, d4
 80008f2:	eeb0 1b45 	vmov.f64	d1, d5
 80008f6:	eeb0 2b46 	vmov.f64	d2, d6
 80008fa:	eeb0 3b47 	vmov.f64	d3, d7
 80008fe:	377c      	adds	r7, #124	; 0x7c
 8000900:	46bd      	mov	sp, r7
 8000902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000906:	bf00      	nop
 8000908:	3ff00000 	.word	0x3ff00000
 800090c:	20000006 	.word	0x20000006
 8000910:	20000000 	.word	0x20000000
 8000914:	20000002 	.word	0x20000002
 8000918:	20000004 	.word	0x20000004
 800091c:	20000008 	.word	0x20000008

08000920 <bno055_getVectorAccelerometer>:

bno055_vector_t bno055_getVectorAccelerometer() {
 8000920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000924:	b091      	sub	sp, #68	; 0x44
 8000926:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 8000928:	2008      	movs	r0, #8
 800092a:	f7ff fec9 	bl	80006c0 <bno055_getVector>
 800092e:	eeb0 4b40 	vmov.f64	d4, d0
 8000932:	eeb0 5b41 	vmov.f64	d5, d1
 8000936:	eeb0 6b42 	vmov.f64	d6, d2
 800093a:	eeb0 7b43 	vmov.f64	d7, d3
 800093e:	ed87 4b08 	vstr	d4, [r7, #32]
 8000942:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8000946:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 800094a:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 800094e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000952:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 8000956:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800095a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800095e:	ec49 8b14 	vmov	d4, r8, r9
 8000962:	ec46 5b15 	vmov	d5, r5, r6
 8000966:	ec42 1b16 	vmov	d6, r1, r2
 800096a:	ec44 3b17 	vmov	d7, r3, r4
}
 800096e:	eeb0 0b44 	vmov.f64	d0, d4
 8000972:	eeb0 1b45 	vmov.f64	d1, d5
 8000976:	eeb0 2b46 	vmov.f64	d2, d6
 800097a:	eeb0 3b47 	vmov.f64	d3, d7
 800097e:	3744      	adds	r7, #68	; 0x44
 8000980:	46bd      	mov	sp, r7
 8000982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000986 <bno055_getVectorGyroscope>:
bno055_vector_t bno055_getVectorMagnetometer() {
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
 8000986:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800098a:	b091      	sub	sp, #68	; 0x44
 800098c:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 800098e:	2014      	movs	r0, #20
 8000990:	f7ff fe96 	bl	80006c0 <bno055_getVector>
 8000994:	eeb0 4b40 	vmov.f64	d4, d0
 8000998:	eeb0 5b41 	vmov.f64	d5, d1
 800099c:	eeb0 6b42 	vmov.f64	d6, d2
 80009a0:	eeb0 7b43 	vmov.f64	d7, d3
 80009a4:	ed87 4b08 	vstr	d4, [r7, #32]
 80009a8:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 80009ac:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 80009b0:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 80009b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80009b8:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 80009bc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80009c0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80009c4:	ec49 8b14 	vmov	d4, r8, r9
 80009c8:	ec46 5b15 	vmov	d5, r5, r6
 80009cc:	ec42 1b16 	vmov	d6, r1, r2
 80009d0:	ec44 3b17 	vmov	d7, r3, r4
}
 80009d4:	eeb0 0b44 	vmov.f64	d0, d4
 80009d8:	eeb0 1b45 	vmov.f64	d1, d5
 80009dc:	eeb0 2b46 	vmov.f64	d2, d6
 80009e0:	eeb0 3b47 	vmov.f64	d3, d7
 80009e4:	3744      	adds	r7, #68	; 0x44
 80009e6:	46bd      	mov	sp, r7
 80009e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080009ec <bno055_getVectorEuler>:
bno055_vector_t bno055_getVectorEuler() {
 80009ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80009f0:	b091      	sub	sp, #68	; 0x44
 80009f2:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 80009f4:	201a      	movs	r0, #26
 80009f6:	f7ff fe63 	bl	80006c0 <bno055_getVector>
 80009fa:	eeb0 4b40 	vmov.f64	d4, d0
 80009fe:	eeb0 5b41 	vmov.f64	d5, d1
 8000a02:	eeb0 6b42 	vmov.f64	d6, d2
 8000a06:	eeb0 7b43 	vmov.f64	d7, d3
 8000a0a:	ed87 4b08 	vstr	d4, [r7, #32]
 8000a0e:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8000a12:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8000a16:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8000a1a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000a1e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 8000a22:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8000a26:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000a2a:	ec49 8b14 	vmov	d4, r8, r9
 8000a2e:	ec46 5b15 	vmov	d5, r5, r6
 8000a32:	ec42 1b16 	vmov	d6, r1, r2
 8000a36:	ec44 3b17 	vmov	d7, r3, r4
}
 8000a3a:	eeb0 0b44 	vmov.f64	d0, d4
 8000a3e:	eeb0 1b45 	vmov.f64	d1, d5
 8000a42:	eeb0 2b46 	vmov.f64	d2, d6
 8000a46:	eeb0 3b47 	vmov.f64	d3, d7
 8000a4a:	3744      	adds	r7, #68	; 0x44
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000a54 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8000a5c:	4a04      	ldr	r2, [pc, #16]	; (8000a70 <bno055_assignI2C+0x1c>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6013      	str	r3, [r2, #0]
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	20046df8 	.word	0x20046df8

08000a74 <bno055_delay>:

void bno055_delay(int time) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f003 fd9e 	bl	80045c0 <HAL_Delay>
#endif
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af02      	add	r7, sp, #8
 8000a92:	4603      	mov	r3, r0
 8000a94:	460a      	mov	r2, r1
 8000a96:	71fb      	strb	r3, [r7, #7]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	733b      	strb	r3, [r7, #12]
 8000aa0:	79bb      	ldrb	r3, [r7, #6]
 8000aa2:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 8000aa4:	4b5a      	ldr	r3, [pc, #360]	; (8000c10 <bno055_writeData+0x184>)
 8000aa6:	6818      	ldr	r0, [r3, #0]
 8000aa8:	f107 020c 	add.w	r2, r7, #12
 8000aac:	230a      	movs	r3, #10
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	2150      	movs	r1, #80	; 0x50
 8000ab4:	f004 f924 	bl	8004d00 <HAL_I2C_Master_Transmit>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8000abc:	7dfb      	ldrb	r3, [r7, #23]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	f000 80a0 	beq.w	8000c04 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 8000ac4:	7dfb      	ldrb	r3, [r7, #23]
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d103      	bne.n	8000ad2 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8000aca:	4852      	ldr	r0, [pc, #328]	; (8000c14 <bno055_writeData+0x188>)
 8000acc:	f008 fdac 	bl	8009628 <puts>
 8000ad0:	e012      	b.n	8000af8 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d103      	bne.n	8000ae0 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8000ad8:	484f      	ldr	r0, [pc, #316]	; (8000c18 <bno055_writeData+0x18c>)
 8000ada:	f008 fda5 	bl	8009628 <puts>
 8000ade:	e00b      	b.n	8000af8 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8000ae0:	7dfb      	ldrb	r3, [r7, #23]
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d103      	bne.n	8000aee <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8000ae6:	484d      	ldr	r0, [pc, #308]	; (8000c1c <bno055_writeData+0x190>)
 8000ae8:	f008 fd9e 	bl	8009628 <puts>
 8000aec:	e004      	b.n	8000af8 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8000aee:	7dfb      	ldrb	r3, [r7, #23]
 8000af0:	4619      	mov	r1, r3
 8000af2:	484b      	ldr	r0, [pc, #300]	; (8000c20 <bno055_writeData+0x194>)
 8000af4:	f008 fd24 	bl	8009540 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8000af8:	4b45      	ldr	r3, [pc, #276]	; (8000c10 <bno055_writeData+0x184>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f004 faf7 	bl	80050f0 <HAL_I2C_GetError>
 8000b02:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d07e      	beq.n	8000c08 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d103      	bne.n	8000b18 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8000b10:	4844      	ldr	r0, [pc, #272]	; (8000c24 <bno055_writeData+0x198>)
 8000b12:	f008 fd89 	bl	8009628 <puts>
 8000b16:	e021      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d103      	bne.n	8000b26 <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8000b1e:	4842      	ldr	r0, [pc, #264]	; (8000c28 <bno055_writeData+0x19c>)
 8000b20:	f008 fd82 	bl	8009628 <puts>
 8000b24:	e01a      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d103      	bne.n	8000b34 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8000b2c:	483f      	ldr	r0, [pc, #252]	; (8000c2c <bno055_writeData+0x1a0>)
 8000b2e:	f008 fd7b 	bl	8009628 <puts>
 8000b32:	e013      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	2b08      	cmp	r3, #8
 8000b38:	d103      	bne.n	8000b42 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8000b3a:	483d      	ldr	r0, [pc, #244]	; (8000c30 <bno055_writeData+0x1a4>)
 8000b3c:	f008 fd74 	bl	8009628 <puts>
 8000b40:	e00c      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	2b10      	cmp	r3, #16
 8000b46:	d103      	bne.n	8000b50 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8000b48:	483a      	ldr	r0, [pc, #232]	; (8000c34 <bno055_writeData+0x1a8>)
 8000b4a:	f008 fd6d 	bl	8009628 <puts>
 8000b4e:	e005      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	2b20      	cmp	r3, #32
 8000b54:	d102      	bne.n	8000b5c <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 8000b56:	4838      	ldr	r0, [pc, #224]	; (8000c38 <bno055_writeData+0x1ac>)
 8000b58:	f008 fd66 	bl	8009628 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8000b5c:	4b2c      	ldr	r3, [pc, #176]	; (8000c10 <bno055_writeData+0x184>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f004 fab7 	bl	80050d4 <HAL_I2C_GetState>
 8000b66:	4603      	mov	r3, r0
 8000b68:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d103      	bne.n	8000b78 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8000b70:	4832      	ldr	r0, [pc, #200]	; (8000c3c <bno055_writeData+0x1b0>)
 8000b72:	f008 fd59 	bl	8009628 <puts>
 8000b76:	e048      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	2b20      	cmp	r3, #32
 8000b7c:	d103      	bne.n	8000b86 <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8000b7e:	482f      	ldr	r0, [pc, #188]	; (8000c3c <bno055_writeData+0x1b0>)
 8000b80:	f008 fd52 	bl	8009628 <puts>
 8000b84:	e041      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	2b24      	cmp	r3, #36	; 0x24
 8000b8a:	d103      	bne.n	8000b94 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8000b8c:	482c      	ldr	r0, [pc, #176]	; (8000c40 <bno055_writeData+0x1b4>)
 8000b8e:	f008 fd4b 	bl	8009628 <puts>
 8000b92:	e03a      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	2b21      	cmp	r3, #33	; 0x21
 8000b98:	d103      	bne.n	8000ba2 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8000b9a:	482a      	ldr	r0, [pc, #168]	; (8000c44 <bno055_writeData+0x1b8>)
 8000b9c:	f008 fd44 	bl	8009628 <puts>
 8000ba0:	e033      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
 8000ba4:	2b22      	cmp	r3, #34	; 0x22
 8000ba6:	d103      	bne.n	8000bb0 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8000ba8:	4827      	ldr	r0, [pc, #156]	; (8000c48 <bno055_writeData+0x1bc>)
 8000baa:	f008 fd3d 	bl	8009628 <puts>
 8000bae:	e02c      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	2b28      	cmp	r3, #40	; 0x28
 8000bb4:	d103      	bne.n	8000bbe <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8000bb6:	4825      	ldr	r0, [pc, #148]	; (8000c4c <bno055_writeData+0x1c0>)
 8000bb8:	f008 fd36 	bl	8009628 <puts>
 8000bbc:	e025      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
 8000bc0:	2b29      	cmp	r3, #41	; 0x29
 8000bc2:	d103      	bne.n	8000bcc <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8000bc4:	4822      	ldr	r0, [pc, #136]	; (8000c50 <bno055_writeData+0x1c4>)
 8000bc6:	f008 fd2f 	bl	8009628 <puts>
 8000bca:	e01e      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	2b2a      	cmp	r3, #42	; 0x2a
 8000bd0:	d103      	bne.n	8000bda <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8000bd2:	4820      	ldr	r0, [pc, #128]	; (8000c54 <bno055_writeData+0x1c8>)
 8000bd4:	f008 fd28 	bl	8009628 <puts>
 8000bd8:	e017      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	2b60      	cmp	r3, #96	; 0x60
 8000bde:	d103      	bne.n	8000be8 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8000be0:	481d      	ldr	r0, [pc, #116]	; (8000c58 <bno055_writeData+0x1cc>)
 8000be2:	f008 fd21 	bl	8009628 <puts>
 8000be6:	e010      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	2ba0      	cmp	r3, #160	; 0xa0
 8000bec:	d103      	bne.n	8000bf6 <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8000bee:	481b      	ldr	r0, [pc, #108]	; (8000c5c <bno055_writeData+0x1d0>)
 8000bf0:	f008 fd1a 	bl	8009628 <puts>
 8000bf4:	e009      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	2be0      	cmp	r3, #224	; 0xe0
 8000bfa:	d106      	bne.n	8000c0a <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8000bfc:	4818      	ldr	r0, [pc, #96]	; (8000c60 <bno055_writeData+0x1d4>)
 8000bfe:	f008 fd13 	bl	8009628 <puts>
 8000c02:	e002      	b.n	8000c0a <bno055_writeData+0x17e>
    return;
 8000c04:	bf00      	nop
 8000c06:	e000      	b.n	8000c0a <bno055_writeData+0x17e>
    return;
 8000c08:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20046df8 	.word	0x20046df8
 8000c14:	0800b304 	.word	0x0800b304
 8000c18:	0800b328 	.word	0x0800b328
 8000c1c:	0800b350 	.word	0x0800b350
 8000c20:	0800b374 	.word	0x0800b374
 8000c24:	0800b38c 	.word	0x0800b38c
 8000c28:	0800b3a0 	.word	0x0800b3a0
 8000c2c:	0800b3b4 	.word	0x0800b3b4
 8000c30:	0800b3c8 	.word	0x0800b3c8
 8000c34:	0800b3dc 	.word	0x0800b3dc
 8000c38:	0800b3f0 	.word	0x0800b3f0
 8000c3c:	0800b408 	.word	0x0800b408
 8000c40:	0800b420 	.word	0x0800b420
 8000c44:	0800b434 	.word	0x0800b434
 8000c48:	0800b44c 	.word	0x0800b44c
 8000c4c:	0800b464 	.word	0x0800b464
 8000c50:	0800b47c 	.word	0x0800b47c
 8000c54:	0800b49c 	.word	0x0800b49c
 8000c58:	0800b4bc 	.word	0x0800b4bc
 8000c5c:	0800b4d4 	.word	0x0800b4d4
 8000c60:	0800b4ec 	.word	0x0800b4ec

08000c64 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af02      	add	r7, sp, #8
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
 8000c70:	4613      	mov	r3, r2
 8000c72:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8000c74:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <bno055_readData+0x40>)
 8000c76:	6818      	ldr	r0, [r3, #0]
 8000c78:	1dfa      	adds	r2, r7, #7
 8000c7a:	2364      	movs	r3, #100	; 0x64
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	2301      	movs	r3, #1
 8000c80:	2150      	movs	r1, #80	; 0x50
 8000c82:	f004 f83d 	bl	8004d00 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8000c86:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <bno055_readData+0x40>)
 8000c88:	6818      	ldr	r0, [r3, #0]
 8000c8a:	79bb      	ldrb	r3, [r7, #6]
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	2364      	movs	r3, #100	; 0x64
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	4613      	mov	r3, r2
 8000c94:	683a      	ldr	r2, [r7, #0]
 8000c96:	2150      	movs	r1, #80	; 0x50
 8000c98:	f004 f926 	bl	8004ee8 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20046df8 	.word	0x20046df8

08000ca8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000cb0:	1d39      	adds	r1, r7, #4
 8000cb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	4803      	ldr	r0, [pc, #12]	; (8000cc8 <__io_putchar+0x20>)
 8000cba:	f007 f87b 	bl	8007db4 <HAL_UART_Transmit>

  return ch;
 8000cbe:	687b      	ldr	r3, [r7, #4]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20046928 	.word	0x20046928
 8000ccc:	00000000 	.word	0x00000000

08000cd0 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM8_Init(void);
static void MX_TIM5_Init(void);
static void MX_TIM9_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ce0:	f041 86a1 	bne.w	8002a26 <HAL_TIM_PeriodElapsedCallback+0x1d56>
		// TIM2 task
    switch(mode){
 8000ce4:	4b65      	ldr	r3, [pc, #404]	; (8000e7c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d031      	beq.n	8000d50 <HAL_TIM_PeriodElapsedCallback+0x80>
 8000cec:	2b02      	cmp	r3, #2
 8000cee:	f001 8699 	beq.w	8002a24 <HAL_TIM_PeriodElapsedCallback+0x1d54>
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <HAL_TIM_PeriodElapsedCallback+0x2a>

        break;
    }

		}
}
 8000cf6:	f001 be96 	b.w	8002a26 <HAL_TIM_PeriodElapsedCallback+0x1d56>
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // Green
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4860      	ldr	r0, [pc, #384]	; (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000d00:	f003 ff3c 	bl	8004b7c <HAL_GPIO_WritePin>
        PWM1 = 0.5*PWM_rsl;
 8000d04:	4b5f      	ldr	r3, [pc, #380]	; (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000d06:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d0a:	801a      	strh	r2, [r3, #0]
        PWM2 = 0.5*PWM_rsl;
 8000d0c:	4b5e      	ldr	r3, [pc, #376]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000d0e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d12:	801a      	strh	r2, [r3, #0]
        PWM3 = 0.5*PWM_rsl;
 8000d14:	4b5d      	ldr	r3, [pc, #372]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d16:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d1a:	801a      	strh	r2, [r3, #0]
        PWM4 = 0.5*PWM_rsl;
 8000d1c:	4b5c      	ldr	r3, [pc, #368]	; (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000d1e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d22:	801a      	strh	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 8000d24:	4b57      	ldr	r3, [pc, #348]	; (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000d26:	881a      	ldrh	r2, [r3, #0]
 8000d28:	4b5a      	ldr	r3, [pc, #360]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 8000d2e:	4b56      	ldr	r3, [pc, #344]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000d30:	881a      	ldrh	r2, [r3, #0]
 8000d32:	4b58      	ldr	r3, [pc, #352]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 8000d38:	4b54      	ldr	r3, [pc, #336]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d3a:	881a      	ldrh	r2, [r3, #0]
 8000d3c:	4b56      	ldr	r3, [pc, #344]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 8000d42:	4b53      	ldr	r3, [pc, #332]	; (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000d44:	881a      	ldrh	r2, [r3, #0]
 8000d46:	4b54      	ldr	r3, [pc, #336]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	639a      	str	r2, [r3, #56]	; 0x38
        break;
 8000d4c:	f001 be6b 	b.w	8002a26 <HAL_TIM_PeriodElapsedCallback+0x1d56>
        cnt1 = TIM1->CNT;
 8000d50:	4b52      	ldr	r3, [pc, #328]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	4b52      	ldr	r3, [pc, #328]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000d58:	801a      	strh	r2, [r3, #0]
        cnt2 = TIM3->CNT;
 8000d5a:	4b52      	ldr	r3, [pc, #328]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	4b51      	ldr	r3, [pc, #324]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000d62:	801a      	strh	r2, [r3, #0]
        cnt3 = TIM8->CNT;
 8000d64:	4b51      	ldr	r3, [pc, #324]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8000d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	4b51      	ldr	r3, [pc, #324]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8000d6c:	801a      	strh	r2, [r3, #0]
        cnt4 = TIM4->CNT;
 8000d6e:	4b51      	ldr	r3, [pc, #324]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8000d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	4b50      	ldr	r3, [pc, #320]	; (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8000d76:	801a      	strh	r2, [r3, #0]
        if     (cnt1 - cnt1_pre > 0x10000/2) digit1--;
 8000d78:	4b49      	ldr	r3, [pc, #292]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b4f      	ldr	r3, [pc, #316]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d88:	dd09      	ble.n	8000d9e <HAL_TIM_PeriodElapsedCallback+0xce>
 8000d8a:	4b4d      	ldr	r3, [pc, #308]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	3b01      	subs	r3, #1
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	b25a      	sxtb	r2, r3
 8000d98:	4b49      	ldr	r3, [pc, #292]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000d9a:	701a      	strb	r2, [r3, #0]
 8000d9c:	e011      	b.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xf2>
        else if(cnt1_pre - cnt1 > 0x10000/2) digit1++;
 8000d9e:	4b47      	ldr	r3, [pc, #284]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8000da0:	881b      	ldrh	r3, [r3, #0]
 8000da2:	461a      	mov	r2, r3
 8000da4:	4b3e      	ldr	r3, [pc, #248]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dae:	dd08      	ble.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xf2>
 8000db0:	4b43      	ldr	r3, [pc, #268]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000db2:	f993 3000 	ldrsb.w	r3, [r3]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	3301      	adds	r3, #1
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	b25a      	sxtb	r2, r3
 8000dbe:	4b40      	ldr	r3, [pc, #256]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000dc0:	701a      	strb	r2, [r3, #0]
        if     (cnt2 - cnt2_pre > 0x10000/2) digit2--;
 8000dc2:	4b39      	ldr	r3, [pc, #228]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4b3e      	ldr	r3, [pc, #248]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000dca:	881b      	ldrh	r3, [r3, #0]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dd2:	dd09      	ble.n	8000de8 <HAL_TIM_PeriodElapsedCallback+0x118>
 8000dd4:	4b3c      	ldr	r3, [pc, #240]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000dd6:	f993 3000 	ldrsb.w	r3, [r3]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	3b01      	subs	r3, #1
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	b25a      	sxtb	r2, r3
 8000de2:	4b39      	ldr	r3, [pc, #228]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000de4:	701a      	strb	r2, [r3, #0]
 8000de6:	e011      	b.n	8000e0c <HAL_TIM_PeriodElapsedCallback+0x13c>
        else if(cnt2_pre - cnt2 > 0x10000/2) digit2++;
 8000de8:	4b36      	ldr	r3, [pc, #216]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b2e      	ldr	r3, [pc, #184]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000df8:	dd08      	ble.n	8000e0c <HAL_TIM_PeriodElapsedCallback+0x13c>
 8000dfa:	4b33      	ldr	r3, [pc, #204]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000dfc:	f993 3000 	ldrsb.w	r3, [r3]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	b25a      	sxtb	r2, r3
 8000e08:	4b2f      	ldr	r3, [pc, #188]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000e0a:	701a      	strb	r2, [r3, #0]
        if     (cnt3 - cnt3_pre > 0x10000/2) digit3--;
 8000e0c:	4b28      	ldr	r3, [pc, #160]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8000e0e:	881b      	ldrh	r3, [r3, #0]
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b2e      	ldr	r3, [pc, #184]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8000e14:	881b      	ldrh	r3, [r3, #0]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e1c:	dd09      	ble.n	8000e32 <HAL_TIM_PeriodElapsedCallback+0x162>
 8000e1e:	4b2c      	ldr	r3, [pc, #176]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000e20:	f993 3000 	ldrsb.w	r3, [r3]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	b25a      	sxtb	r2, r3
 8000e2c:	4b28      	ldr	r3, [pc, #160]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000e2e:	701a      	strb	r2, [r3, #0]
 8000e30:	e011      	b.n	8000e56 <HAL_TIM_PeriodElapsedCallback+0x186>
        else if(cnt3_pre - cnt3 > 0x10000/2) digit3++;
 8000e32:	4b26      	ldr	r3, [pc, #152]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b1d      	ldr	r3, [pc, #116]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8000e3a:	881b      	ldrh	r3, [r3, #0]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e42:	dd08      	ble.n	8000e56 <HAL_TIM_PeriodElapsedCallback+0x186>
 8000e44:	4b22      	ldr	r3, [pc, #136]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000e46:	f993 3000 	ldrsb.w	r3, [r3]
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	b25a      	sxtb	r2, r3
 8000e52:	4b1f      	ldr	r3, [pc, #124]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000e54:	701a      	strb	r2, [r3, #0]
        if     (cnt4 - cnt4_pre > 0x10000/2) digit4--;
 8000e56:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e66:	dd39      	ble.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x20c>
 8000e68:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8000e6a:	f993 3000 	ldrsb.w	r3, [r3]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	3b01      	subs	r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	b25a      	sxtb	r2, r3
 8000e76:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8000e78:	701a      	strb	r2, [r3, #0]
 8000e7a:	e041      	b.n	8000f00 <HAL_TIM_PeriodElapsedCallback+0x230>
 8000e7c:	20000212 	.word	0x20000212
 8000e80:	40020400 	.word	0x40020400
 8000e84:	200002cc 	.word	0x200002cc
 8000e88:	200002ce 	.word	0x200002ce
 8000e8c:	200002d0 	.word	0x200002d0
 8000e90:	200002d2 	.word	0x200002d2
 8000e94:	20046dfc 	.word	0x20046dfc
 8000e98:	20046ee0 	.word	0x20046ee0
 8000e9c:	40010000 	.word	0x40010000
 8000ea0:	20000214 	.word	0x20000214
 8000ea4:	40000400 	.word	0x40000400
 8000ea8:	20000216 	.word	0x20000216
 8000eac:	40010400 	.word	0x40010400
 8000eb0:	20000218 	.word	0x20000218
 8000eb4:	40000800 	.word	0x40000800
 8000eb8:	2000021a 	.word	0x2000021a
 8000ebc:	2000021c 	.word	0x2000021c
 8000ec0:	20000224 	.word	0x20000224
 8000ec4:	2000021e 	.word	0x2000021e
 8000ec8:	20000225 	.word	0x20000225
 8000ecc:	20000220 	.word	0x20000220
 8000ed0:	20000226 	.word	0x20000226
 8000ed4:	20000222 	.word	0x20000222
 8000ed8:	20000227 	.word	0x20000227
        else if(cnt4_pre - cnt4 > 0x10000/2) digit4++;
 8000edc:	4be0      	ldr	r3, [pc, #896]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4be0      	ldr	r3, [pc, #896]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000eec:	dd08      	ble.n	8000f00 <HAL_TIM_PeriodElapsedCallback+0x230>
 8000eee:	4bde      	ldr	r3, [pc, #888]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000ef0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	b25a      	sxtb	r2, r3
 8000efc:	4bda      	ldr	r3, [pc, #872]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000efe:	701a      	strb	r2, [r3, #0]
        theta1_res = (cnt1 - cnt_offset + digit1 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;// [rad]
 8000f00:	4bda      	ldr	r3, [pc, #872]	; (800126c <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8000f02:	881b      	ldrh	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	4bda      	ldr	r3, [pc, #872]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0c:	1ad2      	subs	r2, r2, r3
 8000f0e:	4bd9      	ldr	r3, [pc, #868]	; (8001274 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8000f10:	f993 3000 	ldrsb.w	r3, [r3]
 8000f14:	041b      	lsls	r3, r3, #16
 8000f16:	4413      	add	r3, r2
 8000f18:	ee07 3a90 	vmov	s15, r3
 8000f1c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000f20:	4bd5      	ldr	r3, [pc, #852]	; (8001278 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000f22:	edd3 7a00 	vldr	s15, [r3]
 8000f26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f2a:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000f2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f32:	ed9f 6bc7 	vldr	d6, [pc, #796]	; 8001250 <HAL_TIM_PeriodElapsedCallback+0x580>
 8000f36:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f3a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f3e:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000f42:	eddf 7ace 	vldr	s15, [pc, #824]	; 800127c <HAL_TIM_PeriodElapsedCallback+0x5ac>
 8000f46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f4a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000f4e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f52:	4bcb      	ldr	r3, [pc, #812]	; (8001280 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8000f54:	edc3 7a00 	vstr	s15, [r3]
        theta2_res = (cnt2 - cnt_offset + digit2 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8000f58:	4bca      	ldr	r3, [pc, #808]	; (8001284 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4bc4      	ldr	r3, [pc, #784]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000f60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f64:	1ad2      	subs	r2, r2, r3
 8000f66:	4bc8      	ldr	r3, [pc, #800]	; (8001288 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8000f68:	f993 3000 	ldrsb.w	r3, [r3]
 8000f6c:	041b      	lsls	r3, r3, #16
 8000f6e:	4413      	add	r3, r2
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000f78:	4bbf      	ldr	r3, [pc, #764]	; (8001278 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000f7a:	edd3 7a00 	vldr	s15, [r3]
 8000f7e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f82:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000f86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f8a:	ed9f 6bb1 	vldr	d6, [pc, #708]	; 8001250 <HAL_TIM_PeriodElapsedCallback+0x580>
 8000f8e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f92:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f96:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000f9a:	eddf 7ab8 	vldr	s15, [pc, #736]	; 800127c <HAL_TIM_PeriodElapsedCallback+0x5ac>
 8000f9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fa2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000fa6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000faa:	4bb8      	ldr	r3, [pc, #736]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8000fac:	edc3 7a00 	vstr	s15, [r3]
        theta3_res = (cnt3 - cnt_offset + digit3 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8000fb0:	4bb7      	ldr	r3, [pc, #732]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4bae      	ldr	r3, [pc, #696]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000fb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fbc:	1ad2      	subs	r2, r2, r3
 8000fbe:	4bb5      	ldr	r3, [pc, #724]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8000fc0:	f993 3000 	ldrsb.w	r3, [r3]
 8000fc4:	041b      	lsls	r3, r3, #16
 8000fc6:	4413      	add	r3, r2
 8000fc8:	ee07 3a90 	vmov	s15, r3
 8000fcc:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000fd0:	4ba9      	ldr	r3, [pc, #676]	; (8001278 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000fd2:	edd3 7a00 	vldr	s15, [r3]
 8000fd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fda:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000fde:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fe2:	ed9f 6b9b 	vldr	d6, [pc, #620]	; 8001250 <HAL_TIM_PeriodElapsedCallback+0x580>
 8000fe6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000fea:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000fee:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000ff2:	eddf 7aa2 	vldr	s15, [pc, #648]	; 800127c <HAL_TIM_PeriodElapsedCallback+0x5ac>
 8000ff6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ffa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000ffe:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001002:	4ba5      	ldr	r3, [pc, #660]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001004:	edc3 7a00 	vstr	s15, [r3]
        theta4_res = (cnt4 - cnt_offset + digit4 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8001008:	4b96      	ldr	r3, [pc, #600]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x594>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	4b98      	ldr	r3, [pc, #608]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8001010:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001014:	1ad2      	subs	r2, r2, r3
 8001016:	4b94      	ldr	r3, [pc, #592]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8001018:	f993 3000 	ldrsb.w	r3, [r3]
 800101c:	041b      	lsls	r3, r3, #16
 800101e:	4413      	add	r3, r2
 8001020:	ee07 3a90 	vmov	s15, r3
 8001024:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001028:	4b93      	ldr	r3, [pc, #588]	; (8001278 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800102a:	edd3 7a00 	vldr	s15, [r3]
 800102e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001032:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001036:	ee27 7b06 	vmul.f64	d7, d7, d6
 800103a:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8001250 <HAL_TIM_PeriodElapsedCallback+0x580>
 800103e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001042:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001046:	ee37 6b07 	vadd.f64	d6, d7, d7
 800104a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800127c <HAL_TIM_PeriodElapsedCallback+0x5ac>
 800104e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001052:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001056:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800105a:	4b90      	ldr	r3, [pc, #576]	; (800129c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800105c:	edc3 7a00 	vstr	s15, [r3]
        dtheta1_res_raw = ( theta1_res - theta1_res_pre )/dt;
 8001060:	4b87      	ldr	r3, [pc, #540]	; (8001280 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001062:	ed93 7a00 	vldr	s14, [r3]
 8001066:	4b8e      	ldr	r3, [pc, #568]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001070:	eddf 6a99 	vldr	s13, [pc, #612]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 8001074:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001078:	4b8a      	ldr	r3, [pc, #552]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800107a:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_res_raw = ( theta2_res - theta2_res_pre )/dt;
 800107e:	4b83      	ldr	r3, [pc, #524]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001080:	ed93 7a00 	vldr	s14, [r3]
 8001084:	4b88      	ldr	r3, [pc, #544]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800108e:	eddf 6a92 	vldr	s13, [pc, #584]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 8001092:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001096:	4b85      	ldr	r3, [pc, #532]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8001098:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_res_raw = ( theta3_res - theta3_res_pre )/dt;
 800109c:	4b7e      	ldr	r3, [pc, #504]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800109e:	ed93 7a00 	vldr	s14, [r3]
 80010a2:	4b83      	ldr	r3, [pc, #524]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80010a4:	edd3 7a00 	vldr	s15, [r3]
 80010a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010ac:	eddf 6a8a 	vldr	s13, [pc, #552]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80010b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b4:	4b7f      	ldr	r3, [pc, #508]	; (80012b4 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80010b6:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_res_raw = ( theta4_res - theta4_res_pre )/dt;
 80010ba:	4b78      	ldr	r3, [pc, #480]	; (800129c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80010bc:	ed93 7a00 	vldr	s14, [r3]
 80010c0:	4b7d      	ldr	r3, [pc, #500]	; (80012b8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 80010c2:	edd3 7a00 	vldr	s15, [r3]
 80010c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010ca:	eddf 6a83 	vldr	s13, [pc, #524]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80010ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d2:	4b7a      	ldr	r3, [pc, #488]	; (80012bc <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 80010d4:	edc3 7a00 	vstr	s15, [r3]
        dtheta1_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta1_res_pre + 2.0 * G_LPF * (theta1_res - theta1_res_pre) );
 80010d8:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80010dc:	eddf 7a7f 	vldr	s15, [pc, #508]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 80010e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010e8:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 80010ec:	ee37 7b06 	vadd.f64	d7, d7, d6
 80010f0:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80010f4:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80010f8:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80010fc:	eddf 7a77 	vldr	s15, [pc, #476]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 8001100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001104:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001108:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800110c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001110:	4b6b      	ldr	r3, [pc, #428]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8001112:	edd3 7a00 	vldr	s15, [r3]
 8001116:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800111a:	ee25 5b07 	vmul.f64	d5, d5, d7
 800111e:	4b58      	ldr	r3, [pc, #352]	; (8001280 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001120:	ed93 7a00 	vldr	s14, [r3]
 8001124:	4b5e      	ldr	r3, [pc, #376]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001126:	edd3 7a00 	vldr	s15, [r3]
 800112a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800112e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001132:	ed9f 4b49 	vldr	d4, [pc, #292]	; 8001258 <HAL_TIM_PeriodElapsedCallback+0x588>
 8001136:	ee27 7b04 	vmul.f64	d7, d7, d4
 800113a:	ee35 7b07 	vadd.f64	d7, d5, d7
 800113e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001142:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001146:	4b5f      	ldr	r3, [pc, #380]	; (80012c4 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8001148:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta2_res_pre + 2.0 * G_LPF * (theta2_res - theta2_res_pre) );
 800114c:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 8001150:	eddf 7a62 	vldr	s15, [pc, #392]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 8001154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001158:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800115c:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001160:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001164:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001168:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800116c:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 8001170:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 8001174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001178:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800117c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001180:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001184:	4b50      	ldr	r3, [pc, #320]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001186:	edd3 7a00 	vldr	s15, [r3]
 800118a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800118e:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001192:	4b3e      	ldr	r3, [pc, #248]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001194:	ed93 7a00 	vldr	s14, [r3]
 8001198:	4b43      	ldr	r3, [pc, #268]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 800119a:	edd3 7a00 	vldr	s15, [r3]
 800119e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011a6:	ed9f 4b2c 	vldr	d4, [pc, #176]	; 8001258 <HAL_TIM_PeriodElapsedCallback+0x588>
 80011aa:	ee27 7b04 	vmul.f64	d7, d7, d4
 80011ae:	ee35 7b07 	vadd.f64	d7, d5, d7
 80011b2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80011b6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011ba:	4b44      	ldr	r3, [pc, #272]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 80011bc:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta3_res_pre + 2.0 * G_LPF * (theta3_res - theta3_res_pre) );
 80011c0:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80011c4:	eddf 7a45 	vldr	s15, [pc, #276]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 80011c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011d0:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 80011d4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80011d8:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80011dc:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80011e0:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80011e4:	eddf 7a3d 	vldr	s15, [pc, #244]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 80011e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011f0:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80011f4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80011f8:	4b35      	ldr	r3, [pc, #212]	; (80012d0 <HAL_TIM_PeriodElapsedCallback+0x600>)
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001202:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001206:	4b24      	ldr	r3, [pc, #144]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001208:	ed93 7a00 	vldr	s14, [r3]
 800120c:	4b28      	ldr	r3, [pc, #160]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800120e:	edd3 7a00 	vldr	s15, [r3]
 8001212:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001216:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800121a:	ed9f 4b0f 	vldr	d4, [pc, #60]	; 8001258 <HAL_TIM_PeriodElapsedCallback+0x588>
 800121e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001222:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001226:	ee26 7b07 	vmul.f64	d7, d6, d7
 800122a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800122e:	4b29      	ldr	r3, [pc, #164]	; (80012d4 <HAL_TIM_PeriodElapsedCallback+0x604>)
 8001230:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta4_res_pre + 2.0 * G_LPF * (theta4_res - theta4_res_pre) );
 8001234:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 8001238:	eddf 7a28 	vldr	s15, [pc, #160]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 800123c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001240:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001244:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001248:	ee37 7b06 	vadd.f64	d7, d7, d6
 800124c:	e048      	b.n	80012e0 <HAL_TIM_PeriodElapsedCallback+0x610>
 800124e:	bf00      	nop
 8001250:	00000000 	.word	0x00000000
 8001254:	40500000 	.word	0x40500000
 8001258:	00000000 	.word	0x00000000
 800125c:	40590000 	.word	0x40590000
 8001260:	20000222 	.word	0x20000222
 8001264:	2000021a 	.word	0x2000021a
 8001268:	20000227 	.word	0x20000227
 800126c:	20000214 	.word	0x20000214
 8001270:	2000000a 	.word	0x2000000a
 8001274:	20000224 	.word	0x20000224
 8001278:	2000000c 	.word	0x2000000c
 800127c:	40490fdb 	.word	0x40490fdb
 8001280:	2000022c 	.word	0x2000022c
 8001284:	20000216 	.word	0x20000216
 8001288:	20000225 	.word	0x20000225
 800128c:	20000230 	.word	0x20000230
 8001290:	20000218 	.word	0x20000218
 8001294:	20000226 	.word	0x20000226
 8001298:	20000234 	.word	0x20000234
 800129c:	20000238 	.word	0x20000238
 80012a0:	2000023c 	.word	0x2000023c
 80012a4:	2000026c 	.word	0x2000026c
 80012a8:	20000240 	.word	0x20000240
 80012ac:	20000270 	.word	0x20000270
 80012b0:	20000244 	.word	0x20000244
 80012b4:	20000274 	.word	0x20000274
 80012b8:	20000248 	.word	0x20000248
 80012bc:	20000278 	.word	0x20000278
 80012c0:	2000025c 	.word	0x2000025c
 80012c4:	2000024c 	.word	0x2000024c
 80012c8:	20000260 	.word	0x20000260
 80012cc:	20000250 	.word	0x20000250
 80012d0:	20000264 	.word	0x20000264
 80012d4:	20000254 	.word	0x20000254
 80012d8:	3a83126f 	.word	0x3a83126f
 80012dc:	42480000 	.word	0x42480000
 80012e0:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80012e4:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80012e8:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 80012d8 <HAL_TIM_PeriodElapsedCallback+0x608>
 80012ec:	ed5f 7a05 	vldr	s15, [pc, #-20]	; 80012dc <HAL_TIM_PeriodElapsedCallback+0x60c>
 80012f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012f8:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80012fc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001300:	4b7b      	ldr	r3, [pc, #492]	; (80014f0 <HAL_TIM_PeriodElapsedCallback+0x820>)
 8001302:	edd3 7a00 	vldr	s15, [r3]
 8001306:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800130a:	ee25 5b07 	vmul.f64	d5, d5, d7
 800130e:	4b79      	ldr	r3, [pc, #484]	; (80014f4 <HAL_TIM_PeriodElapsedCallback+0x824>)
 8001310:	ed93 7a00 	vldr	s14, [r3]
 8001314:	4b78      	ldr	r3, [pc, #480]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x828>)
 8001316:	edd3 7a00 	vldr	s15, [r3]
 800131a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800131e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001322:	ed9f 4b6f 	vldr	d4, [pc, #444]	; 80014e0 <HAL_TIM_PeriodElapsedCallback+0x810>
 8001326:	ee27 7b04 	vmul.f64	d7, d7, d4
 800132a:	ee35 7b07 	vadd.f64	d7, d5, d7
 800132e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001332:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001336:	4b71      	ldr	r3, [pc, #452]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x82c>)
 8001338:	edc3 7a00 	vstr	s15, [r3]
        vx_res = (Rw / 4.0) * (dtheta1_res - dtheta2_res + dtheta3_res - dtheta4_res);// [m/sec]
 800133c:	4b70      	ldr	r3, [pc, #448]	; (8001500 <HAL_TIM_PeriodElapsedCallback+0x830>)
 800133e:	ed93 7a00 	vldr	s14, [r3]
 8001342:	4b70      	ldr	r3, [pc, #448]	; (8001504 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	ee37 7a67 	vsub.f32	s14, s14, s15
 800134c:	4b6e      	ldr	r3, [pc, #440]	; (8001508 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800134e:	edd3 7a00 	vldr	s15, [r3]
 8001352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001356:	4b69      	ldr	r3, [pc, #420]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x82c>)
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001360:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800150c <HAL_TIM_PeriodElapsedCallback+0x83c>
 8001364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001368:	4b69      	ldr	r3, [pc, #420]	; (8001510 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800136a:	edc3 7a00 	vstr	s15, [r3]
        vy_res = (Rw / 4.0) * (dtheta1_res + dtheta2_res + dtheta3_res + dtheta4_res);
 800136e:	4b64      	ldr	r3, [pc, #400]	; (8001500 <HAL_TIM_PeriodElapsedCallback+0x830>)
 8001370:	ed93 7a00 	vldr	s14, [r3]
 8001374:	4b63      	ldr	r3, [pc, #396]	; (8001504 <HAL_TIM_PeriodElapsedCallback+0x834>)
 8001376:	edd3 7a00 	vldr	s15, [r3]
 800137a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800137e:	4b62      	ldr	r3, [pc, #392]	; (8001508 <HAL_TIM_PeriodElapsedCallback+0x838>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001388:	4b5c      	ldr	r3, [pc, #368]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x82c>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001392:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800150c <HAL_TIM_PeriodElapsedCallback+0x83c>
 8001396:	ee67 7a87 	vmul.f32	s15, s15, s14
 800139a:	4b5e      	ldr	r3, [pc, #376]	; (8001514 <HAL_TIM_PeriodElapsedCallback+0x844>)
 800139c:	edc3 7a00 	vstr	s15, [r3]
        dphi_res = (Rw / 4.0) / (W + L) * ( - dtheta1_res - dtheta2_res + dtheta3_res + dtheta4_res);// [rad/sec]
 80013a0:	4b57      	ldr	r3, [pc, #348]	; (8001500 <HAL_TIM_PeriodElapsedCallback+0x830>)
 80013a2:	edd3 7a00 	vldr	s15, [r3]
 80013a6:	eeb1 7a67 	vneg.f32	s14, s15
 80013aa:	4b56      	ldr	r3, [pc, #344]	; (8001504 <HAL_TIM_PeriodElapsedCallback+0x834>)
 80013ac:	edd3 7a00 	vldr	s15, [r3]
 80013b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013b4:	4b54      	ldr	r3, [pc, #336]	; (8001508 <HAL_TIM_PeriodElapsedCallback+0x838>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013be:	4b4f      	ldr	r3, [pc, #316]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x82c>)
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013cc:	ed9f 6b46 	vldr	d6, [pc, #280]	; 80014e8 <HAL_TIM_PeriodElapsedCallback+0x818>
 80013d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80013d4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013d8:	4b4f      	ldr	r3, [pc, #316]	; (8001518 <HAL_TIM_PeriodElapsedCallback+0x848>)
 80013da:	edc3 7a00 	vstr	s15, [r3]
        x_res   += vx_res   * dt;// [m]
 80013de:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <HAL_TIM_PeriodElapsedCallback+0x840>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800151c <HAL_TIM_PeriodElapsedCallback+0x84c>
 80013e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013ec:	4b4c      	ldr	r3, [pc, #304]	; (8001520 <HAL_TIM_PeriodElapsedCallback+0x850>)
 80013ee:	edd3 7a00 	vldr	s15, [r3]
 80013f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f6:	4b4a      	ldr	r3, [pc, #296]	; (8001520 <HAL_TIM_PeriodElapsedCallback+0x850>)
 80013f8:	edc3 7a00 	vstr	s15, [r3]
        y_res   += vy_res   * dt;
 80013fc:	4b45      	ldr	r3, [pc, #276]	; (8001514 <HAL_TIM_PeriodElapsedCallback+0x844>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800151c <HAL_TIM_PeriodElapsedCallback+0x84c>
 8001406:	ee27 7a87 	vmul.f32	s14, s15, s14
 800140a:	4b46      	ldr	r3, [pc, #280]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x854>)
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001414:	4b43      	ldr	r3, [pc, #268]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x854>)
 8001416:	edc3 7a00 	vstr	s15, [r3]
        phi_res += dphi_res * dt;// [rad]
 800141a:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <HAL_TIM_PeriodElapsedCallback+0x848>)
 800141c:	edd3 7a00 	vldr	s15, [r3]
 8001420:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800151c <HAL_TIM_PeriodElapsedCallback+0x84c>
 8001424:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001428:	4b3f      	ldr	r3, [pc, #252]	; (8001528 <HAL_TIM_PeriodElapsedCallback+0x858>)
 800142a:	edd3 7a00 	vldr	s15, [r3]
 800142e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001432:	4b3d      	ldr	r3, [pc, #244]	; (8001528 <HAL_TIM_PeriodElapsedCallback+0x858>)
 8001434:	edc3 7a00 	vstr	s15, [r3]
        direc1 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1);
 8001438:	4b3c      	ldr	r3, [pc, #240]	; (800152c <HAL_TIM_PeriodElapsedCallback+0x85c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0310 	and.w	r3, r3, #16
 8001442:	2b10      	cmp	r3, #16
 8001444:	bf0c      	ite	eq
 8001446:	2301      	moveq	r3, #1
 8001448:	2300      	movne	r3, #0
 800144a:	b2db      	uxtb	r3, r3
 800144c:	b25a      	sxtb	r2, r3
 800144e:	4b38      	ldr	r3, [pc, #224]	; (8001530 <HAL_TIM_PeriodElapsedCallback+0x860>)
 8001450:	701a      	strb	r2, [r3, #0]
        direc2 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3);
 8001452:	4b38      	ldr	r3, [pc, #224]	; (8001534 <HAL_TIM_PeriodElapsedCallback+0x864>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0310 	and.w	r3, r3, #16
 800145c:	2b10      	cmp	r3, #16
 800145e:	bf0c      	ite	eq
 8001460:	2301      	moveq	r3, #1
 8001462:	2300      	movne	r3, #0
 8001464:	b2db      	uxtb	r3, r3
 8001466:	b25a      	sxtb	r2, r3
 8001468:	4b33      	ldr	r3, [pc, #204]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x868>)
 800146a:	701a      	strb	r2, [r3, #0]
        direc3 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim8);
 800146c:	4b33      	ldr	r3, [pc, #204]	; (800153c <HAL_TIM_PeriodElapsedCallback+0x86c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0310 	and.w	r3, r3, #16
 8001476:	2b10      	cmp	r3, #16
 8001478:	bf0c      	ite	eq
 800147a:	2301      	moveq	r3, #1
 800147c:	2300      	movne	r3, #0
 800147e:	b2db      	uxtb	r3, r3
 8001480:	b25a      	sxtb	r2, r3
 8001482:	4b2f      	ldr	r3, [pc, #188]	; (8001540 <HAL_TIM_PeriodElapsedCallback+0x870>)
 8001484:	701a      	strb	r2, [r3, #0]
        direc4 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4);
 8001486:	4b2f      	ldr	r3, [pc, #188]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x874>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0310 	and.w	r3, r3, #16
 8001490:	2b10      	cmp	r3, #16
 8001492:	bf0c      	ite	eq
 8001494:	2301      	moveq	r3, #1
 8001496:	2300      	movne	r3, #0
 8001498:	b2db      	uxtb	r3, r3
 800149a:	b25a      	sxtb	r2, r3
 800149c:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <HAL_TIM_PeriodElapsedCallback+0x878>)
 800149e:	701a      	strb	r2, [r3, #0]
        if(t < 5.0){
 80014a0:	4b2a      	ldr	r3, [pc, #168]	; (800154c <HAL_TIM_PeriodElapsedCallback+0x87c>)
 80014a2:	edd3 7a00 	vldr	s15, [r3]
 80014a6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80014aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	d503      	bpl.n	80014bc <HAL_TIM_PeriodElapsedCallback+0x7ec>
          vy_cmd = 0.3;// [m/sec]
 80014b4:	4b26      	ldr	r3, [pc, #152]	; (8001550 <HAL_TIM_PeriodElapsedCallback+0x880>)
 80014b6:	4a27      	ldr	r2, [pc, #156]	; (8001554 <HAL_TIM_PeriodElapsedCallback+0x884>)
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	e050      	b.n	800155e <HAL_TIM_PeriodElapsedCallback+0x88e>
        }else if(t < 10.0){
 80014bc:	4b23      	ldr	r3, [pc, #140]	; (800154c <HAL_TIM_PeriodElapsedCallback+0x87c>)
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	d543      	bpl.n	8001558 <HAL_TIM_PeriodElapsedCallback+0x888>
          vy_cmd = 0.5;
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <HAL_TIM_PeriodElapsedCallback+0x880>)
 80014d2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	e041      	b.n	800155e <HAL_TIM_PeriodElapsedCallback+0x88e>
 80014da:	bf00      	nop
 80014dc:	f3af 8000 	nop.w
 80014e0:	00000000 	.word	0x00000000
 80014e4:	40590000 	.word	0x40590000
 80014e8:	4c71c722 	.word	0x4c71c722
 80014ec:	3fa55555 	.word	0x3fa55555
 80014f0:	20000268 	.word	0x20000268
 80014f4:	20000238 	.word	0x20000238
 80014f8:	20000248 	.word	0x20000248
 80014fc:	20000258 	.word	0x20000258
 8001500:	2000024c 	.word	0x2000024c
 8001504:	20000250 	.word	0x20000250
 8001508:	20000254 	.word	0x20000254
 800150c:	3c4ccccd 	.word	0x3c4ccccd
 8001510:	200002e0 	.word	0x200002e0
 8001514:	200002e4 	.word	0x200002e4
 8001518:	200002e8 	.word	0x200002e8
 800151c:	3a83126f 	.word	0x3a83126f
 8001520:	200002ec 	.word	0x200002ec
 8001524:	200002f0 	.word	0x200002f0
 8001528:	20000010 	.word	0x20000010
 800152c:	20046ea0 	.word	0x20046ea0
 8001530:	20000228 	.word	0x20000228
 8001534:	20046e3c 	.word	0x20046e3c
 8001538:	20000229 	.word	0x20000229
 800153c:	200468a8 	.word	0x200468a8
 8001540:	2000022a 	.word	0x2000022a
 8001544:	200468e8 	.word	0x200468e8
 8001548:	2000022b 	.word	0x2000022b
 800154c:	2000020c 	.word	0x2000020c
 8001550:	200002d8 	.word	0x200002d8
 8001554:	3e99999a 	.word	0x3e99999a
          vy_cmd = 0.3;
 8001558:	4be5      	ldr	r3, [pc, #916]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0xc20>)
 800155a:	4ae6      	ldr	r2, [pc, #920]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0xc24>)
 800155c:	601a      	str	r2, [r3, #0]
        dtheta1_cmd =  20.0 * vx_cmd + 20.0 * vy_cmd - 6.0 * dphi_cmd;// [rad/sec]
 800155e:	4be6      	ldr	r3, [pc, #920]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0xc28>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001568:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 800156c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001570:	4bdf      	ldr	r3, [pc, #892]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0xc20>)
 8001572:	edd3 7a00 	vldr	s15, [r3]
 8001576:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800157a:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 800157e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001582:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001586:	4bdd      	ldr	r3, [pc, #884]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0xc2c>)
 8001588:	edd3 7a00 	vldr	s15, [r3]
 800158c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001590:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8001594:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001598:	ee36 7b47 	vsub.f64	d7, d6, d7
 800159c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015a0:	4bd7      	ldr	r3, [pc, #860]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0xc30>)
 80015a2:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_cmd = -20.0 * vx_cmd + 20.0 * vy_cmd - 6.0 * dphi_cmd;
 80015a6:	4bd4      	ldr	r3, [pc, #848]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0xc28>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015b0:	eebb 6b04 	vmov.f64	d6, #180	; 0xc1a00000 -20.0
 80015b4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015b8:	4bcd      	ldr	r3, [pc, #820]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0xc20>)
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015c2:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 80015c6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80015ca:	ee36 6b07 	vadd.f64	d6, d6, d7
 80015ce:	4bcb      	ldr	r3, [pc, #812]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0xc2c>)
 80015d0:	edd3 7a00 	vldr	s15, [r3]
 80015d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015d8:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 80015dc:	ee27 7b05 	vmul.f64	d7, d7, d5
 80015e0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80015e4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015e8:	4bc6      	ldr	r3, [pc, #792]	; (8001904 <HAL_TIM_PeriodElapsedCallback+0xc34>)
 80015ea:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_cmd =  20.0 * vx_cmd + 20.0 * vy_cmd + 6.0 * dphi_cmd;
 80015ee:	4bc2      	ldr	r3, [pc, #776]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0xc28>)
 80015f0:	edd3 7a00 	vldr	s15, [r3]
 80015f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015f8:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 80015fc:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001600:	4bbb      	ldr	r3, [pc, #748]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0xc20>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800160a:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 800160e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001612:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001616:	4bb9      	ldr	r3, [pc, #740]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0xc2c>)
 8001618:	edd3 7a00 	vldr	s15, [r3]
 800161c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001620:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8001624:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001628:	ee36 7b07 	vadd.f64	d7, d6, d7
 800162c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001630:	4bb5      	ldr	r3, [pc, #724]	; (8001908 <HAL_TIM_PeriodElapsedCallback+0xc38>)
 8001632:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_cmd = -20.0 * vx_cmd + 20.0 * vy_cmd + 6.0 * dphi_cmd;
 8001636:	4bb0      	ldr	r3, [pc, #704]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0xc28>)
 8001638:	edd3 7a00 	vldr	s15, [r3]
 800163c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001640:	eebb 6b04 	vmov.f64	d6, #180	; 0xc1a00000 -20.0
 8001644:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001648:	4ba9      	ldr	r3, [pc, #676]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0xc20>)
 800164a:	edd3 7a00 	vldr	s15, [r3]
 800164e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001652:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 8001656:	ee27 7b05 	vmul.f64	d7, d7, d5
 800165a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800165e:	4ba7      	ldr	r3, [pc, #668]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0xc2c>)
 8001660:	edd3 7a00 	vldr	s15, [r3]
 8001664:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001668:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 800166c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001670:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001674:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001678:	4ba4      	ldr	r3, [pc, #656]	; (800190c <HAL_TIM_PeriodElapsedCallback+0xc3c>)
 800167a:	edc3 7a00 	vstr	s15, [r3]
        ddtheta1_ref = Kp_av * (dtheta1_cmd - dtheta1_res);
 800167e:	4ba0      	ldr	r3, [pc, #640]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0xc30>)
 8001680:	ed93 7a00 	vldr	s14, [r3]
 8001684:	4ba2      	ldr	r3, [pc, #648]	; (8001910 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800168e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001692:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001696:	4b9f      	ldr	r3, [pc, #636]	; (8001914 <HAL_TIM_PeriodElapsedCallback+0xc44>)
 8001698:	edc3 7a00 	vstr	s15, [r3]
        ddtheta2_ref = Kp_av * (dtheta2_cmd - dtheta2_res);
 800169c:	4b99      	ldr	r3, [pc, #612]	; (8001904 <HAL_TIM_PeriodElapsedCallback+0xc34>)
 800169e:	ed93 7a00 	vldr	s14, [r3]
 80016a2:	4b9d      	ldr	r3, [pc, #628]	; (8001918 <HAL_TIM_PeriodElapsedCallback+0xc48>)
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ac:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80016b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016b4:	4b99      	ldr	r3, [pc, #612]	; (800191c <HAL_TIM_PeriodElapsedCallback+0xc4c>)
 80016b6:	edc3 7a00 	vstr	s15, [r3]
        ddtheta3_ref = Kp_av * (dtheta3_cmd - dtheta3_res);
 80016ba:	4b93      	ldr	r3, [pc, #588]	; (8001908 <HAL_TIM_PeriodElapsedCallback+0xc38>)
 80016bc:	ed93 7a00 	vldr	s14, [r3]
 80016c0:	4b97      	ldr	r3, [pc, #604]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0xc50>)
 80016c2:	edd3 7a00 	vldr	s15, [r3]
 80016c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ca:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80016ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016d2:	4b94      	ldr	r3, [pc, #592]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xc54>)
 80016d4:	edc3 7a00 	vstr	s15, [r3]
        ddtheta4_ref = Kp_av * (dtheta4_cmd - dtheta4_res);
 80016d8:	4b8c      	ldr	r3, [pc, #560]	; (800190c <HAL_TIM_PeriodElapsedCallback+0xc3c>)
 80016da:	ed93 7a00 	vldr	s14, [r3]
 80016de:	4b92      	ldr	r3, [pc, #584]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xc58>)
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80016ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016f0:	4b8e      	ldr	r3, [pc, #568]	; (800192c <HAL_TIM_PeriodElapsedCallback+0xc5c>)
 80016f2:	edc3 7a00 	vstr	s15, [r3]
        i1_ref = Gear * Gear * J1 * ddtheta1_ref / ( Gear * Ktn );
 80016f6:	4b87      	ldr	r3, [pc, #540]	; (8001914 <HAL_TIM_PeriodElapsedCallback+0xc44>)
 80016f8:	edd3 7a00 	vldr	s15, [r3]
 80016fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001700:	ed9f 6b77 	vldr	d6, [pc, #476]	; 80018e0 <HAL_TIM_PeriodElapsedCallback+0xc10>
 8001704:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001708:	ed9f 5b77 	vldr	d5, [pc, #476]	; 80018e8 <HAL_TIM_PeriodElapsedCallback+0xc18>
 800170c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001710:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001714:	4b86      	ldr	r3, [pc, #536]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 8001716:	edc3 7a00 	vstr	s15, [r3]
        i2_ref = Gear * Gear * J2 * ddtheta2_ref / ( Gear * Ktn );
 800171a:	4b80      	ldr	r3, [pc, #512]	; (800191c <HAL_TIM_PeriodElapsedCallback+0xc4c>)
 800171c:	edd3 7a00 	vldr	s15, [r3]
 8001720:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001724:	ed9f 6b6e 	vldr	d6, [pc, #440]	; 80018e0 <HAL_TIM_PeriodElapsedCallback+0xc10>
 8001728:	ee27 6b06 	vmul.f64	d6, d7, d6
 800172c:	ed9f 5b6e 	vldr	d5, [pc, #440]	; 80018e8 <HAL_TIM_PeriodElapsedCallback+0xc18>
 8001730:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001734:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001738:	4b7e      	ldr	r3, [pc, #504]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0xc64>)
 800173a:	edc3 7a00 	vstr	s15, [r3]
        i3_ref = Gear * Gear * J3 * ddtheta3_ref / ( Gear * Ktn );
 800173e:	4b79      	ldr	r3, [pc, #484]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xc54>)
 8001740:	edd3 7a00 	vldr	s15, [r3]
 8001744:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001748:	ed9f 6b65 	vldr	d6, [pc, #404]	; 80018e0 <HAL_TIM_PeriodElapsedCallback+0xc10>
 800174c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001750:	ed9f 5b65 	vldr	d5, [pc, #404]	; 80018e8 <HAL_TIM_PeriodElapsedCallback+0xc18>
 8001754:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001758:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800175c:	4b76      	ldr	r3, [pc, #472]	; (8001938 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 800175e:	edc3 7a00 	vstr	s15, [r3]
        i4_ref = Gear * Gear * J4 * ddtheta4_ref / ( Gear * Ktn );
 8001762:	4b72      	ldr	r3, [pc, #456]	; (800192c <HAL_TIM_PeriodElapsedCallback+0xc5c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800176c:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 80018e0 <HAL_TIM_PeriodElapsedCallback+0xc10>
 8001770:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001774:	ed9f 5b5c 	vldr	d5, [pc, #368]	; 80018e8 <HAL_TIM_PeriodElapsedCallback+0xc18>
 8001778:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800177c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001780:	4b6e      	ldr	r3, [pc, #440]	; (800193c <HAL_TIM_PeriodElapsedCallback+0xc6c>)
 8001782:	edc3 7a00 	vstr	s15, [r3]
        tau_dob1 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob1_pre + G_DOB * dt * Gear * Ktn * ia1_ref - G_DOB * M11 * ( dtheta1_res - dtheta1_res_pre ) );
 8001786:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8001940 <HAL_TIM_PeriodElapsedCallback+0xc70>
 800178a:	eddf 7a6e 	vldr	s15, [pc, #440]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 800178e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001792:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001796:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800179a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800179e:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80017a2:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80017a6:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001940 <HAL_TIM_PeriodElapsedCallback+0xc70>
 80017aa:	eddf 7a66 	vldr	s15, [pc, #408]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 80017ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017b2:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8001948 <HAL_TIM_PeriodElapsedCallback+0xc78>
 80017b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ba:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800194c <HAL_TIM_PeriodElapsedCallback+0xc7c>
 80017be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017c2:	4b63      	ldr	r3, [pc, #396]	; (8001950 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017cc:	4b61      	ldr	r3, [pc, #388]	; (8001954 <HAL_TIM_PeriodElapsedCallback+0xc84>)
 80017ce:	edd3 7a00 	vldr	s15, [r3]
 80017d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017d6:	eddf 5a60 	vldr	s11, [pc, #384]	; 8001958 <HAL_TIM_PeriodElapsedCallback+0xc88>
 80017da:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 80017de:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80017e2:	4b4b      	ldr	r3, [pc, #300]	; (8001910 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 80017e4:	ed93 5a00 	vldr	s10, [r3]
 80017e8:	4b5c      	ldr	r3, [pc, #368]	; (800195c <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80017ea:	edd3 7a00 	vldr	s15, [r3]
 80017ee:	ee75 7a67 	vsub.f32	s15, s10, s15
 80017f2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80017f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017fe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001802:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001806:	4b56      	ldr	r3, [pc, #344]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 8001808:	edc3 7a00 	vstr	s15, [r3]
        tau_dob2 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob2_pre + G_DOB * dt * Gear * Ktn * ia2_ref - G_DOB * M22 * ( dtheta2_res - dtheta2_res_pre ) );
 800180c:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001940 <HAL_TIM_PeriodElapsedCallback+0xc70>
 8001810:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 8001814:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001818:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800181c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001820:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001824:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001828:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800182c:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001940 <HAL_TIM_PeriodElapsedCallback+0xc70>
 8001830:	eddf 7a44 	vldr	s15, [pc, #272]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 8001834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001838:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001948 <HAL_TIM_PeriodElapsedCallback+0xc78>
 800183c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001840:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800194c <HAL_TIM_PeriodElapsedCallback+0xc7c>
 8001844:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001848:	4b46      	ldr	r3, [pc, #280]	; (8001964 <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001852:	4b45      	ldr	r3, [pc, #276]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee37 7a27 	vadd.f32	s14, s14, s15
 800185c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8001958 <HAL_TIM_PeriodElapsedCallback+0xc88>
 8001860:	eddf 7a38 	vldr	s15, [pc, #224]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 8001864:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001868:	4b2b      	ldr	r3, [pc, #172]	; (8001918 <HAL_TIM_PeriodElapsedCallback+0xc48>)
 800186a:	ed93 5a00 	vldr	s10, [r3]
 800186e:	4b3f      	ldr	r3, [pc, #252]	; (800196c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001870:	edd3 7a00 	vldr	s15, [r3]
 8001874:	ee75 7a67 	vsub.f32	s15, s10, s15
 8001878:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800187c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001880:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001884:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001888:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800188c:	4b38      	ldr	r3, [pc, #224]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 800188e:	edc3 7a00 	vstr	s15, [r3]
        tau_dob3 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob3_pre + G_DOB * dt * Gear * Ktn * ia3_ref - G_DOB * M33 * ( dtheta3_res - dtheta3_res_pre ) );
 8001892:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001940 <HAL_TIM_PeriodElapsedCallback+0xc70>
 8001896:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 800189a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018a2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80018a6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80018aa:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80018ae:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80018b2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001940 <HAL_TIM_PeriodElapsedCallback+0xc70>
 80018b6:	eddf 7a23 	vldr	s15, [pc, #140]	; 8001944 <HAL_TIM_PeriodElapsedCallback+0xc74>
 80018ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018be:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001948 <HAL_TIM_PeriodElapsedCallback+0xc78>
 80018c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018c6:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800194c <HAL_TIM_PeriodElapsedCallback+0xc7c>
 80018ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018ce:	4b29      	ldr	r3, [pc, #164]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0xca4>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018d8:	e04e      	b.n	8001978 <HAL_TIM_PeriodElapsedCallback+0xca8>
 80018da:	bf00      	nop
 80018dc:	f3af 8000 	nop.w
 80018e0:	41733ce4 	.word	0x41733ce4
 80018e4:	3f632043 	.word	0x3f632043
 80018e8:	80000000 	.word	0x80000000
 80018ec:	3feb7175 	.word	0x3feb7175
 80018f0:	200002d8 	.word	0x200002d8
 80018f4:	3e99999a 	.word	0x3e99999a
 80018f8:	200002d4 	.word	0x200002d4
 80018fc:	200002dc 	.word	0x200002dc
 8001900:	2000028c 	.word	0x2000028c
 8001904:	20000290 	.word	0x20000290
 8001908:	20000294 	.word	0x20000294
 800190c:	20000298 	.word	0x20000298
 8001910:	2000024c 	.word	0x2000024c
 8001914:	2000027c 	.word	0x2000027c
 8001918:	20000250 	.word	0x20000250
 800191c:	20000280 	.word	0x20000280
 8001920:	20000254 	.word	0x20000254
 8001924:	20000284 	.word	0x20000284
 8001928:	20000258 	.word	0x20000258
 800192c:	20000288 	.word	0x20000288
 8001930:	2000029c 	.word	0x2000029c
 8001934:	200002a0 	.word	0x200002a0
 8001938:	200002a4 	.word	0x200002a4
 800193c:	200002a8 	.word	0x200002a8
 8001940:	3a83126f 	.word	0x3a83126f
 8001944:	42480000 	.word	0x42480000
 8001948:	42800000 	.word	0x42800000
 800194c:	3c5b8bac 	.word	0x3c5b8bac
 8001950:	200002ac 	.word	0x200002ac
 8001954:	20000324 	.word	0x20000324
 8001958:	3b19021a 	.word	0x3b19021a
 800195c:	2000025c 	.word	0x2000025c
 8001960:	20000314 	.word	0x20000314
 8001964:	200002b0 	.word	0x200002b0
 8001968:	20000328 	.word	0x20000328
 800196c:	20000260 	.word	0x20000260
 8001970:	20000318 	.word	0x20000318
 8001974:	200002b4 	.word	0x200002b4
 8001978:	4bba      	ldr	r3, [pc, #744]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 800197a:	edd3 7a00 	vldr	s15, [r3]
 800197e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001982:	eddf 5ab9 	vldr	s11, [pc, #740]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001986:	eddf 7ab9 	vldr	s15, [pc, #740]	; 8001c6c <HAL_TIM_PeriodElapsedCallback+0xf9c>
 800198a:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800198e:	4bb8      	ldr	r3, [pc, #736]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xfa0>)
 8001990:	ed93 5a00 	vldr	s10, [r3]
 8001994:	4bb7      	ldr	r3, [pc, #732]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8001996:	edd3 7a00 	vldr	s15, [r3]
 800199a:	ee75 7a67 	vsub.f32	s15, s10, s15
 800199e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80019ae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80019b2:	4bb1      	ldr	r3, [pc, #708]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 80019b4:	edc3 7a00 	vstr	s15, [r3]
        tau_dob4 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob4_pre + G_DOB * dt * Gear * Ktn * ia4_ref - G_DOB * M44 * ( dtheta4_res - dtheta4_res_pre ) );
 80019b8:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8001c7c <HAL_TIM_PeriodElapsedCallback+0xfac>
 80019bc:	eddf 7aab 	vldr	s15, [pc, #684]	; 8001c6c <HAL_TIM_PeriodElapsedCallback+0xf9c>
 80019c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019c8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80019cc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80019d0:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80019d4:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80019d8:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8001c7c <HAL_TIM_PeriodElapsedCallback+0xfac>
 80019dc:	eddf 7aa3 	vldr	s15, [pc, #652]	; 8001c6c <HAL_TIM_PeriodElapsedCallback+0xf9c>
 80019e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e4:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8001c80 <HAL_TIM_PeriodElapsedCallback+0xfb0>
 80019e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ec:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8001c84 <HAL_TIM_PeriodElapsedCallback+0xfb4>
 80019f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019f4:	4ba4      	ldr	r3, [pc, #656]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0xfb8>)
 80019f6:	edd3 7a00 	vldr	s15, [r3]
 80019fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019fe:	4ba3      	ldr	r3, [pc, #652]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0xfbc>)
 8001a00:	edd3 7a00 	vldr	s15, [r3]
 8001a04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a08:	eddf 5a97 	vldr	s11, [pc, #604]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001a0c:	eddf 7a97 	vldr	s15, [pc, #604]	; 8001c6c <HAL_TIM_PeriodElapsedCallback+0xf9c>
 8001a10:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001a14:	4b9e      	ldr	r3, [pc, #632]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xfc0>)
 8001a16:	ed93 5a00 	vldr	s10, [r3]
 8001a1a:	4b9e      	ldr	r3, [pc, #632]	; (8001c94 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8001a1c:	edd3 7a00 	vldr	s15, [r3]
 8001a20:	ee75 7a67 	vsub.f32	s15, s10, s15
 8001a24:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a30:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001a34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001a38:	4b97      	ldr	r3, [pc, #604]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0xfc8>)
 8001a3a:	edc3 7a00 	vstr	s15, [r3]
          tau_dob1_pre = tau_dob1;
 8001a3e:	4b97      	ldr	r3, [pc, #604]	; (8001c9c <HAL_TIM_PeriodElapsedCallback+0xfcc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a97      	ldr	r2, [pc, #604]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xfd0>)
 8001a44:	6013      	str	r3, [r2, #0]
          tau_dob2_pre = tau_dob2;
 8001a46:	4b97      	ldr	r3, [pc, #604]	; (8001ca4 <HAL_TIM_PeriodElapsedCallback+0xfd4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a97      	ldr	r2, [pc, #604]	; (8001ca8 <HAL_TIM_PeriodElapsedCallback+0xfd8>)
 8001a4c:	6013      	str	r3, [r2, #0]
          tau_dob3_pre = tau_dob3;
 8001a4e:	4b8a      	ldr	r3, [pc, #552]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a84      	ldr	r2, [pc, #528]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8001a54:	6013      	str	r3, [r2, #0]
          tau_dob4_pre = tau_dob4;
 8001a56:	4b90      	ldr	r3, [pc, #576]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0xfc8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a8c      	ldr	r2, [pc, #560]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0xfbc>)
 8001a5c:	6013      	str	r3, [r2, #0]
          ia1_ref_pre = ia1_ref;
 8001a5e:	4b93      	ldr	r3, [pc, #588]	; (8001cac <HAL_TIM_PeriodElapsedCallback+0xfdc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a93      	ldr	r2, [pc, #588]	; (8001cb0 <HAL_TIM_PeriodElapsedCallback+0xfe0>)
 8001a64:	6013      	str	r3, [r2, #0]
          ia2_ref_pre = ia2_ref;
 8001a66:	4b93      	ldr	r3, [pc, #588]	; (8001cb4 <HAL_TIM_PeriodElapsedCallback+0xfe4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a93      	ldr	r2, [pc, #588]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0xfe8>)
 8001a6c:	6013      	str	r3, [r2, #0]
          ia3_ref_pre = ia3_ref;
 8001a6e:	4b93      	ldr	r3, [pc, #588]	; (8001cbc <HAL_TIM_PeriodElapsedCallback+0xfec>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a93      	ldr	r2, [pc, #588]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0xff0>)
 8001a74:	6013      	str	r3, [r2, #0]
          ia4_ref_pre = ia4_ref;
 8001a76:	4b84      	ldr	r3, [pc, #528]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0xfb8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a92      	ldr	r2, [pc, #584]	; (8001cc4 <HAL_TIM_PeriodElapsedCallback+0xff4>)
 8001a7c:	6013      	str	r3, [r2, #0]
        i1_comp = tau_dob1 / ( Gear*Ktn );
 8001a7e:	4b87      	ldr	r3, [pc, #540]	; (8001c9c <HAL_TIM_PeriodElapsedCallback+0xfcc>)
 8001a80:	ed93 7a00 	vldr	s14, [r3]
 8001a84:	eddf 6a90 	vldr	s13, [pc, #576]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0xff8>
 8001a88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a8c:	4b8f      	ldr	r3, [pc, #572]	; (8001ccc <HAL_TIM_PeriodElapsedCallback+0xffc>)
 8001a8e:	edc3 7a00 	vstr	s15, [r3]
        i2_comp = tau_dob2 / ( Gear*Ktn );
 8001a92:	4b84      	ldr	r3, [pc, #528]	; (8001ca4 <HAL_TIM_PeriodElapsedCallback+0xfd4>)
 8001a94:	ed93 7a00 	vldr	s14, [r3]
 8001a98:	eddf 6a8b 	vldr	s13, [pc, #556]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0xff8>
 8001a9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa0:	4b8b      	ldr	r3, [pc, #556]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x1000>)
 8001aa2:	edc3 7a00 	vstr	s15, [r3]
        i3_comp = tau_dob3 / ( Gear*Ktn );
 8001aa6:	4b74      	ldr	r3, [pc, #464]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 8001aa8:	ed93 7a00 	vldr	s14, [r3]
 8001aac:	eddf 6a86 	vldr	s13, [pc, #536]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0xff8>
 8001ab0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ab4:	4b87      	ldr	r3, [pc, #540]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x1004>)
 8001ab6:	edc3 7a00 	vstr	s15, [r3]
        i4_comp = tau_dob4 / ( Gear*Ktn );
 8001aba:	4b77      	ldr	r3, [pc, #476]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0xfc8>)
 8001abc:	ed93 7a00 	vldr	s14, [r3]
 8001ac0:	eddf 6a81 	vldr	s13, [pc, #516]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0xff8>
 8001ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac8:	4b83      	ldr	r3, [pc, #524]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x1008>)
 8001aca:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob1 = integral_tau_dfob1 - M11 * G_DFOB * dtheta1_res;// * Continuous
 8001ace:	4b83      	ldr	r3, [pc, #524]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001ad0:	ed93 7a00 	vldr	s14, [r3]
 8001ad4:	eddf 6a64 	vldr	s13, [pc, #400]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001ad8:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001adc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ae0:	4b7f      	ldr	r3, [pc, #508]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x1010>)
 8001ae2:	edd3 7a00 	vldr	s15, [r3]
 8001ae6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aee:	4b7d      	ldr	r3, [pc, #500]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x1014>)
 8001af0:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob2 = integral_tau_dfob2 - M22 * G_DFOB * dtheta2_res;// * Continuous
 8001af4:	4b7c      	ldr	r3, [pc, #496]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x1018>)
 8001af6:	ed93 7a00 	vldr	s14, [r3]
 8001afa:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001afe:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001b02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b06:	4b79      	ldr	r3, [pc, #484]	; (8001cec <HAL_TIM_PeriodElapsedCallback+0x101c>)
 8001b08:	edd3 7a00 	vldr	s15, [r3]
 8001b0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b14:	4b76      	ldr	r3, [pc, #472]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x1020>)
 8001b16:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob3 = integral_tau_dfob3 - M33 * G_DFOB * dtheta3_res;// * Continuous
 8001b1a:	4b76      	ldr	r3, [pc, #472]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x1024>)
 8001b1c:	ed93 7a00 	vldr	s14, [r3]
 8001b20:	eddf 6a51 	vldr	s13, [pc, #324]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001b24:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001b28:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b2c:	4b50      	ldr	r3, [pc, #320]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xfa0>)
 8001b2e:	edd3 7a00 	vldr	s15, [r3]
 8001b32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b3a:	4b6f      	ldr	r3, [pc, #444]	; (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x1028>)
 8001b3c:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob4 = integral_tau_dfob4 - M44 * G_DFOB * dtheta4_res;// * Continuous
 8001b40:	4b6e      	ldr	r3, [pc, #440]	; (8001cfc <HAL_TIM_PeriodElapsedCallback+0x102c>)
 8001b42:	ed93 7a00 	vldr	s14, [r3]
 8001b46:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001b4a:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001b4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b52:	4b4f      	ldr	r3, [pc, #316]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xfc0>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b60:	4b67      	ldr	r3, [pc, #412]	; (8001d00 <HAL_TIM_PeriodElapsedCallback+0x1030>)
 8001b62:	edc3 7a00 	vstr	s15, [r3]
        switch(direc1){
 8001b66:	4b67      	ldr	r3, [pc, #412]	; (8001d04 <HAL_TIM_PeriodElapsedCallback+0x1034>)
 8001b68:	f993 3000 	ldrsb.w	r3, [r3]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d002      	beq.n	8001b76 <HAL_TIM_PeriodElapsedCallback+0xea6>
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d037      	beq.n	8001be4 <HAL_TIM_PeriodElapsedCallback+0xf14>
 8001b74:	e06d      	b.n	8001c52 <HAL_TIM_PeriodElapsedCallback+0xf82>
            integral_tau_dfob1 = integral_tau_dfob1 + ( Gear * Ktn * ia1_ref + M11 * G_DFOB * dtheta1_res - F1_plus  - D1_plus  * dtheta1_res - integral_tau_dfob1) * G_DFOB * dt;
 8001b76:	4b4d      	ldr	r3, [pc, #308]	; (8001cac <HAL_TIM_PeriodElapsedCallback+0xfdc>)
 8001b78:	edd3 7a00 	vldr	s15, [r3]
 8001b7c:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0xff8>
 8001b80:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b84:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001b88:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001b8c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b90:	4b53      	ldr	r3, [pc, #332]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x1010>)
 8001b92:	edd3 7a00 	vldr	s15, [r3]
 8001b96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b9e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8001d08 <HAL_TIM_PeriodElapsedCallback+0x1038>
 8001ba2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001ba6:	eddf 6a59 	vldr	s13, [pc, #356]	; 8001d0c <HAL_TIM_PeriodElapsedCallback+0x103c>
 8001baa:	4b4d      	ldr	r3, [pc, #308]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x1010>)
 8001bac:	edd3 7a00 	vldr	s15, [r3]
 8001bb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bb8:	4b48      	ldr	r3, [pc, #288]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001bba:	edd3 7a00 	vldr	s15, [r3]
 8001bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bc2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001bc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bca:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001c7c <HAL_TIM_PeriodElapsedCallback+0xfac>
 8001bce:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bd2:	4b42      	ldr	r3, [pc, #264]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001bd4:	edd3 7a00 	vldr	s15, [r3]
 8001bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bdc:	4b3f      	ldr	r3, [pc, #252]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001bde:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001be2:	e036      	b.n	8001c52 <HAL_TIM_PeriodElapsedCallback+0xf82>
            integral_tau_dfob1 = integral_tau_dfob1 + ( Gear * Ktn * ia1_ref + M11 * G_DFOB * dtheta1_res - F1_minus  - D1_minus  * dtheta1_res - integral_tau_dfob1) * G_DFOB * dt;
 8001be4:	4b31      	ldr	r3, [pc, #196]	; (8001cac <HAL_TIM_PeriodElapsedCallback+0xfdc>)
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0xff8>
 8001bee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bf2:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001c68 <HAL_TIM_PeriodElapsedCallback+0xf98>
 8001bf6:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001bfa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bfe:	4b38      	ldr	r3, [pc, #224]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x1010>)
 8001c00:	edd3 7a00 	vldr	s15, [r3]
 8001c04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c0c:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001d10 <HAL_TIM_PeriodElapsedCallback+0x1040>
 8001c10:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001c14:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8001d14 <HAL_TIM_PeriodElapsedCallback+0x1044>
 8001c18:	4b31      	ldr	r3, [pc, #196]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x1010>)
 8001c1a:	edd3 7a00 	vldr	s15, [r3]
 8001c1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c26:	4b2d      	ldr	r3, [pc, #180]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001c28:	edd3 7a00 	vldr	s15, [r3]
 8001c2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c30:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c38:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001c7c <HAL_TIM_PeriodElapsedCallback+0xfac>
 8001c3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c40:	4b26      	ldr	r3, [pc, #152]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001c42:	edd3 7a00 	vldr	s15, [r3]
 8001c46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c4a:	4b24      	ldr	r3, [pc, #144]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x100c>)
 8001c4c:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001c50:	bf00      	nop
        switch(direc2){
 8001c52:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x1048>)
 8001c54:	f993 3000 	ldrsb.w	r3, [r3]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d05f      	beq.n	8001d1c <HAL_TIM_PeriodElapsedCallback+0x104c>
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	f000 8094 	beq.w	8001d8a <HAL_TIM_PeriodElapsedCallback+0x10ba>
 8001c62:	e0c9      	b.n	8001df8 <HAL_TIM_PeriodElapsedCallback+0x1128>
 8001c64:	2000032c 	.word	0x2000032c
 8001c68:	3b19021a 	.word	0x3b19021a
 8001c6c:	42480000 	.word	0x42480000
 8001c70:	20000254 	.word	0x20000254
 8001c74:	20000264 	.word	0x20000264
 8001c78:	2000031c 	.word	0x2000031c
 8001c7c:	3a83126f 	.word	0x3a83126f
 8001c80:	42800000 	.word	0x42800000
 8001c84:	3c5b8bac 	.word	0x3c5b8bac
 8001c88:	200002b8 	.word	0x200002b8
 8001c8c:	20000330 	.word	0x20000330
 8001c90:	20000258 	.word	0x20000258
 8001c94:	20000268 	.word	0x20000268
 8001c98:	20000320 	.word	0x20000320
 8001c9c:	20000314 	.word	0x20000314
 8001ca0:	20000324 	.word	0x20000324
 8001ca4:	20000318 	.word	0x20000318
 8001ca8:	20000328 	.word	0x20000328
 8001cac:	200002ac 	.word	0x200002ac
 8001cb0:	200002bc 	.word	0x200002bc
 8001cb4:	200002b0 	.word	0x200002b0
 8001cb8:	200002c0 	.word	0x200002c0
 8001cbc:	200002b4 	.word	0x200002b4
 8001cc0:	200002c4 	.word	0x200002c4
 8001cc4:	200002c8 	.word	0x200002c8
 8001cc8:	3f5b8bac 	.word	0x3f5b8bac
 8001ccc:	20000334 	.word	0x20000334
 8001cd0:	20000338 	.word	0x20000338
 8001cd4:	2000033c 	.word	0x2000033c
 8001cd8:	20000340 	.word	0x20000340
 8001cdc:	20000364 	.word	0x20000364
 8001ce0:	2000024c 	.word	0x2000024c
 8001ce4:	20000344 	.word	0x20000344
 8001ce8:	20000368 	.word	0x20000368
 8001cec:	20000250 	.word	0x20000250
 8001cf0:	20000348 	.word	0x20000348
 8001cf4:	2000036c 	.word	0x2000036c
 8001cf8:	2000034c 	.word	0x2000034c
 8001cfc:	20000370 	.word	0x20000370
 8001d00:	20000350 	.word	0x20000350
 8001d04:	20000228 	.word	0x20000228
 8001d08:	3c92f6e8 	.word	0x3c92f6e8
 8001d0c:	b7fba882 	.word	0xb7fba882
 8001d10:	bd378034 	.word	0xbd378034
 8001d14:	399d4952 	.word	0x399d4952
 8001d18:	20000229 	.word	0x20000229
            integral_tau_dfob2 = integral_tau_dfob2 + ( Gear * Ktn * ia2_ref + M22 * G_DFOB * dtheta2_res - F2_plus  - D2_plus  * dtheta2_res - integral_tau_dfob2) * G_DFOB * dt;
 8001d1c:	4b91      	ldr	r3, [pc, #580]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x1294>)
 8001d1e:	edd3 7a00 	vldr	s15, [r3]
 8001d22:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>
 8001d26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d2a:	eddf 6a90 	vldr	s13, [pc, #576]	; 8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>
 8001d2e:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001d32:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d36:	4b8e      	ldr	r3, [pc, #568]	; (8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 8001d38:	edd3 7a00 	vldr	s15, [r3]
 8001d3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d44:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8001f74 <HAL_TIM_PeriodElapsedCallback+0x12a4>
 8001d48:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d4c:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8001f78 <HAL_TIM_PeriodElapsedCallback+0x12a8>
 8001d50:	4b87      	ldr	r3, [pc, #540]	; (8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 8001d52:	edd3 7a00 	vldr	s15, [r3]
 8001d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d5e:	4b87      	ldr	r3, [pc, #540]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001d60:	edd3 7a00 	vldr	s15, [r3]
 8001d64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d68:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001d6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d70:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001f80 <HAL_TIM_PeriodElapsedCallback+0x12b0>
 8001d74:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d78:	4b80      	ldr	r3, [pc, #512]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001d7a:	edd3 7a00 	vldr	s15, [r3]
 8001d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d82:	4b7e      	ldr	r3, [pc, #504]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001d84:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001d88:	e036      	b.n	8001df8 <HAL_TIM_PeriodElapsedCallback+0x1128>
            integral_tau_dfob2 = integral_tau_dfob2 + ( Gear * Ktn * ia2_ref + M22 * G_DFOB * dtheta2_res - F2_minus  - D2_minus  * dtheta2_res - integral_tau_dfob2) * G_DFOB * dt;
 8001d8a:	4b76      	ldr	r3, [pc, #472]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x1294>)
 8001d8c:	edd3 7a00 	vldr	s15, [r3]
 8001d90:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>
 8001d94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d98:	eddf 6a74 	vldr	s13, [pc, #464]	; 8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>
 8001d9c:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001da0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001da4:	4b72      	ldr	r3, [pc, #456]	; (8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 8001da6:	edd3 7a00 	vldr	s15, [r3]
 8001daa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001db2:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001f84 <HAL_TIM_PeriodElapsedCallback+0x12b4>
 8001db6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001dba:	eddf 6a73 	vldr	s13, [pc, #460]	; 8001f88 <HAL_TIM_PeriodElapsedCallback+0x12b8>
 8001dbe:	4b6c      	ldr	r3, [pc, #432]	; (8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>)
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dcc:	4b6b      	ldr	r3, [pc, #428]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001dce:	edd3 7a00 	vldr	s15, [r3]
 8001dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dd6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001dda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dde:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8001f80 <HAL_TIM_PeriodElapsedCallback+0x12b0>
 8001de2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001de6:	4b65      	ldr	r3, [pc, #404]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001de8:	edd3 7a00 	vldr	s15, [r3]
 8001dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df0:	4b62      	ldr	r3, [pc, #392]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001df2:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001df6:	bf00      	nop
        switch(direc3){
 8001df8:	4b64      	ldr	r3, [pc, #400]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 8001dfa:	f993 3000 	ldrsb.w	r3, [r3]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d002      	beq.n	8001e08 <HAL_TIM_PeriodElapsedCallback+0x1138>
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d037      	beq.n	8001e76 <HAL_TIM_PeriodElapsedCallback+0x11a6>
 8001e06:	e06d      	b.n	8001ee4 <HAL_TIM_PeriodElapsedCallback+0x1214>
            integral_tau_dfob3 = integral_tau_dfob3 + ( Gear * Ktn * ia3_ref + M33 * G_DFOB * dtheta3_res - F3_plus  - D3_plus  * dtheta3_res - integral_tau_dfob3) * G_DFOB * dt;
 8001e08:	4b61      	ldr	r3, [pc, #388]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 8001e0a:	edd3 7a00 	vldr	s15, [r3]
 8001e0e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>
 8001e12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e16:	eddf 6a55 	vldr	s13, [pc, #340]	; 8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>
 8001e1a:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001e1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e22:	4b5c      	ldr	r3, [pc, #368]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 8001e24:	edd3 7a00 	vldr	s15, [r3]
 8001e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e30:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001f98 <HAL_TIM_PeriodElapsedCallback+0x12c8>
 8001e34:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001e38:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001f9c <HAL_TIM_PeriodElapsedCallback+0x12cc>
 8001e3c:	4b55      	ldr	r3, [pc, #340]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 8001e3e:	edd3 7a00 	vldr	s15, [r3]
 8001e42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e4a:	4b55      	ldr	r3, [pc, #340]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 8001e4c:	edd3 7a00 	vldr	s15, [r3]
 8001e50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e54:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e5c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8001f80 <HAL_TIM_PeriodElapsedCallback+0x12b0>
 8001e60:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e64:	4b4e      	ldr	r3, [pc, #312]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 8001e66:	edd3 7a00 	vldr	s15, [r3]
 8001e6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e6e:	4b4c      	ldr	r3, [pc, #304]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 8001e70:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001e74:	e036      	b.n	8001ee4 <HAL_TIM_PeriodElapsedCallback+0x1214>
            integral_tau_dfob3 = integral_tau_dfob3 + ( Gear * Ktn * ia3_ref + M33 * G_DFOB * dtheta3_res - F3_minus  - D3_minus  * dtheta3_res - integral_tau_dfob3) * G_DFOB * dt;
 8001e76:	4b46      	ldr	r3, [pc, #280]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 8001e78:	edd3 7a00 	vldr	s15, [r3]
 8001e7c:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>
 8001e80:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e84:	eddf 6a39 	vldr	s13, [pc, #228]	; 8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>
 8001e88:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001e8c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e90:	4b40      	ldr	r3, [pc, #256]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001fa4 <HAL_TIM_PeriodElapsedCallback+0x12d4>
 8001ea2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001ea6:	eddf 6a40 	vldr	s13, [pc, #256]	; 8001fa8 <HAL_TIM_PeriodElapsedCallback+0x12d8>
 8001eaa:	4b3a      	ldr	r3, [pc, #232]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 8001eac:	edd3 7a00 	vldr	s15, [r3]
 8001eb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001eb8:	4b39      	ldr	r3, [pc, #228]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eca:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001f80 <HAL_TIM_PeriodElapsedCallback+0x12b0>
 8001ece:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ed2:	4b33      	ldr	r3, [pc, #204]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 8001ed4:	edd3 7a00 	vldr	s15, [r3]
 8001ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001edc:	4b30      	ldr	r3, [pc, #192]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 8001ede:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001ee2:	bf00      	nop
        switch(direc4){
 8001ee4:	4b31      	ldr	r3, [pc, #196]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x12dc>)
 8001ee6:	f993 3000 	ldrsb.w	r3, [r3]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d002      	beq.n	8001ef4 <HAL_TIM_PeriodElapsedCallback+0x1224>
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d068      	beq.n	8001fc4 <HAL_TIM_PeriodElapsedCallback+0x12f4>
 8001ef2:	e09e      	b.n	8002032 <HAL_TIM_PeriodElapsedCallback+0x1362>
            integral_tau_dfob4 = integral_tau_dfob4 + ( Gear * Ktn * ia4_ref + M44 * G_DFOB * dtheta4_res - F4_plus  - D4_plus  * dtheta4_res - integral_tau_dfob4) * G_DFOB * dt;
 8001ef4:	4b2e      	ldr	r3, [pc, #184]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x12e0>)
 8001ef6:	edd3 7a00 	vldr	s15, [r3]
 8001efa:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>
 8001efe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f02:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>
 8001f06:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001f0a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f0e:	4b29      	ldr	r3, [pc, #164]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 8001f10:	edd3 7a00 	vldr	s15, [r3]
 8001f14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f1c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001fb8 <HAL_TIM_PeriodElapsedCallback+0x12e8>
 8001f20:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001f24:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001fbc <HAL_TIM_PeriodElapsedCallback+0x12ec>
 8001f28:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 8001f2a:	edd3 7a00 	vldr	s15, [r3]
 8001f2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f36:	4b22      	ldr	r3, [pc, #136]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x12f0>)
 8001f38:	edd3 7a00 	vldr	s15, [r3]
 8001f3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f40:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001f44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f48:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001f80 <HAL_TIM_PeriodElapsedCallback+0x12b0>
 8001f4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f50:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x12f0>)
 8001f52:	edd3 7a00 	vldr	s15, [r3]
 8001f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f5a:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x12f0>)
 8001f5c:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001f60:	e067      	b.n	8002032 <HAL_TIM_PeriodElapsedCallback+0x1362>
 8001f62:	bf00      	nop
 8001f64:	200002b0 	.word	0x200002b0
 8001f68:	3f5b8bac 	.word	0x3f5b8bac
 8001f6c:	3b19021a 	.word	0x3b19021a
 8001f70:	20000250 	.word	0x20000250
 8001f74:	3ce3bcd3 	.word	0x3ce3bcd3
 8001f78:	b951b717 	.word	0xb951b717
 8001f7c:	20000368 	.word	0x20000368
 8001f80:	3a83126f 	.word	0x3a83126f
 8001f84:	bd694467 	.word	0xbd694467
 8001f88:	37fba882 	.word	0x37fba882
 8001f8c:	2000022a 	.word	0x2000022a
 8001f90:	200002b4 	.word	0x200002b4
 8001f94:	20000254 	.word	0x20000254
 8001f98:	3d15e9e2 	.word	0x3d15e9e2
 8001f9c:	38d1b717 	.word	0x38d1b717
 8001fa0:	2000036c 	.word	0x2000036c
 8001fa4:	bd8e5604 	.word	0xbd8e5604
 8001fa8:	3ac49ba6 	.word	0x3ac49ba6
 8001fac:	2000022b 	.word	0x2000022b
 8001fb0:	200002b8 	.word	0x200002b8
 8001fb4:	20000258 	.word	0x20000258
 8001fb8:	3cd77319 	.word	0x3cd77319
 8001fbc:	3a902de0 	.word	0x3a902de0
 8001fc0:	20000370 	.word	0x20000370
            integral_tau_dfob4 = integral_tau_dfob4 + ( Gear * Ktn * ia4_ref + M44 * G_DFOB * dtheta4_res - F4_minus  - D4_minus  * dtheta4_res - integral_tau_dfob4) * G_DFOB * dt;
 8001fc4:	4bae      	ldr	r3, [pc, #696]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 8001fc6:	edd3 7a00 	vldr	s15, [r3]
 8001fca:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>
 8001fce:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd2:	eddf 6aad 	vldr	s13, [pc, #692]	; 8002288 <HAL_TIM_PeriodElapsedCallback+0x15b8>
 8001fd6:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001fda:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001fde:	4bab      	ldr	r3, [pc, #684]	; (800228c <HAL_TIM_PeriodElapsedCallback+0x15bc>)
 8001fe0:	edd3 7a00 	vldr	s15, [r3]
 8001fe4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fec:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8002290 <HAL_TIM_PeriodElapsedCallback+0x15c0>
 8001ff0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001ff4:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8002294 <HAL_TIM_PeriodElapsedCallback+0x15c4>
 8001ff8:	4ba4      	ldr	r3, [pc, #656]	; (800228c <HAL_TIM_PeriodElapsedCallback+0x15bc>)
 8001ffa:	edd3 7a00 	vldr	s15, [r3]
 8001ffe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002002:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002006:	4ba4      	ldr	r3, [pc, #656]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002010:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002014:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002018:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002294 <HAL_TIM_PeriodElapsedCallback+0x15c4>
 800201c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002020:	4b9d      	ldr	r3, [pc, #628]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 8002022:	edd3 7a00 	vldr	s15, [r3]
 8002026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800202a:	4b9b      	ldr	r3, [pc, #620]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 800202c:	edc3 7a00 	vstr	s15, [r3]
            break;
 8002030:	bf00      	nop
          tau_dfob1_pre = tau_dfob1;
 8002032:	4b9a      	ldr	r3, [pc, #616]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a9a      	ldr	r2, [pc, #616]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 8002038:	6013      	str	r3, [r2, #0]
          tau_dfob2_pre = tau_dfob2;
 800203a:	4b9a      	ldr	r3, [pc, #616]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a9a      	ldr	r2, [pc, #616]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x15d8>)
 8002040:	6013      	str	r3, [r2, #0]
          tau_dfob3_pre = tau_dfob3;
 8002042:	4b9a      	ldr	r3, [pc, #616]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a9a      	ldr	r2, [pc, #616]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 8002048:	6013      	str	r3, [r2, #0]
          tau_dfob4_pre = tau_dfob4;
 800204a:	4b9a      	ldr	r3, [pc, #616]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a9a      	ldr	r2, [pc, #616]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0x15e8>)
 8002050:	6013      	str	r3, [r2, #0]
        fd_hat1 = tau_dfob1 / Rw;// [N] Element of fd's wheel rotation direction
 8002052:	4b92      	ldr	r3, [pc, #584]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 8002054:	ed93 7a00 	vldr	s14, [r3]
 8002058:	eddf 6a98 	vldr	s13, [pc, #608]	; 80022bc <HAL_TIM_PeriodElapsedCallback+0x15ec>
 800205c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002060:	4b97      	ldr	r3, [pc, #604]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0x15f0>)
 8002062:	edc3 7a00 	vstr	s15, [r3]
        fd_hat2 = tau_dfob2 / Rw;
 8002066:	4b8f      	ldr	r3, [pc, #572]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8002068:	ed93 7a00 	vldr	s14, [r3]
 800206c:	eddf 6a93 	vldr	s13, [pc, #588]	; 80022bc <HAL_TIM_PeriodElapsedCallback+0x15ec>
 8002070:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002074:	4b93      	ldr	r3, [pc, #588]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0x15f4>)
 8002076:	edc3 7a00 	vstr	s15, [r3]
        fd_hat3 = tau_dfob3 / Rw;
 800207a:	4b8c      	ldr	r3, [pc, #560]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800207c:	ed93 7a00 	vldr	s14, [r3]
 8002080:	eddf 6a8e 	vldr	s13, [pc, #568]	; 80022bc <HAL_TIM_PeriodElapsedCallback+0x15ec>
 8002084:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002088:	4b8f      	ldr	r3, [pc, #572]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0x15f8>)
 800208a:	edc3 7a00 	vstr	s15, [r3]
        fd_hat4 = tau_dfob4 / Rw;
 800208e:	4b89      	ldr	r3, [pc, #548]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 8002090:	ed93 7a00 	vldr	s14, [r3]
 8002094:	eddf 6a89 	vldr	s13, [pc, #548]	; 80022bc <HAL_TIM_PeriodElapsedCallback+0x15ec>
 8002098:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800209c:	4b8b      	ldr	r3, [pc, #556]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0x15fc>)
 800209e:	edc3 7a00 	vstr	s15, [r3]
        fx_hat = 1.0 / Rw             * (   tau_dfob1 - tau_dfob2 + tau_dfob3 - tau_dfob4 );
 80020a2:	4b7e      	ldr	r3, [pc, #504]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 80020a4:	ed93 7a00 	vldr	s14, [r3]
 80020a8:	4b7e      	ldr	r3, [pc, #504]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 80020aa:	edd3 7a00 	vldr	s15, [r3]
 80020ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020b2:	4b7e      	ldr	r3, [pc, #504]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020bc:	4b7d      	ldr	r3, [pc, #500]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 80020be:	edd3 7a00 	vldr	s15, [r3]
 80020c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020ca:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8002270 <HAL_TIM_PeriodElapsedCallback+0x15a0>
 80020ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80020d2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020d6:	4b7e      	ldr	r3, [pc, #504]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0x1600>)
 80020d8:	edc3 7a00 	vstr	s15, [r3]
        fy_hat = 1.0 / Rw             * (   tau_dfob1 + tau_dfob2 + tau_dfob3 + tau_dfob4 );
 80020dc:	4b6f      	ldr	r3, [pc, #444]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 80020de:	ed93 7a00 	vldr	s14, [r3]
 80020e2:	4b70      	ldr	r3, [pc, #448]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 80020e4:	edd3 7a00 	vldr	s15, [r3]
 80020e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020ec:	4b6f      	ldr	r3, [pc, #444]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020f6:	4b6f      	ldr	r3, [pc, #444]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002100:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002104:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 8002270 <HAL_TIM_PeriodElapsedCallback+0x15a0>
 8002108:	ee27 7b06 	vmul.f64	d7, d7, d6
 800210c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002110:	4b70      	ldr	r3, [pc, #448]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1604>)
 8002112:	edc3 7a00 	vstr	s15, [r3]
        Mz_hat = 1.0 / Rw * ( L + W ) * ( - tau_dfob1 - tau_dfob2 + tau_dfob3 + tau_dfob4 );
 8002116:	4b61      	ldr	r3, [pc, #388]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 8002118:	edd3 7a00 	vldr	s15, [r3]
 800211c:	eeb1 7a67 	vneg.f32	s14, s15
 8002120:	4b60      	ldr	r3, [pc, #384]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8002122:	edd3 7a00 	vldr	s15, [r3]
 8002126:	ee37 7a67 	vsub.f32	s14, s14, s15
 800212a:	4b60      	ldr	r3, [pc, #384]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 800212c:	edd3 7a00 	vldr	s15, [r3]
 8002130:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002134:	4b5f      	ldr	r3, [pc, #380]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x15e4>)
 8002136:	edd3 7a00 	vldr	s15, [r3]
 800213a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800213e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002142:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8002278 <HAL_TIM_PeriodElapsedCallback+0x15a8>
 8002146:	ee27 7b06 	vmul.f64	d7, d7, d6
 800214a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800214e:	4b62      	ldr	r3, [pc, #392]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x1608>)
 8002150:	edc3 7a00 	vstr	s15, [r3]
        ia1_ref = i1_ref + i1_comp;
 8002154:	4b61      	ldr	r3, [pc, #388]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x160c>)
 8002156:	ed93 7a00 	vldr	s14, [r3]
 800215a:	4b61      	ldr	r3, [pc, #388]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x1610>)
 800215c:	edd3 7a00 	vldr	s15, [r3]
 8002160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002164:	4b5f      	ldr	r3, [pc, #380]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1614>)
 8002166:	edc3 7a00 	vstr	s15, [r3]
        ia2_ref = i2_ref + i2_comp;
 800216a:	4b5f      	ldr	r3, [pc, #380]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x1618>)
 800216c:	ed93 7a00 	vldr	s14, [r3]
 8002170:	4b5e      	ldr	r3, [pc, #376]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x161c>)
 8002172:	edd3 7a00 	vldr	s15, [r3]
 8002176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800217a:	4b5d      	ldr	r3, [pc, #372]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1620>)
 800217c:	edc3 7a00 	vstr	s15, [r3]
        ia3_ref = i3_ref + i3_comp;
 8002180:	4b5c      	ldr	r3, [pc, #368]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1624>)
 8002182:	ed93 7a00 	vldr	s14, [r3]
 8002186:	4b5c      	ldr	r3, [pc, #368]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1628>)
 8002188:	edd3 7a00 	vldr	s15, [r3]
 800218c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002190:	4b5a      	ldr	r3, [pc, #360]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x162c>)
 8002192:	edc3 7a00 	vstr	s15, [r3]
        ia4_ref = i4_ref + i4_comp;
 8002196:	4b5a      	ldr	r3, [pc, #360]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x1630>)
 8002198:	ed93 7a00 	vldr	s14, [r3]
 800219c:	4b59      	ldr	r3, [pc, #356]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x1634>)
 800219e:	edd3 7a00 	vldr	s15, [r3]
 80021a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021a6:	4b36      	ldr	r3, [pc, #216]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 80021a8:	edc3 7a00 	vstr	s15, [r3]
        if      (ia1_ref > i_max) ia1_ref =  i_max;
 80021ac:	4b4d      	ldr	r3, [pc, #308]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1614>)
 80021ae:	edd3 7a00 	vldr	s15, [r3]
 80021b2:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8002308 <HAL_TIM_PeriodElapsedCallback+0x1638>
 80021b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021be:	dd03      	ble.n	80021c8 <HAL_TIM_PeriodElapsedCallback+0x14f8>
 80021c0:	4b48      	ldr	r3, [pc, #288]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1614>)
 80021c2:	4a52      	ldr	r2, [pc, #328]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x163c>)
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	e00c      	b.n	80021e2 <HAL_TIM_PeriodElapsedCallback+0x1512>
        else if(ia1_ref < -i_max) ia1_ref = -i_max;
 80021c8:	4b46      	ldr	r3, [pc, #280]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1614>)
 80021ca:	edd3 7a00 	vldr	s15, [r3]
 80021ce:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002310 <HAL_TIM_PeriodElapsedCallback+0x1640>
 80021d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021da:	d502      	bpl.n	80021e2 <HAL_TIM_PeriodElapsedCallback+0x1512>
 80021dc:	4b41      	ldr	r3, [pc, #260]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1614>)
 80021de:	4a4d      	ldr	r2, [pc, #308]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x1644>)
 80021e0:	601a      	str	r2, [r3, #0]
        if      (ia2_ref > i_max) ia2_ref =  i_max;
 80021e2:	4b43      	ldr	r3, [pc, #268]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1620>)
 80021e4:	edd3 7a00 	vldr	s15, [r3]
 80021e8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002308 <HAL_TIM_PeriodElapsedCallback+0x1638>
 80021ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f4:	dd03      	ble.n	80021fe <HAL_TIM_PeriodElapsedCallback+0x152e>
 80021f6:	4b3e      	ldr	r3, [pc, #248]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1620>)
 80021f8:	4a44      	ldr	r2, [pc, #272]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x163c>)
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	e00c      	b.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x1548>
        else if(ia2_ref < -i_max) ia2_ref = -i_max;
 80021fe:	4b3c      	ldr	r3, [pc, #240]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1620>)
 8002200:	edd3 7a00 	vldr	s15, [r3]
 8002204:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8002310 <HAL_TIM_PeriodElapsedCallback+0x1640>
 8002208:	eef4 7ac7 	vcmpe.f32	s15, s14
 800220c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002210:	d502      	bpl.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x1548>
 8002212:	4b37      	ldr	r3, [pc, #220]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1620>)
 8002214:	4a3f      	ldr	r2, [pc, #252]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x1644>)
 8002216:	601a      	str	r2, [r3, #0]
        if      (ia3_ref > i_max) ia3_ref =  i_max;
 8002218:	4b38      	ldr	r3, [pc, #224]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x162c>)
 800221a:	edd3 7a00 	vldr	s15, [r3]
 800221e:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8002308 <HAL_TIM_PeriodElapsedCallback+0x1638>
 8002222:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222a:	dd03      	ble.n	8002234 <HAL_TIM_PeriodElapsedCallback+0x1564>
 800222c:	4b33      	ldr	r3, [pc, #204]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x162c>)
 800222e:	4a37      	ldr	r2, [pc, #220]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x163c>)
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	e00c      	b.n	800224e <HAL_TIM_PeriodElapsedCallback+0x157e>
        else if(ia3_ref < -i_max) ia3_ref = -i_max;
 8002234:	4b31      	ldr	r3, [pc, #196]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x162c>)
 8002236:	edd3 7a00 	vldr	s15, [r3]
 800223a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002310 <HAL_TIM_PeriodElapsedCallback+0x1640>
 800223e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002246:	d502      	bpl.n	800224e <HAL_TIM_PeriodElapsedCallback+0x157e>
 8002248:	4b2c      	ldr	r3, [pc, #176]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x162c>)
 800224a:	4a32      	ldr	r2, [pc, #200]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x1644>)
 800224c:	601a      	str	r2, [r3, #0]
        if      (ia4_ref > i_max) ia4_ref =  i_max;
 800224e:	4b0c      	ldr	r3, [pc, #48]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 8002250:	edd3 7a00 	vldr	s15, [r3]
 8002254:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002308 <HAL_TIM_PeriodElapsedCallback+0x1638>
 8002258:	eef4 7ac7 	vcmpe.f32	s15, s14
 800225c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002260:	dd5a      	ble.n	8002318 <HAL_TIM_PeriodElapsedCallback+0x1648>
 8002262:	4b07      	ldr	r3, [pc, #28]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 8002264:	4a29      	ldr	r2, [pc, #164]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x163c>)
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	e063      	b.n	8002332 <HAL_TIM_PeriodElapsedCallback+0x1662>
 800226a:	bf00      	nop
 800226c:	f3af 8000 	nop.w
 8002270:	fb000001 	.word	0xfb000001
 8002274:	4033ffff 	.word	0x4033ffff
 8002278:	09fffffd 	.word	0x09fffffd
 800227c:	40180000 	.word	0x40180000
 8002280:	200002b8 	.word	0x200002b8
 8002284:	3f5b8bac 	.word	0x3f5b8bac
 8002288:	3b19021a 	.word	0x3b19021a
 800228c:	20000258 	.word	0x20000258
 8002290:	bd8624dd 	.word	0xbd8624dd
 8002294:	3a83126f 	.word	0x3a83126f
 8002298:	20000370 	.word	0x20000370
 800229c:	20000344 	.word	0x20000344
 80022a0:	20000354 	.word	0x20000354
 80022a4:	20000348 	.word	0x20000348
 80022a8:	20000358 	.word	0x20000358
 80022ac:	2000034c 	.word	0x2000034c
 80022b0:	2000035c 	.word	0x2000035c
 80022b4:	20000350 	.word	0x20000350
 80022b8:	20000360 	.word	0x20000360
 80022bc:	3d4ccccd 	.word	0x3d4ccccd
 80022c0:	20000374 	.word	0x20000374
 80022c4:	20000378 	.word	0x20000378
 80022c8:	2000037c 	.word	0x2000037c
 80022cc:	20000380 	.word	0x20000380
 80022d0:	20000384 	.word	0x20000384
 80022d4:	20000388 	.word	0x20000388
 80022d8:	2000038c 	.word	0x2000038c
 80022dc:	2000029c 	.word	0x2000029c
 80022e0:	20000334 	.word	0x20000334
 80022e4:	200002ac 	.word	0x200002ac
 80022e8:	200002a0 	.word	0x200002a0
 80022ec:	20000338 	.word	0x20000338
 80022f0:	200002b0 	.word	0x200002b0
 80022f4:	200002a4 	.word	0x200002a4
 80022f8:	2000033c 	.word	0x2000033c
 80022fc:	200002b4 	.word	0x200002b4
 8002300:	200002a8 	.word	0x200002a8
 8002304:	20000340 	.word	0x20000340
 8002308:	3fb33333 	.word	0x3fb33333
 800230c:	3fb33333 	.word	0x3fb33333
 8002310:	bfb33333 	.word	0xbfb33333
 8002314:	bfb33333 	.word	0xbfb33333
        else if(ia4_ref < -i_max) ia4_ref = -i_max;
 8002318:	4b9d      	ldr	r3, [pc, #628]	; (8002590 <HAL_TIM_PeriodElapsedCallback+0x18c0>)
 800231a:	edd3 7a00 	vldr	s15, [r3]
 800231e:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8002594 <HAL_TIM_PeriodElapsedCallback+0x18c4>
 8002322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232a:	d502      	bpl.n	8002332 <HAL_TIM_PeriodElapsedCallback+0x1662>
 800232c:	4b98      	ldr	r3, [pc, #608]	; (8002590 <HAL_TIM_PeriodElapsedCallback+0x18c0>)
 800232e:	4a9a      	ldr	r2, [pc, #616]	; (8002598 <HAL_TIM_PeriodElapsedCallback+0x18c8>)
 8002330:	601a      	str	r2, [r3, #0]
        PWM1 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia1_ref + PWM_rsl * 0.5;
 8002332:	4b9a      	ldr	r3, [pc, #616]	; (800259c <HAL_TIM_PeriodElapsedCallback+0x18cc>)
 8002334:	edd3 7a00 	vldr	s15, [r3]
 8002338:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800233c:	ed9f 6b90 	vldr	d6, [pc, #576]	; 8002580 <HAL_TIM_PeriodElapsedCallback+0x18b0>
 8002340:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002344:	ed9f 6b90 	vldr	d6, [pc, #576]	; 8002588 <HAL_TIM_PeriodElapsedCallback+0x18b8>
 8002348:	ee37 7b06 	vadd.f64	d7, d7, d6
 800234c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002350:	ee17 3a90 	vmov	r3, s15
 8002354:	b29a      	uxth	r2, r3
 8002356:	4b92      	ldr	r3, [pc, #584]	; (80025a0 <HAL_TIM_PeriodElapsedCallback+0x18d0>)
 8002358:	801a      	strh	r2, [r3, #0]
        PWM2 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia2_ref + PWM_rsl * 0.5;
 800235a:	4b92      	ldr	r3, [pc, #584]	; (80025a4 <HAL_TIM_PeriodElapsedCallback+0x18d4>)
 800235c:	edd3 7a00 	vldr	s15, [r3]
 8002360:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002364:	ed9f 6b86 	vldr	d6, [pc, #536]	; 8002580 <HAL_TIM_PeriodElapsedCallback+0x18b0>
 8002368:	ee27 7b06 	vmul.f64	d7, d7, d6
 800236c:	ed9f 6b86 	vldr	d6, [pc, #536]	; 8002588 <HAL_TIM_PeriodElapsedCallback+0x18b8>
 8002370:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002374:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002378:	ee17 3a90 	vmov	r3, s15
 800237c:	b29a      	uxth	r2, r3
 800237e:	4b8a      	ldr	r3, [pc, #552]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x18d8>)
 8002380:	801a      	strh	r2, [r3, #0]
        PWM3 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia3_ref + PWM_rsl * 0.5;
 8002382:	4b8a      	ldr	r3, [pc, #552]	; (80025ac <HAL_TIM_PeriodElapsedCallback+0x18dc>)
 8002384:	edd3 7a00 	vldr	s15, [r3]
 8002388:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800238c:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8002580 <HAL_TIM_PeriodElapsedCallback+0x18b0>
 8002390:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002394:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8002588 <HAL_TIM_PeriodElapsedCallback+0x18b8>
 8002398:	ee37 7b06 	vadd.f64	d7, d7, d6
 800239c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80023a0:	ee17 3a90 	vmov	r3, s15
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	4b82      	ldr	r3, [pc, #520]	; (80025b0 <HAL_TIM_PeriodElapsedCallback+0x18e0>)
 80023a8:	801a      	strh	r2, [r3, #0]
        PWM4 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia4_ref + PWM_rsl * 0.5;
 80023aa:	4b79      	ldr	r3, [pc, #484]	; (8002590 <HAL_TIM_PeriodElapsedCallback+0x18c0>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023b4:	ed9f 6b72 	vldr	d6, [pc, #456]	; 8002580 <HAL_TIM_PeriodElapsedCallback+0x18b0>
 80023b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80023bc:	ed9f 6b72 	vldr	d6, [pc, #456]	; 8002588 <HAL_TIM_PeriodElapsedCallback+0x18b8>
 80023c0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80023c4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80023c8:	ee17 3a90 	vmov	r3, s15
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	4b79      	ldr	r3, [pc, #484]	; (80025b4 <HAL_TIM_PeriodElapsedCallback+0x18e4>)
 80023d0:	801a      	strh	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 80023d2:	4b73      	ldr	r3, [pc, #460]	; (80025a0 <HAL_TIM_PeriodElapsedCallback+0x18d0>)
 80023d4:	881a      	ldrh	r2, [r3, #0]
 80023d6:	4b78      	ldr	r3, [pc, #480]	; (80025b8 <HAL_TIM_PeriodElapsedCallback+0x18e8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 80023dc:	4b72      	ldr	r3, [pc, #456]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x18d8>)
 80023de:	881a      	ldrh	r2, [r3, #0]
 80023e0:	4b75      	ldr	r3, [pc, #468]	; (80025b8 <HAL_TIM_PeriodElapsedCallback+0x18e8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 80023e6:	4b72      	ldr	r3, [pc, #456]	; (80025b0 <HAL_TIM_PeriodElapsedCallback+0x18e0>)
 80023e8:	881a      	ldrh	r2, [r3, #0]
 80023ea:	4b74      	ldr	r3, [pc, #464]	; (80025bc <HAL_TIM_PeriodElapsedCallback+0x18ec>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 80023f0:	4b70      	ldr	r3, [pc, #448]	; (80025b4 <HAL_TIM_PeriodElapsedCallback+0x18e4>)
 80023f2:	881a      	ldrh	r2, [r3, #0]
 80023f4:	4b71      	ldr	r3, [pc, #452]	; (80025bc <HAL_TIM_PeriodElapsedCallback+0x18ec>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	639a      	str	r2, [r3, #56]	; 0x38
        theta1_res_pre = theta1_res;
 80023fa:	4b71      	ldr	r3, [pc, #452]	; (80025c0 <HAL_TIM_PeriodElapsedCallback+0x18f0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a71      	ldr	r2, [pc, #452]	; (80025c4 <HAL_TIM_PeriodElapsedCallback+0x18f4>)
 8002400:	6013      	str	r3, [r2, #0]
        theta2_res_pre = theta2_res;
 8002402:	4b71      	ldr	r3, [pc, #452]	; (80025c8 <HAL_TIM_PeriodElapsedCallback+0x18f8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a71      	ldr	r2, [pc, #452]	; (80025cc <HAL_TIM_PeriodElapsedCallback+0x18fc>)
 8002408:	6013      	str	r3, [r2, #0]
        theta3_res_pre = theta3_res;
 800240a:	4b71      	ldr	r3, [pc, #452]	; (80025d0 <HAL_TIM_PeriodElapsedCallback+0x1900>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a71      	ldr	r2, [pc, #452]	; (80025d4 <HAL_TIM_PeriodElapsedCallback+0x1904>)
 8002410:	6013      	str	r3, [r2, #0]
        theta4_res_pre = theta4_res;
 8002412:	4b71      	ldr	r3, [pc, #452]	; (80025d8 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a71      	ldr	r2, [pc, #452]	; (80025dc <HAL_TIM_PeriodElapsedCallback+0x190c>)
 8002418:	6013      	str	r3, [r2, #0]
        dtheta1_res_pre = dtheta1_res;
 800241a:	4b71      	ldr	r3, [pc, #452]	; (80025e0 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a71      	ldr	r2, [pc, #452]	; (80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>)
 8002420:	6013      	str	r3, [r2, #0]
        dtheta2_res_pre = dtheta2_res;
 8002422:	4b71      	ldr	r3, [pc, #452]	; (80025e8 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a71      	ldr	r2, [pc, #452]	; (80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>)
 8002428:	6013      	str	r3, [r2, #0]
        dtheta3_res_pre = dtheta3_res;
 800242a:	4b71      	ldr	r3, [pc, #452]	; (80025f0 <HAL_TIM_PeriodElapsedCallback+0x1920>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a71      	ldr	r2, [pc, #452]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8002430:	6013      	str	r3, [r2, #0]
        dtheta4_res_pre = dtheta4_res;
 8002432:	4b71      	ldr	r3, [pc, #452]	; (80025f8 <HAL_TIM_PeriodElapsedCallback+0x1928>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a71      	ldr	r2, [pc, #452]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x192c>)
 8002438:	6013      	str	r3, [r2, #0]
        cnt1_pre = cnt1;
 800243a:	4b71      	ldr	r3, [pc, #452]	; (8002600 <HAL_TIM_PeriodElapsedCallback+0x1930>)
 800243c:	881a      	ldrh	r2, [r3, #0]
 800243e:	4b71      	ldr	r3, [pc, #452]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x1934>)
 8002440:	801a      	strh	r2, [r3, #0]
        cnt2_pre = cnt2;
 8002442:	4b71      	ldr	r3, [pc, #452]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x1938>)
 8002444:	881a      	ldrh	r2, [r3, #0]
 8002446:	4b71      	ldr	r3, [pc, #452]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 8002448:	801a      	strh	r2, [r3, #0]
        cnt3_pre = cnt3;
 800244a:	4b71      	ldr	r3, [pc, #452]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x1940>)
 800244c:	881a      	ldrh	r2, [r3, #0]
 800244e:	4b71      	ldr	r3, [pc, #452]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x1944>)
 8002450:	801a      	strh	r2, [r3, #0]
        cnt4_pre = cnt4;
 8002452:	4b71      	ldr	r3, [pc, #452]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x1948>)
 8002454:	881a      	ldrh	r2, [r3, #0]
 8002456:	4b71      	ldr	r3, [pc, #452]	; (800261c <HAL_TIM_PeriodElapsedCallback+0x194c>)
 8002458:	801a      	strh	r2, [r3, #0]
        if(loop % 10 == 0 && i_save < N_SRAM){
 800245a:	4b71      	ldr	r3, [pc, #452]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0x1950>)
 800245c:	881a      	ldrh	r2, [r3, #0]
 800245e:	4b71      	ldr	r3, [pc, #452]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0x1954>)
 8002460:	fba3 1302 	umull	r1, r3, r3, r2
 8002464:	08d9      	lsrs	r1, r3, #3
 8002466:	460b      	mov	r3, r1
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	440b      	add	r3, r1
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	b29b      	uxth	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	f040 8241 	bne.w	80028fa <HAL_TIM_PeriodElapsedCallback+0x1c2a>
 8002478:	4b6b      	ldr	r3, [pc, #428]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f240 52db 	movw	r2, #1499	; 0x5db
 8002480:	4293      	cmp	r3, r2
 8002482:	f300 823a 	bgt.w	80028fa <HAL_TIM_PeriodElapsedCallback+0x1c2a>
          t_SRAM[i_save] = t;
 8002486:	4b68      	ldr	r3, [pc, #416]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a68      	ldr	r2, [pc, #416]	; (800262c <HAL_TIM_PeriodElapsedCallback+0x195c>)
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	4968      	ldr	r1, [pc, #416]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x1960>)
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	601a      	str	r2, [r3, #0]
          dtheta1_res_SRAM[i_save] = dtheta1_res;
 8002496:	4b64      	ldr	r3, [pc, #400]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a51      	ldr	r2, [pc, #324]	; (80025e0 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	4965      	ldr	r1, [pc, #404]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0x1964>)
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	440b      	add	r3, r1
 80024a4:	601a      	str	r2, [r3, #0]
          dtheta2_res_SRAM[i_save] = dtheta2_res;
 80024a6:	4b60      	ldr	r3, [pc, #384]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a4f      	ldr	r2, [pc, #316]	; (80025e8 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	4962      	ldr	r1, [pc, #392]	; (8002638 <HAL_TIM_PeriodElapsedCallback+0x1968>)
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	601a      	str	r2, [r3, #0]
          dtheta3_res_SRAM[i_save] = dtheta3_res;
 80024b6:	4b5c      	ldr	r3, [pc, #368]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a4d      	ldr	r2, [pc, #308]	; (80025f0 <HAL_TIM_PeriodElapsedCallback+0x1920>)
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	495f      	ldr	r1, [pc, #380]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x196c>)
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	440b      	add	r3, r1
 80024c4:	601a      	str	r2, [r3, #0]
          dtheta4_res_SRAM[i_save] = dtheta4_res;
 80024c6:	4b58      	ldr	r3, [pc, #352]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a4b      	ldr	r2, [pc, #300]	; (80025f8 <HAL_TIM_PeriodElapsedCallback+0x1928>)
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	495c      	ldr	r1, [pc, #368]	; (8002640 <HAL_TIM_PeriodElapsedCallback+0x1970>)
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	601a      	str	r2, [r3, #0]
          theta1_res_SRAM[i_save] = theta1_res;
 80024d6:	4b54      	ldr	r3, [pc, #336]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a39      	ldr	r2, [pc, #228]	; (80025c0 <HAL_TIM_PeriodElapsedCallback+0x18f0>)
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	4959      	ldr	r1, [pc, #356]	; (8002644 <HAL_TIM_PeriodElapsedCallback+0x1974>)
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	440b      	add	r3, r1
 80024e4:	601a      	str	r2, [r3, #0]
          theta2_res_SRAM[i_save] = theta2_res;
 80024e6:	4b50      	ldr	r3, [pc, #320]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a37      	ldr	r2, [pc, #220]	; (80025c8 <HAL_TIM_PeriodElapsedCallback+0x18f8>)
 80024ec:	6812      	ldr	r2, [r2, #0]
 80024ee:	4956      	ldr	r1, [pc, #344]	; (8002648 <HAL_TIM_PeriodElapsedCallback+0x1978>)
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	601a      	str	r2, [r3, #0]
          theta3_res_SRAM[i_save] = theta3_res;
 80024f6:	4b4c      	ldr	r3, [pc, #304]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a35      	ldr	r2, [pc, #212]	; (80025d0 <HAL_TIM_PeriodElapsedCallback+0x1900>)
 80024fc:	6812      	ldr	r2, [r2, #0]
 80024fe:	4953      	ldr	r1, [pc, #332]	; (800264c <HAL_TIM_PeriodElapsedCallback+0x197c>)
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	601a      	str	r2, [r3, #0]
          theta4_res_SRAM[i_save] = theta4_res;
 8002506:	4b48      	ldr	r3, [pc, #288]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a33      	ldr	r2, [pc, #204]	; (80025d8 <HAL_TIM_PeriodElapsedCallback+0x1908>)
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	4950      	ldr	r1, [pc, #320]	; (8002650 <HAL_TIM_PeriodElapsedCallback+0x1980>)
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	440b      	add	r3, r1
 8002514:	601a      	str	r2, [r3, #0]
          ddtheta1_ref_SRAM[i_save] = ddtheta1_ref;
 8002516:	4b44      	ldr	r3, [pc, #272]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a4e      	ldr	r2, [pc, #312]	; (8002654 <HAL_TIM_PeriodElapsedCallback+0x1984>)
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	494e      	ldr	r1, [pc, #312]	; (8002658 <HAL_TIM_PeriodElapsedCallback+0x1988>)
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	440b      	add	r3, r1
 8002524:	601a      	str	r2, [r3, #0]
          ddtheta2_ref_SRAM[i_save] = ddtheta2_ref;
 8002526:	4b40      	ldr	r3, [pc, #256]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a4c      	ldr	r2, [pc, #304]	; (800265c <HAL_TIM_PeriodElapsedCallback+0x198c>)
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	494c      	ldr	r1, [pc, #304]	; (8002660 <HAL_TIM_PeriodElapsedCallback+0x1990>)
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	601a      	str	r2, [r3, #0]
          ddtheta3_ref_SRAM[i_save] = ddtheta3_ref;
 8002536:	4b3c      	ldr	r3, [pc, #240]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a4a      	ldr	r2, [pc, #296]	; (8002664 <HAL_TIM_PeriodElapsedCallback+0x1994>)
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	494a      	ldr	r1, [pc, #296]	; (8002668 <HAL_TIM_PeriodElapsedCallback+0x1998>)
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	440b      	add	r3, r1
 8002544:	601a      	str	r2, [r3, #0]
          ddtheta4_ref_SRAM[i_save] = ddtheta4_ref;
 8002546:	4b38      	ldr	r3, [pc, #224]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a48      	ldr	r2, [pc, #288]	; (800266c <HAL_TIM_PeriodElapsedCallback+0x199c>)
 800254c:	6812      	ldr	r2, [r2, #0]
 800254e:	4948      	ldr	r1, [pc, #288]	; (8002670 <HAL_TIM_PeriodElapsedCallback+0x19a0>)
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	440b      	add	r3, r1
 8002554:	601a      	str	r2, [r3, #0]
          i1_ref_SRAM[i_save] = i1_ref;
 8002556:	4b34      	ldr	r3, [pc, #208]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a46      	ldr	r2, [pc, #280]	; (8002674 <HAL_TIM_PeriodElapsedCallback+0x19a4>)
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	4946      	ldr	r1, [pc, #280]	; (8002678 <HAL_TIM_PeriodElapsedCallback+0x19a8>)
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	440b      	add	r3, r1
 8002564:	601a      	str	r2, [r3, #0]
          i2_ref_SRAM[i_save] = i2_ref;
 8002566:	4b30      	ldr	r3, [pc, #192]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a44      	ldr	r2, [pc, #272]	; (800267c <HAL_TIM_PeriodElapsedCallback+0x19ac>)
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	4944      	ldr	r1, [pc, #272]	; (8002680 <HAL_TIM_PeriodElapsedCallback+0x19b0>)
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	440b      	add	r3, r1
 8002574:	601a      	str	r2, [r3, #0]
          i3_ref_SRAM[i_save] = i3_ref;
 8002576:	4b2c      	ldr	r3, [pc, #176]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a42      	ldr	r2, [pc, #264]	; (8002684 <HAL_TIM_PeriodElapsedCallback+0x19b4>)
 800257c:	6812      	ldr	r2, [r2, #0]
 800257e:	e083      	b.n	8002688 <HAL_TIM_PeriodElapsedCallback+0x19b8>
 8002580:	bbf58d11 	.word	0xbbf58d11
 8002584:	4091db6d 	.word	0x4091db6d
 8002588:	00000000 	.word	0x00000000
 800258c:	409f4000 	.word	0x409f4000
 8002590:	200002b8 	.word	0x200002b8
 8002594:	bfb33333 	.word	0xbfb33333
 8002598:	bfb33333 	.word	0xbfb33333
 800259c:	200002ac 	.word	0x200002ac
 80025a0:	200002cc 	.word	0x200002cc
 80025a4:	200002b0 	.word	0x200002b0
 80025a8:	200002ce 	.word	0x200002ce
 80025ac:	200002b4 	.word	0x200002b4
 80025b0:	200002d0 	.word	0x200002d0
 80025b4:	200002d2 	.word	0x200002d2
 80025b8:	20046dfc 	.word	0x20046dfc
 80025bc:	20046ee0 	.word	0x20046ee0
 80025c0:	2000022c 	.word	0x2000022c
 80025c4:	2000023c 	.word	0x2000023c
 80025c8:	20000230 	.word	0x20000230
 80025cc:	20000240 	.word	0x20000240
 80025d0:	20000234 	.word	0x20000234
 80025d4:	20000244 	.word	0x20000244
 80025d8:	20000238 	.word	0x20000238
 80025dc:	20000248 	.word	0x20000248
 80025e0:	2000024c 	.word	0x2000024c
 80025e4:	2000025c 	.word	0x2000025c
 80025e8:	20000250 	.word	0x20000250
 80025ec:	20000260 	.word	0x20000260
 80025f0:	20000254 	.word	0x20000254
 80025f4:	20000264 	.word	0x20000264
 80025f8:	20000258 	.word	0x20000258
 80025fc:	20000268 	.word	0x20000268
 8002600:	20000214 	.word	0x20000214
 8002604:	2000021c 	.word	0x2000021c
 8002608:	20000216 	.word	0x20000216
 800260c:	2000021e 	.word	0x2000021e
 8002610:	20000218 	.word	0x20000218
 8002614:	20000220 	.word	0x20000220
 8002618:	2000021a 	.word	0x2000021a
 800261c:	20000222 	.word	0x20000222
 8002620:	20000210 	.word	0x20000210
 8002624:	cccccccd 	.word	0xcccccccd
 8002628:	20000390 	.word	0x20000390
 800262c:	2000020c 	.word	0x2000020c
 8002630:	20000398 	.word	0x20000398
 8002634:	20001b08 	.word	0x20001b08
 8002638:	20003278 	.word	0x20003278
 800263c:	200049e8 	.word	0x200049e8
 8002640:	20006158 	.word	0x20006158
 8002644:	200078c8 	.word	0x200078c8
 8002648:	20009038 	.word	0x20009038
 800264c:	2000a7a8 	.word	0x2000a7a8
 8002650:	2000bf18 	.word	0x2000bf18
 8002654:	2000027c 	.word	0x2000027c
 8002658:	2000d688 	.word	0x2000d688
 800265c:	20000280 	.word	0x20000280
 8002660:	2000edf8 	.word	0x2000edf8
 8002664:	20000284 	.word	0x20000284
 8002668:	20010568 	.word	0x20010568
 800266c:	20000288 	.word	0x20000288
 8002670:	20011cd8 	.word	0x20011cd8
 8002674:	2000029c 	.word	0x2000029c
 8002678:	20013448 	.word	0x20013448
 800267c:	200002a0 	.word	0x200002a0
 8002680:	20014bb8 	.word	0x20014bb8
 8002684:	200002a4 	.word	0x200002a4
 8002688:	499e      	ldr	r1, [pc, #632]	; (8002904 <HAL_TIM_PeriodElapsedCallback+0x1c34>)
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	601a      	str	r2, [r3, #0]
          i4_ref_SRAM[i_save] = i4_ref;
 8002690:	4b9d      	ldr	r3, [pc, #628]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a9d      	ldr	r2, [pc, #628]	; (800290c <HAL_TIM_PeriodElapsedCallback+0x1c3c>)
 8002696:	6812      	ldr	r2, [r2, #0]
 8002698:	499d      	ldr	r1, [pc, #628]	; (8002910 <HAL_TIM_PeriodElapsedCallback+0x1c40>)
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	601a      	str	r2, [r3, #0]
          ia1_ref_SRAM[i_save] = ia1_ref;
 80026a0:	4b99      	ldr	r3, [pc, #612]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a9b      	ldr	r2, [pc, #620]	; (8002914 <HAL_TIM_PeriodElapsedCallback+0x1c44>)
 80026a6:	6812      	ldr	r2, [r2, #0]
 80026a8:	499b      	ldr	r1, [pc, #620]	; (8002918 <HAL_TIM_PeriodElapsedCallback+0x1c48>)
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	601a      	str	r2, [r3, #0]
          ia2_ref_SRAM[i_save] = ia2_ref;
 80026b0:	4b95      	ldr	r3, [pc, #596]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a99      	ldr	r2, [pc, #612]	; (800291c <HAL_TIM_PeriodElapsedCallback+0x1c4c>)
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	4999      	ldr	r1, [pc, #612]	; (8002920 <HAL_TIM_PeriodElapsedCallback+0x1c50>)
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	601a      	str	r2, [r3, #0]
          ia3_ref_SRAM[i_save] = ia3_ref;
 80026c0:	4b91      	ldr	r3, [pc, #580]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a97      	ldr	r2, [pc, #604]	; (8002924 <HAL_TIM_PeriodElapsedCallback+0x1c54>)
 80026c6:	6812      	ldr	r2, [r2, #0]
 80026c8:	4997      	ldr	r1, [pc, #604]	; (8002928 <HAL_TIM_PeriodElapsedCallback+0x1c58>)
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	601a      	str	r2, [r3, #0]
          ia4_ref_SRAM[i_save] = ia4_ref;
 80026d0:	4b8d      	ldr	r3, [pc, #564]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a95      	ldr	r2, [pc, #596]	; (800292c <HAL_TIM_PeriodElapsedCallback+0x1c5c>)
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	4995      	ldr	r1, [pc, #596]	; (8002930 <HAL_TIM_PeriodElapsedCallback+0x1c60>)
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	440b      	add	r3, r1
 80026de:	601a      	str	r2, [r3, #0]
          PWM1_SRAM[i_save] = PWM1;
 80026e0:	4b89      	ldr	r3, [pc, #548]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a93      	ldr	r2, [pc, #588]	; (8002934 <HAL_TIM_PeriodElapsedCallback+0x1c64>)
 80026e6:	8811      	ldrh	r1, [r2, #0]
 80026e8:	4a93      	ldr	r2, [pc, #588]	; (8002938 <HAL_TIM_PeriodElapsedCallback+0x1c68>)
 80026ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM2_SRAM[i_save] = PWM2;
 80026ee:	4b86      	ldr	r3, [pc, #536]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a92      	ldr	r2, [pc, #584]	; (800293c <HAL_TIM_PeriodElapsedCallback+0x1c6c>)
 80026f4:	8811      	ldrh	r1, [r2, #0]
 80026f6:	4a92      	ldr	r2, [pc, #584]	; (8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>)
 80026f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM3_SRAM[i_save] = PWM3;
 80026fc:	4b82      	ldr	r3, [pc, #520]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a90      	ldr	r2, [pc, #576]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0x1c74>)
 8002702:	8811      	ldrh	r1, [r2, #0]
 8002704:	4a90      	ldr	r2, [pc, #576]	; (8002948 <HAL_TIM_PeriodElapsedCallback+0x1c78>)
 8002706:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM4_SRAM[i_save] = PWM4;
 800270a:	4b7f      	ldr	r3, [pc, #508]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a8f      	ldr	r2, [pc, #572]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002710:	8811      	ldrh	r1, [r2, #0]
 8002712:	4a8f      	ldr	r2, [pc, #572]	; (8002950 <HAL_TIM_PeriodElapsedCallback+0x1c80>)
 8002714:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          fd1_ref_SRAM[i_save] = fd1_ref;
 8002718:	4b7b      	ldr	r3, [pc, #492]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a8d      	ldr	r2, [pc, #564]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x1c84>)
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	498d      	ldr	r1, [pc, #564]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x1c88>)
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	601a      	str	r2, [r3, #0]
          fd2_ref_SRAM[i_save] = fd2_ref;
 8002728:	4b77      	ldr	r3, [pc, #476]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a8b      	ldr	r2, [pc, #556]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x1c8c>)
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	498b      	ldr	r1, [pc, #556]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x1c90>)
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	601a      	str	r2, [r3, #0]
          fd3_ref_SRAM[i_save] = fd3_ref;
 8002738:	4b73      	ldr	r3, [pc, #460]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a89      	ldr	r2, [pc, #548]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	4989      	ldr	r1, [pc, #548]	; (8002968 <HAL_TIM_PeriodElapsedCallback+0x1c98>)
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	601a      	str	r2, [r3, #0]
          fd4_ref_SRAM[i_save] = fd4_ref;
 8002748:	4b6f      	ldr	r3, [pc, #444]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a87      	ldr	r2, [pc, #540]	; (800296c <HAL_TIM_PeriodElapsedCallback+0x1c9c>)
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	4987      	ldr	r1, [pc, #540]	; (8002970 <HAL_TIM_PeriodElapsedCallback+0x1ca0>)
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	601a      	str	r2, [r3, #0]
          Ki_df_integral1_SRAM[i_save] = Ki_df_integral1;
 8002758:	4b6b      	ldr	r3, [pc, #428]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a85      	ldr	r2, [pc, #532]	; (8002974 <HAL_TIM_PeriodElapsedCallback+0x1ca4>)
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	4985      	ldr	r1, [pc, #532]	; (8002978 <HAL_TIM_PeriodElapsedCallback+0x1ca8>)
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	601a      	str	r2, [r3, #0]
          Ki_df_integral2_SRAM[i_save] = Ki_df_integral2;
 8002768:	4b67      	ldr	r3, [pc, #412]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a83      	ldr	r2, [pc, #524]	; (800297c <HAL_TIM_PeriodElapsedCallback+0x1cac>)
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	4983      	ldr	r1, [pc, #524]	; (8002980 <HAL_TIM_PeriodElapsedCallback+0x1cb0>)
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	601a      	str	r2, [r3, #0]
          Ki_df_integral3_SRAM[i_save] = Ki_df_integral3;
 8002778:	4b63      	ldr	r3, [pc, #396]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a81      	ldr	r2, [pc, #516]	; (8002984 <HAL_TIM_PeriodElapsedCallback+0x1cb4>)
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	4981      	ldr	r1, [pc, #516]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x1cb8>)
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	601a      	str	r2, [r3, #0]
          Ki_df_integral4_SRAM[i_save] = Ki_df_integral4;
 8002788:	4b5f      	ldr	r3, [pc, #380]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a7f      	ldr	r2, [pc, #508]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x1cbc>)
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	497f      	ldr	r1, [pc, #508]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x1cc0>)
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	440b      	add	r3, r1
 8002796:	601a      	str	r2, [r3, #0]
          tau_dob1_SRAM[i_save] = tau_dob1;
 8002798:	4b5b      	ldr	r3, [pc, #364]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a7d      	ldr	r2, [pc, #500]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x1cc4>)
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	497d      	ldr	r1, [pc, #500]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x1cc8>)
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	440b      	add	r3, r1
 80027a6:	601a      	str	r2, [r3, #0]
          tau_dob2_SRAM[i_save] = tau_dob2;
 80027a8:	4b57      	ldr	r3, [pc, #348]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a7b      	ldr	r2, [pc, #492]	; (800299c <HAL_TIM_PeriodElapsedCallback+0x1ccc>)
 80027ae:	6812      	ldr	r2, [r2, #0]
 80027b0:	497b      	ldr	r1, [pc, #492]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x1cd0>)
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	601a      	str	r2, [r3, #0]
          tau_dob3_SRAM[i_save] = tau_dob3;
 80027b8:	4b53      	ldr	r3, [pc, #332]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a79      	ldr	r2, [pc, #484]	; (80029a4 <HAL_TIM_PeriodElapsedCallback+0x1cd4>)
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	4979      	ldr	r1, [pc, #484]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0x1cd8>)
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	601a      	str	r2, [r3, #0]
          tau_dob4_SRAM[i_save] = tau_dob4;
 80027c8:	4b4f      	ldr	r3, [pc, #316]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a77      	ldr	r2, [pc, #476]	; (80029ac <HAL_TIM_PeriodElapsedCallback+0x1cdc>)
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	4977      	ldr	r1, [pc, #476]	; (80029b0 <HAL_TIM_PeriodElapsedCallback+0x1ce0>)
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	601a      	str	r2, [r3, #0]
          tau_dfob1_SRAM[i_save] = tau_dfob1;
 80027d8:	4b4b      	ldr	r3, [pc, #300]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a75      	ldr	r2, [pc, #468]	; (80029b4 <HAL_TIM_PeriodElapsedCallback+0x1ce4>)
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	4975      	ldr	r1, [pc, #468]	; (80029b8 <HAL_TIM_PeriodElapsedCallback+0x1ce8>)
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	601a      	str	r2, [r3, #0]
          tau_dfob2_SRAM[i_save] = tau_dfob2;
 80027e8:	4b47      	ldr	r3, [pc, #284]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a73      	ldr	r2, [pc, #460]	; (80029bc <HAL_TIM_PeriodElapsedCallback+0x1cec>)
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	4973      	ldr	r1, [pc, #460]	; (80029c0 <HAL_TIM_PeriodElapsedCallback+0x1cf0>)
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	440b      	add	r3, r1
 80027f6:	601a      	str	r2, [r3, #0]
          tau_dfob3_SRAM[i_save] = tau_dfob3;
 80027f8:	4b43      	ldr	r3, [pc, #268]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a71      	ldr	r2, [pc, #452]	; (80029c4 <HAL_TIM_PeriodElapsedCallback+0x1cf4>)
 80027fe:	6812      	ldr	r2, [r2, #0]
 8002800:	4971      	ldr	r1, [pc, #452]	; (80029c8 <HAL_TIM_PeriodElapsedCallback+0x1cf8>)
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	601a      	str	r2, [r3, #0]
          tau_dfob4_SRAM[i_save] = tau_dfob4;
 8002808:	4b3f      	ldr	r3, [pc, #252]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a6f      	ldr	r2, [pc, #444]	; (80029cc <HAL_TIM_PeriodElapsedCallback+0x1cfc>)
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	496f      	ldr	r1, [pc, #444]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0x1d00>)
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	601a      	str	r2, [r3, #0]
          yaw_SRAM[i_save] = Euler.x;
 8002818:	4b6e      	ldr	r3, [pc, #440]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0x1d04>)
 800281a:	ed93 7b02 	vldr	d7, [r3, #8]
 800281e:	4b3a      	ldr	r3, [pc, #232]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002826:	4a6c      	ldr	r2, [pc, #432]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0x1d08>)
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	edc3 7a00 	vstr	s15, [r3]
          roll_SRAM[i_save] = Euler.y;
 8002830:	4b68      	ldr	r3, [pc, #416]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0x1d04>)
 8002832:	ed93 7b04 	vldr	d7, [r3, #16]
 8002836:	4b34      	ldr	r3, [pc, #208]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800283e:	4a67      	ldr	r2, [pc, #412]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0x1d0c>)
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	edc3 7a00 	vstr	s15, [r3]
          pitch_SRAM[i_save] = Euler.z;
 8002848:	4b62      	ldr	r3, [pc, #392]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0x1d04>)
 800284a:	ed93 7b06 	vldr	d7, [r3, #24]
 800284e:	4b2e      	ldr	r3, [pc, #184]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002856:	4a62      	ldr	r2, [pc, #392]	; (80029e0 <HAL_TIM_PeriodElapsedCallback+0x1d10>)
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	edc3 7a00 	vstr	s15, [r3]
          yaw_rate_SRAM[i_save] = Gyro.z;
 8002860:	4b60      	ldr	r3, [pc, #384]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0x1d14>)
 8002862:	ed93 7b06 	vldr	d7, [r3, #24]
 8002866:	4b28      	ldr	r3, [pc, #160]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800286e:	4a5e      	ldr	r2, [pc, #376]	; (80029e8 <HAL_TIM_PeriodElapsedCallback+0x1d18>)
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	4413      	add	r3, r2
 8002874:	edc3 7a00 	vstr	s15, [r3]
          roll_rate_SRAM[i_save] = Gyro.x;
 8002878:	4b5a      	ldr	r3, [pc, #360]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0x1d14>)
 800287a:	ed93 7b02 	vldr	d7, [r3, #8]
 800287e:	4b22      	ldr	r3, [pc, #136]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002886:	4a59      	ldr	r2, [pc, #356]	; (80029ec <HAL_TIM_PeriodElapsedCallback+0x1d1c>)
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	edc3 7a00 	vstr	s15, [r3]
          pitch_rate_SRAM[i_save] = Gyro.y;
 8002890:	4b54      	ldr	r3, [pc, #336]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0x1d14>)
 8002892:	ed93 7b04 	vldr	d7, [r3, #16]
 8002896:	4b1c      	ldr	r3, [pc, #112]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800289e:	4a54      	ldr	r2, [pc, #336]	; (80029f0 <HAL_TIM_PeriodElapsedCallback+0x1d20>)
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	edc3 7a00 	vstr	s15, [r3]
          Acc_x_SRAM[i_save] = Acc.x;
 80028a8:	4b52      	ldr	r3, [pc, #328]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0x1d24>)
 80028aa:	ed93 7b02 	vldr	d7, [r3, #8]
 80028ae:	4b16      	ldr	r3, [pc, #88]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028b6:	4a50      	ldr	r2, [pc, #320]	; (80029f8 <HAL_TIM_PeriodElapsedCallback+0x1d28>)
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4413      	add	r3, r2
 80028bc:	edc3 7a00 	vstr	s15, [r3]
          Acc_y_SRAM[i_save] = Acc.y;
 80028c0:	4b4c      	ldr	r3, [pc, #304]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0x1d24>)
 80028c2:	ed93 7b04 	vldr	d7, [r3, #16]
 80028c6:	4b10      	ldr	r3, [pc, #64]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028ce:	4a4b      	ldr	r2, [pc, #300]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1d2c>)
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	edc3 7a00 	vstr	s15, [r3]
          Acc_z_SRAM[i_save] = Acc.z;
 80028d8:	4b46      	ldr	r3, [pc, #280]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0x1d24>)
 80028da:	ed93 7b06 	vldr	d7, [r3, #24]
 80028de:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028e6:	4a46      	ldr	r2, [pc, #280]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1d30>)
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	edc3 7a00 	vstr	s15, [r3]
          i_save++;
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	3301      	adds	r3, #1
 80028f6:	4a04      	ldr	r2, [pc, #16]	; (8002908 <HAL_TIM_PeriodElapsedCallback+0x1c38>)
 80028f8:	6013      	str	r3, [r2, #0]
        loop = loop + 1;
 80028fa:	4b42      	ldr	r3, [pc, #264]	; (8002a04 <HAL_TIM_PeriodElapsedCallback+0x1d34>)
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	3301      	adds	r3, #1
 8002900:	e082      	b.n	8002a08 <HAL_TIM_PeriodElapsedCallback+0x1d38>
 8002902:	bf00      	nop
 8002904:	20016328 	.word	0x20016328
 8002908:	20000390 	.word	0x20000390
 800290c:	200002a8 	.word	0x200002a8
 8002910:	20017a98 	.word	0x20017a98
 8002914:	200002ac 	.word	0x200002ac
 8002918:	20019208 	.word	0x20019208
 800291c:	200002b0 	.word	0x200002b0
 8002920:	2001a978 	.word	0x2001a978
 8002924:	200002b4 	.word	0x200002b4
 8002928:	2001c0e8 	.word	0x2001c0e8
 800292c:	200002b8 	.word	0x200002b8
 8002930:	2001d858 	.word	0x2001d858
 8002934:	200002cc 	.word	0x200002cc
 8002938:	2001efc8 	.word	0x2001efc8
 800293c:	200002ce 	.word	0x200002ce
 8002940:	2001fb80 	.word	0x2001fb80
 8002944:	200002d0 	.word	0x200002d0
 8002948:	20020738 	.word	0x20020738
 800294c:	200002d2 	.word	0x200002d2
 8002950:	200212f0 	.word	0x200212f0
 8002954:	200002f4 	.word	0x200002f4
 8002958:	20021ea8 	.word	0x20021ea8
 800295c:	200002f8 	.word	0x200002f8
 8002960:	20023618 	.word	0x20023618
 8002964:	200002fc 	.word	0x200002fc
 8002968:	20024d88 	.word	0x20024d88
 800296c:	20000300 	.word	0x20000300
 8002970:	200264f8 	.word	0x200264f8
 8002974:	20000304 	.word	0x20000304
 8002978:	20027c68 	.word	0x20027c68
 800297c:	20000308 	.word	0x20000308
 8002980:	200293d8 	.word	0x200293d8
 8002984:	2000030c 	.word	0x2000030c
 8002988:	2002ab48 	.word	0x2002ab48
 800298c:	20000310 	.word	0x20000310
 8002990:	2002c2b8 	.word	0x2002c2b8
 8002994:	20000314 	.word	0x20000314
 8002998:	2002da28 	.word	0x2002da28
 800299c:	20000318 	.word	0x20000318
 80029a0:	2002f198 	.word	0x2002f198
 80029a4:	2000031c 	.word	0x2000031c
 80029a8:	20030908 	.word	0x20030908
 80029ac:	20000320 	.word	0x20000320
 80029b0:	20032078 	.word	0x20032078
 80029b4:	20000344 	.word	0x20000344
 80029b8:	200337e8 	.word	0x200337e8
 80029bc:	20000348 	.word	0x20000348
 80029c0:	20034f58 	.word	0x20034f58
 80029c4:	2000034c 	.word	0x2000034c
 80029c8:	200366c8 	.word	0x200366c8
 80029cc:	20000350 	.word	0x20000350
 80029d0:	20037e38 	.word	0x20037e38
 80029d4:	20046e80 	.word	0x20046e80
 80029d8:	200395a8 	.word	0x200395a8
 80029dc:	2003ad18 	.word	0x2003ad18
 80029e0:	2003c488 	.word	0x2003c488
 80029e4:	20046f80 	.word	0x20046f80
 80029e8:	2003dbf8 	.word	0x2003dbf8
 80029ec:	2003f368 	.word	0x2003f368
 80029f0:	20040ad8 	.word	0x20040ad8
 80029f4:	20046f20 	.word	0x20046f20
 80029f8:	20042248 	.word	0x20042248
 80029fc:	200439b8 	.word	0x200439b8
 8002a00:	20045128 	.word	0x20045128
 8002a04:	20000210 	.word	0x20000210
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	4b09      	ldr	r3, [pc, #36]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x1d60>)
 8002a0c:	801a      	strh	r2, [r3, #0]
        t = t + dt;
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x1d64>)
 8002a10:	edd3 7a00 	vldr	s15, [r3]
 8002a14:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002a38 <HAL_TIM_PeriodElapsedCallback+0x1d68>
 8002a18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a1c:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x1d64>)
 8002a1e:	edc3 7a00 	vstr	s15, [r3]
        break;
 8002a22:	e000      	b.n	8002a26 <HAL_TIM_PeriodElapsedCallback+0x1d56>
        break;
 8002a24:	bf00      	nop
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000210 	.word	0x20000210
 8002a34:	2000020c 	.word	0x2000020c
 8002a38:	3a83126f 	.word	0x3a83126f

08002a3c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_8){
 8002a46:	88fb      	ldrh	r3, [r7, #6]
 8002a48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a4c:	f040 83b3 	bne.w	80031b6 <HAL_GPIO_EXTI_Callback+0x77a>
		// 	printf("EXTI Interrupt");
		// 	printf("%d, ", mode);
		// 	printf("\r\n");
		// }

		mode++;
 8002a50:	4b49      	ldr	r3, [pc, #292]	; (8002b78 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	3301      	adds	r3, #1
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	4b47      	ldr	r3, [pc, #284]	; (8002b78 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002a5a:	701a      	strb	r2, [r3, #0]
		// printf("%d, ", mode);
		// printf("\r\n");

    divide = mode % 3;
 8002a5c:	4b46      	ldr	r3, [pc, #280]	; (8002b78 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002a5e:	781a      	ldrb	r2, [r3, #0]
 8002a60:	4b46      	ldr	r3, [pc, #280]	; (8002b7c <HAL_GPIO_EXTI_Callback+0x140>)
 8002a62:	fba3 1302 	umull	r1, r3, r3, r2
 8002a66:	0859      	lsrs	r1, r3, #1
 8002a68:	460b      	mov	r3, r1
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	440b      	add	r3, r1
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4b43      	ldr	r3, [pc, #268]	; (8002b80 <HAL_GPIO_EXTI_Callback+0x144>)
 8002a74:	701a      	strb	r2, [r3, #0]

    switch(divide){
 8002a76:	4b42      	ldr	r3, [pc, #264]	; (8002b80 <HAL_GPIO_EXTI_Callback+0x144>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d00f      	beq.n	8002a9e <HAL_GPIO_EXTI_Callback+0x62>
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d018      	beq.n	8002ab4 <HAL_GPIO_EXTI_Callback+0x78>
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d127      	bne.n	8002ad6 <HAL_GPIO_EXTI_Callback+0x9a>
      case 0:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8002a86:	2200      	movs	r2, #0
 8002a88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a8c:	483d      	ldr	r0, [pc, #244]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002a8e:	f002 f875 	bl	8004b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET); // Green
 8002a92:	2201      	movs	r2, #1
 8002a94:	2101      	movs	r1, #1
 8002a96:	483b      	ldr	r0, [pc, #236]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002a98:	f002 f870 	bl	8004b7c <HAL_GPIO_WritePin>
        break;
 8002a9c:	e01b      	b.n	8002ad6 <HAL_GPIO_EXTI_Callback+0x9a>
      case 1:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	4838      	ldr	r0, [pc, #224]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002aa4:	f002 f86a 	bl	8004b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,  GPIO_PIN_SET); // Blue
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	2180      	movs	r1, #128	; 0x80
 8002aac:	4835      	ldr	r0, [pc, #212]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002aae:	f002 f865 	bl	8004b7c <HAL_GPIO_WritePin>
        break;
 8002ab2:	e010      	b.n	8002ad6 <HAL_GPIO_EXTI_Callback+0x9a>
      case 2:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	4832      	ldr	r0, [pc, #200]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002aba:	f002 f85f 	bl	8004b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,  GPIO_PIN_RESET);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2180      	movs	r1, #128	; 0x80
 8002ac2:	4830      	ldr	r0, [pc, #192]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002ac4:	f002 f85a 	bl	8004b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);// Red
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ace:	482d      	ldr	r0, [pc, #180]	; (8002b84 <HAL_GPIO_EXTI_Callback+0x148>)
 8002ad0:	f002 f854 	bl	8004b7c <HAL_GPIO_WritePin>
        break;
 8002ad4:	bf00      	nop
    }

    switch(mode){
 8002ad6:	4b28      	ldr	r3, [pc, #160]	; (8002b78 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d003      	beq.n	8002ae6 <HAL_GPIO_EXTI_Callback+0xaa>
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d022      	beq.n	8002b28 <HAL_GPIO_EXTI_Callback+0xec>
 8002ae2:	2b00      	cmp	r3, #0
      case 0:
        // printf("0, %d, ", mode);
        // printf("\r\n");
        break;
 8002ae4:	e367      	b.n	80031b6 <HAL_GPIO_EXTI_Callback+0x77a>
      case 1:
        // printf("1, %d, ", mode);
        // printf("\r\n");

        tau_dfob1 = 0.0;
 8002ae6:	4b28      	ldr	r3, [pc, #160]	; (8002b88 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002ae8:	f04f 0200 	mov.w	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
        tau_dfob2 = 0.0;
 8002aee:	4b27      	ldr	r3, [pc, #156]	; (8002b8c <HAL_GPIO_EXTI_Callback+0x150>)
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
        tau_dfob3 = 0.0;
 8002af6:	4b26      	ldr	r3, [pc, #152]	; (8002b90 <HAL_GPIO_EXTI_Callback+0x154>)
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
        tau_dfob4 = 0.0;
 8002afe:	4b25      	ldr	r3, [pc, #148]	; (8002b94 <HAL_GPIO_EXTI_Callback+0x158>)
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]

        tau_dfob1_pre = 0.0;
 8002b06:	4b24      	ldr	r3, [pc, #144]	; (8002b98 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002b08:	f04f 0200 	mov.w	r2, #0
 8002b0c:	601a      	str	r2, [r3, #0]
        tau_dfob1_pre = 0.0;
 8002b0e:	4b22      	ldr	r3, [pc, #136]	; (8002b98 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002b10:	f04f 0200 	mov.w	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
        tau_dfob1_pre = 0.0;
 8002b16:	4b20      	ldr	r3, [pc, #128]	; (8002b98 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002b18:	f04f 0200 	mov.w	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
        tau_dfob1_pre = 0.0;
 8002b1e:	4b1e      	ldr	r3, [pc, #120]	; (8002b98 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002b20:	f04f 0200 	mov.w	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]

        break;
 8002b26:	e346      	b.n	80031b6 <HAL_GPIO_EXTI_Callback+0x77a>
        // }
        // outputfile = fopen("C:\\Users\\TATSUMI\\STM32CubeIDE\\workspace_1.4.0\\1109_4.txt", "w");
        // fprintf(outputfile, "abc");
        // fclose(outputfile);

        PWM1 = 0.5*PWM_rsl;// Stop motor
 8002b28:	4b1c      	ldr	r3, [pc, #112]	; (8002b9c <HAL_GPIO_EXTI_Callback+0x160>)
 8002b2a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b2e:	801a      	strh	r2, [r3, #0]
        PWM2 = 0.5*PWM_rsl;
 8002b30:	4b1b      	ldr	r3, [pc, #108]	; (8002ba0 <HAL_GPIO_EXTI_Callback+0x164>)
 8002b32:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b36:	801a      	strh	r2, [r3, #0]
        PWM3 = 0.5*PWM_rsl;
 8002b38:	4b1a      	ldr	r3, [pc, #104]	; (8002ba4 <HAL_GPIO_EXTI_Callback+0x168>)
 8002b3a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b3e:	801a      	strh	r2, [r3, #0]
        PWM4 = 0.5*PWM_rsl;
 8002b40:	4b19      	ldr	r3, [pc, #100]	; (8002ba8 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002b42:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b46:	801a      	strh	r2, [r3, #0]

        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 8002b48:	4b14      	ldr	r3, [pc, #80]	; (8002b9c <HAL_GPIO_EXTI_Callback+0x160>)
 8002b4a:	881a      	ldrh	r2, [r3, #0]
 8002b4c:	4b17      	ldr	r3, [pc, #92]	; (8002bac <HAL_GPIO_EXTI_Callback+0x170>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 8002b52:	4b13      	ldr	r3, [pc, #76]	; (8002ba0 <HAL_GPIO_EXTI_Callback+0x164>)
 8002b54:	881a      	ldrh	r2, [r3, #0]
 8002b56:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_GPIO_EXTI_Callback+0x170>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 8002b5c:	4b11      	ldr	r3, [pc, #68]	; (8002ba4 <HAL_GPIO_EXTI_Callback+0x168>)
 8002b5e:	881a      	ldrh	r2, [r3, #0]
 8002b60:	4b13      	ldr	r3, [pc, #76]	; (8002bb0 <HAL_GPIO_EXTI_Callback+0x174>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002b68:	881a      	ldrh	r2, [r3, #0]
 8002b6a:	4b11      	ldr	r3, [pc, #68]	; (8002bb0 <HAL_GPIO_EXTI_Callback+0x174>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	639a      	str	r2, [r3, #56]	; 0x38

        for( i_output=0; i_output<N_SRAM; i_output++ ){
 8002b70:	4b10      	ldr	r3, [pc, #64]	; (8002bb4 <HAL_GPIO_EXTI_Callback+0x178>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	e316      	b.n	80031a6 <HAL_GPIO_EXTI_Callback+0x76a>
 8002b78:	20000212 	.word	0x20000212
 8002b7c:	aaaaaaab 	.word	0xaaaaaaab
 8002b80:	20000213 	.word	0x20000213
 8002b84:	40020400 	.word	0x40020400
 8002b88:	20000344 	.word	0x20000344
 8002b8c:	20000348 	.word	0x20000348
 8002b90:	2000034c 	.word	0x2000034c
 8002b94:	20000350 	.word	0x20000350
 8002b98:	20000354 	.word	0x20000354
 8002b9c:	200002cc 	.word	0x200002cc
 8002ba0:	200002ce 	.word	0x200002ce
 8002ba4:	200002d0 	.word	0x200002d0
 8002ba8:	200002d2 	.word	0x200002d2
 8002bac:	20046dfc 	.word	0x20046dfc
 8002bb0:	20046ee0 	.word	0x20046ee0
 8002bb4:	20000394 	.word	0x20000394
          printf("%d, ", i_output);
 8002bb8:	4bc2      	ldr	r3, [pc, #776]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	48c2      	ldr	r0, [pc, #776]	; (8002ec8 <HAL_GPIO_EXTI_Callback+0x48c>)
 8002bc0:	f006 fcbe 	bl	8009540 <iprintf>

          printf("%f, ", t_SRAM[i_output]);
 8002bc4:	4bbf      	ldr	r3, [pc, #764]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4ac0      	ldr	r2, [pc, #768]	; (8002ecc <HAL_GPIO_EXTI_Callback+0x490>)
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	edd3 7a00 	vldr	s15, [r3]
 8002bd2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bd6:	ec53 2b17 	vmov	r2, r3, d7
 8002bda:	48bd      	ldr	r0, [pc, #756]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002bdc:	f006 fcb0 	bl	8009540 <iprintf>

          printf("%f, ", dtheta1_res_SRAM[i_output]);
 8002be0:	4bb8      	ldr	r3, [pc, #736]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4abb      	ldr	r2, [pc, #748]	; (8002ed4 <HAL_GPIO_EXTI_Callback+0x498>)
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	edd3 7a00 	vldr	s15, [r3]
 8002bee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bf2:	ec53 2b17 	vmov	r2, r3, d7
 8002bf6:	48b6      	ldr	r0, [pc, #728]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002bf8:	f006 fca2 	bl	8009540 <iprintf>
          printf("%f, ", dtheta2_res_SRAM[i_output]);
 8002bfc:	4bb1      	ldr	r3, [pc, #708]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4ab5      	ldr	r2, [pc, #724]	; (8002ed8 <HAL_GPIO_EXTI_Callback+0x49c>)
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	edd3 7a00 	vldr	s15, [r3]
 8002c0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c0e:	ec53 2b17 	vmov	r2, r3, d7
 8002c12:	48af      	ldr	r0, [pc, #700]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002c14:	f006 fc94 	bl	8009540 <iprintf>
          printf("%f, ", dtheta3_res_SRAM[i_output]);
 8002c18:	4baa      	ldr	r3, [pc, #680]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4aaf      	ldr	r2, [pc, #700]	; (8002edc <HAL_GPIO_EXTI_Callback+0x4a0>)
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	edd3 7a00 	vldr	s15, [r3]
 8002c26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c2a:	ec53 2b17 	vmov	r2, r3, d7
 8002c2e:	48a8      	ldr	r0, [pc, #672]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002c30:	f006 fc86 	bl	8009540 <iprintf>
          printf("%f, ", dtheta4_res_SRAM[i_output]);
 8002c34:	4ba3      	ldr	r3, [pc, #652]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4aa9      	ldr	r2, [pc, #676]	; (8002ee0 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	edd3 7a00 	vldr	s15, [r3]
 8002c42:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c46:	ec53 2b17 	vmov	r2, r3, d7
 8002c4a:	48a1      	ldr	r0, [pc, #644]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002c4c:	f006 fc78 	bl	8009540 <iprintf>

          printf("%f, ", theta1_res_SRAM[i_output]);
 8002c50:	4b9c      	ldr	r3, [pc, #624]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4aa3      	ldr	r2, [pc, #652]	; (8002ee4 <HAL_GPIO_EXTI_Callback+0x4a8>)
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	edd3 7a00 	vldr	s15, [r3]
 8002c5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c62:	ec53 2b17 	vmov	r2, r3, d7
 8002c66:	489a      	ldr	r0, [pc, #616]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002c68:	f006 fc6a 	bl	8009540 <iprintf>
          printf("%f, ", theta2_res_SRAM[i_output]);
 8002c6c:	4b95      	ldr	r3, [pc, #596]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a9d      	ldr	r2, [pc, #628]	; (8002ee8 <HAL_GPIO_EXTI_Callback+0x4ac>)
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c7e:	ec53 2b17 	vmov	r2, r3, d7
 8002c82:	4893      	ldr	r0, [pc, #588]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002c84:	f006 fc5c 	bl	8009540 <iprintf>
          printf("%f, ", theta3_res_SRAM[i_output]);
 8002c88:	4b8e      	ldr	r3, [pc, #568]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a97      	ldr	r2, [pc, #604]	; (8002eec <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4413      	add	r3, r2
 8002c92:	edd3 7a00 	vldr	s15, [r3]
 8002c96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c9a:	ec53 2b17 	vmov	r2, r3, d7
 8002c9e:	488c      	ldr	r0, [pc, #560]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002ca0:	f006 fc4e 	bl	8009540 <iprintf>
          printf("%f, ", theta4_res_SRAM[i_output]);
 8002ca4:	4b87      	ldr	r3, [pc, #540]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a91      	ldr	r2, [pc, #580]	; (8002ef0 <HAL_GPIO_EXTI_Callback+0x4b4>)
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	edd3 7a00 	vldr	s15, [r3]
 8002cb2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cb6:	ec53 2b17 	vmov	r2, r3, d7
 8002cba:	4885      	ldr	r0, [pc, #532]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002cbc:	f006 fc40 	bl	8009540 <iprintf>

          printf("%f, ", ddtheta1_ref_SRAM[i_output]);
 8002cc0:	4b80      	ldr	r3, [pc, #512]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a8b      	ldr	r2, [pc, #556]	; (8002ef4 <HAL_GPIO_EXTI_Callback+0x4b8>)
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	4413      	add	r3, r2
 8002cca:	edd3 7a00 	vldr	s15, [r3]
 8002cce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cd2:	ec53 2b17 	vmov	r2, r3, d7
 8002cd6:	487e      	ldr	r0, [pc, #504]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002cd8:	f006 fc32 	bl	8009540 <iprintf>
          printf("%f, ", ddtheta2_ref_SRAM[i_output]);
 8002cdc:	4b79      	ldr	r3, [pc, #484]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a85      	ldr	r2, [pc, #532]	; (8002ef8 <HAL_GPIO_EXTI_Callback+0x4bc>)
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	edd3 7a00 	vldr	s15, [r3]
 8002cea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cee:	ec53 2b17 	vmov	r2, r3, d7
 8002cf2:	4877      	ldr	r0, [pc, #476]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002cf4:	f006 fc24 	bl	8009540 <iprintf>
          printf("%f, ", ddtheta3_ref_SRAM[i_output]);
 8002cf8:	4b72      	ldr	r3, [pc, #456]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a7f      	ldr	r2, [pc, #508]	; (8002efc <HAL_GPIO_EXTI_Callback+0x4c0>)
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	edd3 7a00 	vldr	s15, [r3]
 8002d06:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d0a:	ec53 2b17 	vmov	r2, r3, d7
 8002d0e:	4870      	ldr	r0, [pc, #448]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002d10:	f006 fc16 	bl	8009540 <iprintf>
          printf("%f, ", ddtheta4_ref_SRAM[i_output]);
 8002d14:	4b6b      	ldr	r3, [pc, #428]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a79      	ldr	r2, [pc, #484]	; (8002f00 <HAL_GPIO_EXTI_Callback+0x4c4>)
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	edd3 7a00 	vldr	s15, [r3]
 8002d22:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d26:	ec53 2b17 	vmov	r2, r3, d7
 8002d2a:	4869      	ldr	r0, [pc, #420]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002d2c:	f006 fc08 	bl	8009540 <iprintf>

          printf("%f, ", i1_ref_SRAM[i_output]);
 8002d30:	4b64      	ldr	r3, [pc, #400]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a73      	ldr	r2, [pc, #460]	; (8002f04 <HAL_GPIO_EXTI_Callback+0x4c8>)
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4413      	add	r3, r2
 8002d3a:	edd3 7a00 	vldr	s15, [r3]
 8002d3e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d42:	ec53 2b17 	vmov	r2, r3, d7
 8002d46:	4862      	ldr	r0, [pc, #392]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002d48:	f006 fbfa 	bl	8009540 <iprintf>
          printf("%f, ", i2_ref_SRAM[i_output]);
 8002d4c:	4b5d      	ldr	r3, [pc, #372]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a6d      	ldr	r2, [pc, #436]	; (8002f08 <HAL_GPIO_EXTI_Callback+0x4cc>)
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	edd3 7a00 	vldr	s15, [r3]
 8002d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d5e:	ec53 2b17 	vmov	r2, r3, d7
 8002d62:	485b      	ldr	r0, [pc, #364]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002d64:	f006 fbec 	bl	8009540 <iprintf>
          printf("%f, ", i3_ref_SRAM[i_output]);
 8002d68:	4b56      	ldr	r3, [pc, #344]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a67      	ldr	r2, [pc, #412]	; (8002f0c <HAL_GPIO_EXTI_Callback+0x4d0>)
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	edd3 7a00 	vldr	s15, [r3]
 8002d76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d7a:	ec53 2b17 	vmov	r2, r3, d7
 8002d7e:	4854      	ldr	r0, [pc, #336]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002d80:	f006 fbde 	bl	8009540 <iprintf>
          printf("%f, ", i4_ref_SRAM[i_output]);
 8002d84:	4b4f      	ldr	r3, [pc, #316]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a61      	ldr	r2, [pc, #388]	; (8002f10 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4413      	add	r3, r2
 8002d8e:	edd3 7a00 	vldr	s15, [r3]
 8002d92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d96:	ec53 2b17 	vmov	r2, r3, d7
 8002d9a:	484d      	ldr	r0, [pc, #308]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002d9c:	f006 fbd0 	bl	8009540 <iprintf>

          printf("%f, ", ia1_ref_SRAM[i_output]);
 8002da0:	4b48      	ldr	r3, [pc, #288]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a5b      	ldr	r2, [pc, #364]	; (8002f14 <HAL_GPIO_EXTI_Callback+0x4d8>)
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002db2:	ec53 2b17 	vmov	r2, r3, d7
 8002db6:	4846      	ldr	r0, [pc, #280]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002db8:	f006 fbc2 	bl	8009540 <iprintf>
          printf("%f, ", ia2_ref_SRAM[i_output]);
 8002dbc:	4b41      	ldr	r3, [pc, #260]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a55      	ldr	r2, [pc, #340]	; (8002f18 <HAL_GPIO_EXTI_Callback+0x4dc>)
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4413      	add	r3, r2
 8002dc6:	edd3 7a00 	vldr	s15, [r3]
 8002dca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002dce:	ec53 2b17 	vmov	r2, r3, d7
 8002dd2:	483f      	ldr	r0, [pc, #252]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002dd4:	f006 fbb4 	bl	8009540 <iprintf>
          printf("%f, ", ia3_ref_SRAM[i_output]);
 8002dd8:	4b3a      	ldr	r3, [pc, #232]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a4f      	ldr	r2, [pc, #316]	; (8002f1c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	edd3 7a00 	vldr	s15, [r3]
 8002de6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002dea:	ec53 2b17 	vmov	r2, r3, d7
 8002dee:	4838      	ldr	r0, [pc, #224]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002df0:	f006 fba6 	bl	8009540 <iprintf>
          printf("%f, ", ia4_ref_SRAM[i_output]);
 8002df4:	4b33      	ldr	r3, [pc, #204]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a49      	ldr	r2, [pc, #292]	; (8002f20 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	edd3 7a00 	vldr	s15, [r3]
 8002e02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e06:	ec53 2b17 	vmov	r2, r3, d7
 8002e0a:	4831      	ldr	r0, [pc, #196]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002e0c:	f006 fb98 	bl	8009540 <iprintf>

          printf("%d, ", PWM1_SRAM[i_output]);
 8002e10:	4b2c      	ldr	r3, [pc, #176]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a43      	ldr	r2, [pc, #268]	; (8002f24 <HAL_GPIO_EXTI_Callback+0x4e8>)
 8002e16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	482a      	ldr	r0, [pc, #168]	; (8002ec8 <HAL_GPIO_EXTI_Callback+0x48c>)
 8002e1e:	f006 fb8f 	bl	8009540 <iprintf>
          printf("%d, ", PWM2_SRAM[i_output]);
 8002e22:	4b28      	ldr	r3, [pc, #160]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a40      	ldr	r2, [pc, #256]	; (8002f28 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8002e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4826      	ldr	r0, [pc, #152]	; (8002ec8 <HAL_GPIO_EXTI_Callback+0x48c>)
 8002e30:	f006 fb86 	bl	8009540 <iprintf>
          printf("%d, ", PWM3_SRAM[i_output]);
 8002e34:	4b23      	ldr	r3, [pc, #140]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a3c      	ldr	r2, [pc, #240]	; (8002f2c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8002e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4821      	ldr	r0, [pc, #132]	; (8002ec8 <HAL_GPIO_EXTI_Callback+0x48c>)
 8002e42:	f006 fb7d 	bl	8009540 <iprintf>
          printf("%d, ", PWM4_SRAM[i_output]);
 8002e46:	4b1f      	ldr	r3, [pc, #124]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a39      	ldr	r2, [pc, #228]	; (8002f30 <HAL_GPIO_EXTI_Callback+0x4f4>)
 8002e4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e50:	4619      	mov	r1, r3
 8002e52:	481d      	ldr	r0, [pc, #116]	; (8002ec8 <HAL_GPIO_EXTI_Callback+0x48c>)
 8002e54:	f006 fb74 	bl	8009540 <iprintf>

          printf("%f, ", fd1_ref_SRAM[i_output]);
 8002e58:	4b1a      	ldr	r3, [pc, #104]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a35      	ldr	r2, [pc, #212]	; (8002f34 <HAL_GPIO_EXTI_Callback+0x4f8>)
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e6a:	ec53 2b17 	vmov	r2, r3, d7
 8002e6e:	4818      	ldr	r0, [pc, #96]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002e70:	f006 fb66 	bl	8009540 <iprintf>
          printf("%f, ", fd2_ref_SRAM[i_output]);
 8002e74:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a2f      	ldr	r2, [pc, #188]	; (8002f38 <HAL_GPIO_EXTI_Callback+0x4fc>)
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	edd3 7a00 	vldr	s15, [r3]
 8002e82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e86:	ec53 2b17 	vmov	r2, r3, d7
 8002e8a:	4811      	ldr	r0, [pc, #68]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002e8c:	f006 fb58 	bl	8009540 <iprintf>
          printf("%f, ", fd3_ref_SRAM[i_output]);
 8002e90:	4b0c      	ldr	r3, [pc, #48]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a29      	ldr	r2, [pc, #164]	; (8002f3c <HAL_GPIO_EXTI_Callback+0x500>)
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	edd3 7a00 	vldr	s15, [r3]
 8002e9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ea2:	ec53 2b17 	vmov	r2, r3, d7
 8002ea6:	480a      	ldr	r0, [pc, #40]	; (8002ed0 <HAL_GPIO_EXTI_Callback+0x494>)
 8002ea8:	f006 fb4a 	bl	8009540 <iprintf>
          printf("%f, ", fd4_ref_SRAM[i_output]);
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_GPIO_EXTI_Callback+0x488>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a23      	ldr	r2, [pc, #140]	; (8002f40 <HAL_GPIO_EXTI_Callback+0x504>)
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	edd3 7a00 	vldr	s15, [r3]
 8002eba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ebe:	ec53 2b17 	vmov	r2, r3, d7
 8002ec2:	e03f      	b.n	8002f44 <HAL_GPIO_EXTI_Callback+0x508>
 8002ec4:	20000394 	.word	0x20000394
 8002ec8:	0800b504 	.word	0x0800b504
 8002ecc:	20000398 	.word	0x20000398
 8002ed0:	0800b50c 	.word	0x0800b50c
 8002ed4:	20001b08 	.word	0x20001b08
 8002ed8:	20003278 	.word	0x20003278
 8002edc:	200049e8 	.word	0x200049e8
 8002ee0:	20006158 	.word	0x20006158
 8002ee4:	200078c8 	.word	0x200078c8
 8002ee8:	20009038 	.word	0x20009038
 8002eec:	2000a7a8 	.word	0x2000a7a8
 8002ef0:	2000bf18 	.word	0x2000bf18
 8002ef4:	2000d688 	.word	0x2000d688
 8002ef8:	2000edf8 	.word	0x2000edf8
 8002efc:	20010568 	.word	0x20010568
 8002f00:	20011cd8 	.word	0x20011cd8
 8002f04:	20013448 	.word	0x20013448
 8002f08:	20014bb8 	.word	0x20014bb8
 8002f0c:	20016328 	.word	0x20016328
 8002f10:	20017a98 	.word	0x20017a98
 8002f14:	20019208 	.word	0x20019208
 8002f18:	2001a978 	.word	0x2001a978
 8002f1c:	2001c0e8 	.word	0x2001c0e8
 8002f20:	2001d858 	.word	0x2001d858
 8002f24:	2001efc8 	.word	0x2001efc8
 8002f28:	2001fb80 	.word	0x2001fb80
 8002f2c:	20020738 	.word	0x20020738
 8002f30:	200212f0 	.word	0x200212f0
 8002f34:	20021ea8 	.word	0x20021ea8
 8002f38:	20023618 	.word	0x20023618
 8002f3c:	20024d88 	.word	0x20024d88
 8002f40:	200264f8 	.word	0x200264f8
 8002f44:	489e      	ldr	r0, [pc, #632]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002f46:	f006 fafb 	bl	8009540 <iprintf>
          
          printf("%f, ", Ki_df_integral1_SRAM[i_output]);
 8002f4a:	4b9e      	ldr	r3, [pc, #632]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a9e      	ldr	r2, [pc, #632]	; (80031c8 <HAL_GPIO_EXTI_Callback+0x78c>)
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	edd3 7a00 	vldr	s15, [r3]
 8002f58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f5c:	ec53 2b17 	vmov	r2, r3, d7
 8002f60:	4897      	ldr	r0, [pc, #604]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002f62:	f006 faed 	bl	8009540 <iprintf>
          printf("%f, ", Ki_df_integral2_SRAM[i_output]);
 8002f66:	4b97      	ldr	r3, [pc, #604]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a98      	ldr	r2, [pc, #608]	; (80031cc <HAL_GPIO_EXTI_Callback+0x790>)
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	edd3 7a00 	vldr	s15, [r3]
 8002f74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f78:	ec53 2b17 	vmov	r2, r3, d7
 8002f7c:	4890      	ldr	r0, [pc, #576]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002f7e:	f006 fadf 	bl	8009540 <iprintf>
          printf("%f, ", Ki_df_integral3_SRAM[i_output]);
 8002f82:	4b90      	ldr	r3, [pc, #576]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a92      	ldr	r2, [pc, #584]	; (80031d0 <HAL_GPIO_EXTI_Callback+0x794>)
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	edd3 7a00 	vldr	s15, [r3]
 8002f90:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f94:	ec53 2b17 	vmov	r2, r3, d7
 8002f98:	4889      	ldr	r0, [pc, #548]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002f9a:	f006 fad1 	bl	8009540 <iprintf>
          printf("%f, ", Ki_df_integral4_SRAM[i_output]);
 8002f9e:	4b89      	ldr	r3, [pc, #548]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a8c      	ldr	r2, [pc, #560]	; (80031d4 <HAL_GPIO_EXTI_Callback+0x798>)
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	edd3 7a00 	vldr	s15, [r3]
 8002fac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002fb0:	ec53 2b17 	vmov	r2, r3, d7
 8002fb4:	4882      	ldr	r0, [pc, #520]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002fb6:	f006 fac3 	bl	8009540 <iprintf>
          
          printf("%f, ", tau_dob1_SRAM[i_output]);
 8002fba:	4b82      	ldr	r3, [pc, #520]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a86      	ldr	r2, [pc, #536]	; (80031d8 <HAL_GPIO_EXTI_Callback+0x79c>)
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	edd3 7a00 	vldr	s15, [r3]
 8002fc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002fcc:	ec53 2b17 	vmov	r2, r3, d7
 8002fd0:	487b      	ldr	r0, [pc, #492]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002fd2:	f006 fab5 	bl	8009540 <iprintf>
          printf("%f, ", tau_dob2_SRAM[i_output]);
 8002fd6:	4b7b      	ldr	r3, [pc, #492]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a80      	ldr	r2, [pc, #512]	; (80031dc <HAL_GPIO_EXTI_Callback+0x7a0>)
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	4413      	add	r3, r2
 8002fe0:	edd3 7a00 	vldr	s15, [r3]
 8002fe4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002fe8:	ec53 2b17 	vmov	r2, r3, d7
 8002fec:	4874      	ldr	r0, [pc, #464]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8002fee:	f006 faa7 	bl	8009540 <iprintf>
          printf("%f, ", tau_dob3_SRAM[i_output]);
 8002ff2:	4b74      	ldr	r3, [pc, #464]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a7a      	ldr	r2, [pc, #488]	; (80031e0 <HAL_GPIO_EXTI_Callback+0x7a4>)
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4413      	add	r3, r2
 8002ffc:	edd3 7a00 	vldr	s15, [r3]
 8003000:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003004:	ec53 2b17 	vmov	r2, r3, d7
 8003008:	486d      	ldr	r0, [pc, #436]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 800300a:	f006 fa99 	bl	8009540 <iprintf>
          printf("%f, ", tau_dob4_SRAM[i_output]);
 800300e:	4b6d      	ldr	r3, [pc, #436]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a74      	ldr	r2, [pc, #464]	; (80031e4 <HAL_GPIO_EXTI_Callback+0x7a8>)
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	edd3 7a00 	vldr	s15, [r3]
 800301c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003020:	ec53 2b17 	vmov	r2, r3, d7
 8003024:	4866      	ldr	r0, [pc, #408]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003026:	f006 fa8b 	bl	8009540 <iprintf>

          printf("%f, ", tau_dfob1_SRAM[i_output]);
 800302a:	4b66      	ldr	r3, [pc, #408]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a6e      	ldr	r2, [pc, #440]	; (80031e8 <HAL_GPIO_EXTI_Callback+0x7ac>)
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	edd3 7a00 	vldr	s15, [r3]
 8003038:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800303c:	ec53 2b17 	vmov	r2, r3, d7
 8003040:	485f      	ldr	r0, [pc, #380]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003042:	f006 fa7d 	bl	8009540 <iprintf>
          printf("%f, ", tau_dfob2_SRAM[i_output]);
 8003046:	4b5f      	ldr	r3, [pc, #380]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a68      	ldr	r2, [pc, #416]	; (80031ec <HAL_GPIO_EXTI_Callback+0x7b0>)
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	4413      	add	r3, r2
 8003050:	edd3 7a00 	vldr	s15, [r3]
 8003054:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003058:	ec53 2b17 	vmov	r2, r3, d7
 800305c:	4858      	ldr	r0, [pc, #352]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 800305e:	f006 fa6f 	bl	8009540 <iprintf>
          printf("%f, ", tau_dfob3_SRAM[i_output]);
 8003062:	4b58      	ldr	r3, [pc, #352]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a62      	ldr	r2, [pc, #392]	; (80031f0 <HAL_GPIO_EXTI_Callback+0x7b4>)
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	edd3 7a00 	vldr	s15, [r3]
 8003070:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003074:	ec53 2b17 	vmov	r2, r3, d7
 8003078:	4851      	ldr	r0, [pc, #324]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 800307a:	f006 fa61 	bl	8009540 <iprintf>
          printf("%f, ", tau_dfob4_SRAM[i_output]);
 800307e:	4b51      	ldr	r3, [pc, #324]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a5c      	ldr	r2, [pc, #368]	; (80031f4 <HAL_GPIO_EXTI_Callback+0x7b8>)
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	edd3 7a00 	vldr	s15, [r3]
 800308c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003090:	ec53 2b17 	vmov	r2, r3, d7
 8003094:	484a      	ldr	r0, [pc, #296]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003096:	f006 fa53 	bl	8009540 <iprintf>

          printf("%f, ", yaw_SRAM[i_output]);
 800309a:	4b4a      	ldr	r3, [pc, #296]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a56      	ldr	r2, [pc, #344]	; (80031f8 <HAL_GPIO_EXTI_Callback+0x7bc>)
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4413      	add	r3, r2
 80030a4:	edd3 7a00 	vldr	s15, [r3]
 80030a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80030ac:	ec53 2b17 	vmov	r2, r3, d7
 80030b0:	4843      	ldr	r0, [pc, #268]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 80030b2:	f006 fa45 	bl	8009540 <iprintf>
          printf("%f, ", roll_SRAM[i_output]);
 80030b6:	4b43      	ldr	r3, [pc, #268]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a50      	ldr	r2, [pc, #320]	; (80031fc <HAL_GPIO_EXTI_Callback+0x7c0>)
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	edd3 7a00 	vldr	s15, [r3]
 80030c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80030c8:	ec53 2b17 	vmov	r2, r3, d7
 80030cc:	483c      	ldr	r0, [pc, #240]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 80030ce:	f006 fa37 	bl	8009540 <iprintf>
          printf("%f, ", pitch_SRAM[i_output]);
 80030d2:	4b3c      	ldr	r3, [pc, #240]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a4a      	ldr	r2, [pc, #296]	; (8003200 <HAL_GPIO_EXTI_Callback+0x7c4>)
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4413      	add	r3, r2
 80030dc:	edd3 7a00 	vldr	s15, [r3]
 80030e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80030e4:	ec53 2b17 	vmov	r2, r3, d7
 80030e8:	4835      	ldr	r0, [pc, #212]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 80030ea:	f006 fa29 	bl	8009540 <iprintf>

          printf("%f, ", yaw_rate_SRAM[i_output]);
 80030ee:	4b35      	ldr	r3, [pc, #212]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a44      	ldr	r2, [pc, #272]	; (8003204 <HAL_GPIO_EXTI_Callback+0x7c8>)
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4413      	add	r3, r2
 80030f8:	edd3 7a00 	vldr	s15, [r3]
 80030fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003100:	ec53 2b17 	vmov	r2, r3, d7
 8003104:	482e      	ldr	r0, [pc, #184]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003106:	f006 fa1b 	bl	8009540 <iprintf>
          printf("%f, ", roll_rate_SRAM[i_output]);
 800310a:	4b2e      	ldr	r3, [pc, #184]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a3e      	ldr	r2, [pc, #248]	; (8003208 <HAL_GPIO_EXTI_Callback+0x7cc>)
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	4413      	add	r3, r2
 8003114:	edd3 7a00 	vldr	s15, [r3]
 8003118:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800311c:	ec53 2b17 	vmov	r2, r3, d7
 8003120:	4827      	ldr	r0, [pc, #156]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003122:	f006 fa0d 	bl	8009540 <iprintf>
          printf("%f, ", pitch_rate_SRAM[i_output]);
 8003126:	4b27      	ldr	r3, [pc, #156]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a38      	ldr	r2, [pc, #224]	; (800320c <HAL_GPIO_EXTI_Callback+0x7d0>)
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	edd3 7a00 	vldr	s15, [r3]
 8003134:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003138:	ec53 2b17 	vmov	r2, r3, d7
 800313c:	4820      	ldr	r0, [pc, #128]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 800313e:	f006 f9ff 	bl	8009540 <iprintf>

          printf("%f, ", Acc_x_SRAM[i_output]);
 8003142:	4b20      	ldr	r3, [pc, #128]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a32      	ldr	r2, [pc, #200]	; (8003210 <HAL_GPIO_EXTI_Callback+0x7d4>)
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	edd3 7a00 	vldr	s15, [r3]
 8003150:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003154:	ec53 2b17 	vmov	r2, r3, d7
 8003158:	4819      	ldr	r0, [pc, #100]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 800315a:	f006 f9f1 	bl	8009540 <iprintf>
          printf("%f, ", Acc_y_SRAM[i_output]);
 800315e:	4b19      	ldr	r3, [pc, #100]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a2c      	ldr	r2, [pc, #176]	; (8003214 <HAL_GPIO_EXTI_Callback+0x7d8>)
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	edd3 7a00 	vldr	s15, [r3]
 800316c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003170:	ec53 2b17 	vmov	r2, r3, d7
 8003174:	4812      	ldr	r0, [pc, #72]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003176:	f006 f9e3 	bl	8009540 <iprintf>
          printf("%f, ", Acc_z_SRAM[i_output]);
 800317a:	4b12      	ldr	r3, [pc, #72]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a26      	ldr	r2, [pc, #152]	; (8003218 <HAL_GPIO_EXTI_Callback+0x7dc>)
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	4413      	add	r3, r2
 8003184:	edd3 7a00 	vldr	s15, [r3]
 8003188:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800318c:	ec53 2b17 	vmov	r2, r3, d7
 8003190:	480b      	ldr	r0, [pc, #44]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x784>)
 8003192:	f006 f9d5 	bl	8009540 <iprintf>

          printf("\r\n");
 8003196:	4821      	ldr	r0, [pc, #132]	; (800321c <HAL_GPIO_EXTI_Callback+0x7e0>)
 8003198:	f006 fa46 	bl	8009628 <puts>
        for( i_output=0; i_output<N_SRAM; i_output++ ){
 800319c:	4b09      	ldr	r3, [pc, #36]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	3301      	adds	r3, #1
 80031a2:	4a08      	ldr	r2, [pc, #32]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	4b07      	ldr	r3, [pc, #28]	; (80031c4 <HAL_GPIO_EXTI_Callback+0x788>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f240 52db 	movw	r2, #1499	; 0x5db
 80031ae:	4293      	cmp	r3, r2
 80031b0:	f77f ad02 	ble.w	8002bb8 <HAL_GPIO_EXTI_Callback+0x17c>
        }
        break;
 80031b4:	bf00      	nop
    }


	}
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	0800b50c 	.word	0x0800b50c
 80031c4:	20000394 	.word	0x20000394
 80031c8:	20027c68 	.word	0x20027c68
 80031cc:	200293d8 	.word	0x200293d8
 80031d0:	2002ab48 	.word	0x2002ab48
 80031d4:	2002c2b8 	.word	0x2002c2b8
 80031d8:	2002da28 	.word	0x2002da28
 80031dc:	2002f198 	.word	0x2002f198
 80031e0:	20030908 	.word	0x20030908
 80031e4:	20032078 	.word	0x20032078
 80031e8:	200337e8 	.word	0x200337e8
 80031ec:	20034f58 	.word	0x20034f58
 80031f0:	200366c8 	.word	0x200366c8
 80031f4:	20037e38 	.word	0x20037e38
 80031f8:	200395a8 	.word	0x200395a8
 80031fc:	2003ad18 	.word	0x2003ad18
 8003200:	2003c488 	.word	0x2003c488
 8003204:	2003dbf8 	.word	0x2003dbf8
 8003208:	2003f368 	.word	0x2003f368
 800320c:	20040ad8 	.word	0x20040ad8
 8003210:	20042248 	.word	0x20042248
 8003214:	200439b8 	.word	0x200439b8
 8003218:	20045128 	.word	0x20045128
 800321c:	0800b514 	.word	0x0800b514

08003220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003224:	f001 f96f 	bl	8004506 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003228:	f000 f8b8 	bl	800339c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800322c:	f000 fc8a 	bl	8003b44 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8003230:	f000 fc2a 	bl	8003a88 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8003234:	f000 fc58 	bl	8003ae8 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 8003238:	f000 f9e2 	bl	8003600 <MX_TIM2_Init>
  MX_TIM1_Init();
 800323c:	f000 f986 	bl	800354c <MX_TIM1_Init>
  MX_TIM3_Init();
 8003240:	f000 fa2c 	bl	800369c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003244:	f000 fa80 	bl	8003748 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003248:	f000 fb56 	bl	80038f8 <MX_TIM8_Init>
  MX_TIM5_Init();
 800324c:	f000 fad2 	bl	80037f4 <MX_TIM5_Init>
  MX_TIM9_Init();
 8003250:	f000 fbac 	bl	80039ac <MX_TIM9_Init>
  MX_I2C1_Init();
 8003254:	f000 f93a 	bl	80034cc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8003258:	483f      	ldr	r0, [pc, #252]	; (8003358 <main+0x138>)
 800325a:	f003 fc6d 	bl	8006b38 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800325e:	213c      	movs	r1, #60	; 0x3c
 8003260:	483e      	ldr	r0, [pc, #248]	; (800335c <main+0x13c>)
 8003262:	f003 fd9f 	bl	8006da4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003266:	213c      	movs	r1, #60	; 0x3c
 8003268:	483d      	ldr	r0, [pc, #244]	; (8003360 <main+0x140>)
 800326a:	f003 fd9b 	bl	8006da4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800326e:	213c      	movs	r1, #60	; 0x3c
 8003270:	483c      	ldr	r0, [pc, #240]	; (8003364 <main+0x144>)
 8003272:	f003 fd97 	bl	8006da4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8003276:	213c      	movs	r1, #60	; 0x3c
 8003278:	483b      	ldr	r0, [pc, #236]	; (8003368 <main+0x148>)
 800327a:	f003 fd93 	bl	8006da4 <HAL_TIM_Encoder_Start>

  TIM1->CNT = cnt_offset;
 800327e:	4b3b      	ldr	r3, [pc, #236]	; (800336c <main+0x14c>)
 8003280:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003284:	4b3a      	ldr	r3, [pc, #232]	; (8003370 <main+0x150>)
 8003286:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->CNT = cnt_offset;
 8003288:	4b38      	ldr	r3, [pc, #224]	; (800336c <main+0x14c>)
 800328a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800328e:	4b39      	ldr	r3, [pc, #228]	; (8003374 <main+0x154>)
 8003290:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->CNT = cnt_offset;
 8003292:	4b36      	ldr	r3, [pc, #216]	; (800336c <main+0x14c>)
 8003294:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003298:	4b37      	ldr	r3, [pc, #220]	; (8003378 <main+0x158>)
 800329a:	625a      	str	r2, [r3, #36]	; 0x24
  TIM8->CNT = cnt_offset;
 800329c:	4b33      	ldr	r3, [pc, #204]	; (800336c <main+0x14c>)
 800329e:	f9b3 2000 	ldrsh.w	r2, [r3]
 80032a2:	4b36      	ldr	r3, [pc, #216]	; (800337c <main+0x15c>)
 80032a4:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80032a6:	2100      	movs	r1, #0
 80032a8:	4835      	ldr	r0, [pc, #212]	; (8003380 <main+0x160>)
 80032aa:	f003 fca5 	bl	8006bf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80032ae:	210c      	movs	r1, #12
 80032b0:	4833      	ldr	r0, [pc, #204]	; (8003380 <main+0x160>)
 80032b2:	f003 fca1 	bl	8006bf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80032b6:	2100      	movs	r1, #0
 80032b8:	4832      	ldr	r0, [pc, #200]	; (8003384 <main+0x164>)
 80032ba:	f003 fc9d 	bl	8006bf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80032be:	2104      	movs	r1, #4
 80032c0:	4830      	ldr	r0, [pc, #192]	; (8003384 <main+0x164>)
 80032c2:	f003 fc99 	bl	8006bf8 <HAL_TIM_PWM_Start>

  #ifdef Enable_I2C
  bno055_assignI2C(&hi2c1);
 80032c6:	4830      	ldr	r0, [pc, #192]	; (8003388 <main+0x168>)
 80032c8:	f7fd fbc4 	bl	8000a54 <bno055_assignI2C>
  bno055_reset();
 80032cc:	f7fd f9c4 	bl	8000658 <bno055_reset>
  bno055_setup();
 80032d0:	f7fd f9ce 	bl	8000670 <bno055_setup>
  bno055_setOperationModeNDOF();
 80032d4:	f7fd f9b9 	bl	800064a <bno055_setOperationModeNDOF>
  #endif

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET); // Green
 80032d8:	2201      	movs	r2, #1
 80032da:	2101      	movs	r1, #1
 80032dc:	482b      	ldr	r0, [pc, #172]	; (800338c <main+0x16c>)
 80032de:	f001 fc4d 	bl	8004b7c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    #ifdef Enable_I2C
    Euler      = bno055_getVectorEuler();
 80032e2:	f7fd fb83 	bl	80009ec <bno055_getVectorEuler>
 80032e6:	eeb0 4b40 	vmov.f64	d4, d0
 80032ea:	eeb0 5b41 	vmov.f64	d5, d1
 80032ee:	eeb0 6b42 	vmov.f64	d6, d2
 80032f2:	eeb0 7b43 	vmov.f64	d7, d3
 80032f6:	4b26      	ldr	r3, [pc, #152]	; (8003390 <main+0x170>)
 80032f8:	ed83 4b00 	vstr	d4, [r3]
 80032fc:	ed83 5b02 	vstr	d5, [r3, #8]
 8003300:	ed83 6b04 	vstr	d6, [r3, #16]
 8003304:	ed83 7b06 	vstr	d7, [r3, #24]
    Gyro       = bno055_getVectorGyroscope();
 8003308:	f7fd fb3d 	bl	8000986 <bno055_getVectorGyroscope>
 800330c:	eeb0 4b40 	vmov.f64	d4, d0
 8003310:	eeb0 5b41 	vmov.f64	d5, d1
 8003314:	eeb0 6b42 	vmov.f64	d6, d2
 8003318:	eeb0 7b43 	vmov.f64	d7, d3
 800331c:	4b1d      	ldr	r3, [pc, #116]	; (8003394 <main+0x174>)
 800331e:	ed83 4b00 	vstr	d4, [r3]
 8003322:	ed83 5b02 	vstr	d5, [r3, #8]
 8003326:	ed83 6b04 	vstr	d6, [r3, #16]
 800332a:	ed83 7b06 	vstr	d7, [r3, #24]
    Acc        = bno055_getVectorAccelerometer();
 800332e:	f7fd faf7 	bl	8000920 <bno055_getVectorAccelerometer>
 8003332:	eeb0 4b40 	vmov.f64	d4, d0
 8003336:	eeb0 5b41 	vmov.f64	d5, d1
 800333a:	eeb0 6b42 	vmov.f64	d6, d2
 800333e:	eeb0 7b43 	vmov.f64	d7, d3
 8003342:	4b15      	ldr	r3, [pc, #84]	; (8003398 <main+0x178>)
 8003344:	ed83 4b00 	vstr	d4, [r3]
 8003348:	ed83 5b02 	vstr	d5, [r3, #8]
 800334c:	ed83 6b04 	vstr	d6, [r3, #16]
 8003350:	ed83 7b06 	vstr	d7, [r3, #24]
    Euler      = bno055_getVectorEuler();
 8003354:	e7c5      	b.n	80032e2 <main+0xc2>
 8003356:	bf00      	nop
 8003358:	20046f40 	.word	0x20046f40
 800335c:	20046ea0 	.word	0x20046ea0
 8003360:	20046e3c 	.word	0x20046e3c
 8003364:	200468e8 	.word	0x200468e8
 8003368:	200468a8 	.word	0x200468a8
 800336c:	2000000a 	.word	0x2000000a
 8003370:	40010000 	.word	0x40010000
 8003374:	40000400 	.word	0x40000400
 8003378:	40000800 	.word	0x40000800
 800337c:	40010400 	.word	0x40010400
 8003380:	20046dfc 	.word	0x20046dfc
 8003384:	20046ee0 	.word	0x20046ee0
 8003388:	200469a8 	.word	0x200469a8
 800338c:	40020400 	.word	0x40020400
 8003390:	20046e80 	.word	0x20046e80
 8003394:	20046f80 	.word	0x20046f80
 8003398:	20046f20 	.word	0x20046f20

0800339c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b0b8      	sub	sp, #224	; 0xe0
 80033a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033a2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80033a6:	2234      	movs	r2, #52	; 0x34
 80033a8:	2100      	movs	r1, #0
 80033aa:	4618      	mov	r0, r3
 80033ac:	f005 fc85 	bl	8008cba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033c0:	f107 0308 	add.w	r3, r7, #8
 80033c4:	2290      	movs	r2, #144	; 0x90
 80033c6:	2100      	movs	r1, #0
 80033c8:	4618      	mov	r0, r3
 80033ca:	f005 fc76 	bl	8008cba <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80033ce:	f002 fa5b 	bl	8005888 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033d2:	4b3b      	ldr	r3, [pc, #236]	; (80034c0 <SystemClock_Config+0x124>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	4a3a      	ldr	r2, [pc, #232]	; (80034c0 <SystemClock_Config+0x124>)
 80033d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033dc:	6413      	str	r3, [r2, #64]	; 0x40
 80033de:	4b38      	ldr	r3, [pc, #224]	; (80034c0 <SystemClock_Config+0x124>)
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033e6:	607b      	str	r3, [r7, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80033ea:	4b36      	ldr	r3, [pc, #216]	; (80034c4 <SystemClock_Config+0x128>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80033f2:	4a34      	ldr	r2, [pc, #208]	; (80034c4 <SystemClock_Config+0x128>)
 80033f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033f8:	6013      	str	r3, [r2, #0]
 80033fa:	4b32      	ldr	r3, [pc, #200]	; (80034c4 <SystemClock_Config+0x128>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003402:	603b      	str	r3, [r7, #0]
 8003404:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003406:	2301      	movs	r3, #1
 8003408:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800340c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003410:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003414:	2302      	movs	r3, #2
 8003416:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800341a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800341e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003422:	2304      	movs	r3, #4
 8003424:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8003428:	2360      	movs	r3, #96	; 0x60
 800342a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800342e:	2302      	movs	r3, #2
 8003430:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003434:	2304      	movs	r3, #4
 8003436:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800343a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800343e:	4618      	mov	r0, r3
 8003440:	f002 fa82 	bl	8005948 <HAL_RCC_OscConfig>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800344a:	f000 fc85 	bl	8003d58 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800344e:	f002 fa2b 	bl	80058a8 <HAL_PWREx_EnableOverDrive>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003458:	f000 fc7e 	bl	8003d58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800345c:	230f      	movs	r3, #15
 800345e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003462:	2302      	movs	r3, #2
 8003464:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003468:	2300      	movs	r3, #0
 800346a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800346e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003472:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003476:	2300      	movs	r3, #0
 8003478:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800347c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003480:	2103      	movs	r1, #3
 8003482:	4618      	mov	r0, r3
 8003484:	f002 fd0e 	bl	8005ea4 <HAL_RCC_ClockConfig>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800348e:	f000 fc63 	bl	8003d58 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 8003492:	4b0d      	ldr	r3, [pc, #52]	; (80034c8 <SystemClock_Config+0x12c>)
 8003494:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003496:	2300      	movs	r3, #0
 8003498:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800349a:	2300      	movs	r3, #0
 800349c:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800349e:	2300      	movs	r3, #0
 80034a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034a4:	f107 0308 	add.w	r3, r7, #8
 80034a8:	4618      	mov	r0, r3
 80034aa:	f002 fef3 	bl	8006294 <HAL_RCCEx_PeriphCLKConfig>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 80034b4:	f000 fc50 	bl	8003d58 <Error_Handler>
  }
}
 80034b8:	bf00      	nop
 80034ba:	37e0      	adds	r7, #224	; 0xe0
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40023800 	.word	0x40023800
 80034c4:	40007000 	.word	0x40007000
 80034c8:	00204100 	.word	0x00204100

080034cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80034d0:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <MX_I2C1_Init+0x74>)
 80034d2:	4a1c      	ldr	r2, [pc, #112]	; (8003544 <MX_I2C1_Init+0x78>)
 80034d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2010091A;
 80034d6:	4b1a      	ldr	r3, [pc, #104]	; (8003540 <MX_I2C1_Init+0x74>)
 80034d8:	4a1b      	ldr	r2, [pc, #108]	; (8003548 <MX_I2C1_Init+0x7c>)
 80034da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80034dc:	4b18      	ldr	r3, [pc, #96]	; (8003540 <MX_I2C1_Init+0x74>)
 80034de:	2200      	movs	r2, #0
 80034e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034e2:	4b17      	ldr	r3, [pc, #92]	; (8003540 <MX_I2C1_Init+0x74>)
 80034e4:	2201      	movs	r2, #1
 80034e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034e8:	4b15      	ldr	r3, [pc, #84]	; (8003540 <MX_I2C1_Init+0x74>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80034ee:	4b14      	ldr	r3, [pc, #80]	; (8003540 <MX_I2C1_Init+0x74>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034f4:	4b12      	ldr	r3, [pc, #72]	; (8003540 <MX_I2C1_Init+0x74>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034fa:	4b11      	ldr	r3, [pc, #68]	; (8003540 <MX_I2C1_Init+0x74>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003500:	4b0f      	ldr	r3, [pc, #60]	; (8003540 <MX_I2C1_Init+0x74>)
 8003502:	2200      	movs	r2, #0
 8003504:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003506:	480e      	ldr	r0, [pc, #56]	; (8003540 <MX_I2C1_Init+0x74>)
 8003508:	f001 fb6a 	bl	8004be0 <HAL_I2C_Init>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003512:	f000 fc21 	bl	8003d58 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003516:	2100      	movs	r1, #0
 8003518:	4809      	ldr	r0, [pc, #36]	; (8003540 <MX_I2C1_Init+0x74>)
 800351a:	f001 ffd5 	bl	80054c8 <HAL_I2CEx_ConfigAnalogFilter>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003524:	f000 fc18 	bl	8003d58 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003528:	2100      	movs	r1, #0
 800352a:	4805      	ldr	r0, [pc, #20]	; (8003540 <MX_I2C1_Init+0x74>)
 800352c:	f002 f817 	bl	800555e <HAL_I2CEx_ConfigDigitalFilter>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003536:	f000 fc0f 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	200469a8 	.word	0x200469a8
 8003544:	40005400 	.word	0x40005400
 8003548:	2010091a 	.word	0x2010091a

0800354c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b08c      	sub	sp, #48	; 0x30
 8003550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003552:	f107 030c 	add.w	r3, r7, #12
 8003556:	2224      	movs	r2, #36	; 0x24
 8003558:	2100      	movs	r1, #0
 800355a:	4618      	mov	r0, r3
 800355c:	f005 fbad 	bl	8008cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003560:	463b      	mov	r3, r7
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	605a      	str	r2, [r3, #4]
 8003568:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800356a:	4b23      	ldr	r3, [pc, #140]	; (80035f8 <MX_TIM1_Init+0xac>)
 800356c:	4a23      	ldr	r2, [pc, #140]	; (80035fc <MX_TIM1_Init+0xb0>)
 800356e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003570:	4b21      	ldr	r3, [pc, #132]	; (80035f8 <MX_TIM1_Init+0xac>)
 8003572:	2200      	movs	r2, #0
 8003574:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003576:	4b20      	ldr	r3, [pc, #128]	; (80035f8 <MX_TIM1_Init+0xac>)
 8003578:	2200      	movs	r2, #0
 800357a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800357c:	4b1e      	ldr	r3, [pc, #120]	; (80035f8 <MX_TIM1_Init+0xac>)
 800357e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003582:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003584:	4b1c      	ldr	r3, [pc, #112]	; (80035f8 <MX_TIM1_Init+0xac>)
 8003586:	2200      	movs	r2, #0
 8003588:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800358a:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <MX_TIM1_Init+0xac>)
 800358c:	2200      	movs	r2, #0
 800358e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003590:	4b19      	ldr	r3, [pc, #100]	; (80035f8 <MX_TIM1_Init+0xac>)
 8003592:	2200      	movs	r2, #0
 8003594:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003596:	2303      	movs	r3, #3
 8003598:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800359a:	2300      	movs	r3, #0
 800359c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800359e:	2301      	movs	r3, #1
 80035a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80035aa:	2300      	movs	r3, #0
 80035ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80035ae:	2301      	movs	r3, #1
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80035b2:	2300      	movs	r3, #0
 80035b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80035b6:	2300      	movs	r3, #0
 80035b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80035ba:	f107 030c 	add.w	r3, r7, #12
 80035be:	4619      	mov	r1, r3
 80035c0:	480d      	ldr	r0, [pc, #52]	; (80035f8 <MX_TIM1_Init+0xac>)
 80035c2:	f003 fb5d 	bl	8006c80 <HAL_TIM_Encoder_Init>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80035cc:	f000 fbc4 	bl	8003d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035d0:	2300      	movs	r3, #0
 80035d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80035d4:	2300      	movs	r3, #0
 80035d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035d8:	2300      	movs	r3, #0
 80035da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035dc:	463b      	mov	r3, r7
 80035de:	4619      	mov	r1, r3
 80035e0:	4805      	ldr	r0, [pc, #20]	; (80035f8 <MX_TIM1_Init+0xac>)
 80035e2:	f004 faed 	bl	8007bc0 <HAL_TIMEx_MasterConfigSynchronization>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80035ec:	f000 fbb4 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80035f0:	bf00      	nop
 80035f2:	3730      	adds	r7, #48	; 0x30
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20046ea0 	.word	0x20046ea0
 80035fc:	40010000 	.word	0x40010000

08003600 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b088      	sub	sp, #32
 8003604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003606:	f107 0310 	add.w	r3, r7, #16
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003614:	1d3b      	adds	r3, r7, #4
 8003616:	2200      	movs	r2, #0
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	605a      	str	r2, [r3, #4]
 800361c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800361e:	4b1e      	ldr	r3, [pc, #120]	; (8003698 <MX_TIM2_Init+0x98>)
 8003620:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003624:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8003626:	4b1c      	ldr	r3, [pc, #112]	; (8003698 <MX_TIM2_Init+0x98>)
 8003628:	225f      	movs	r2, #95	; 0x5f
 800362a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800362c:	4b1a      	ldr	r3, [pc, #104]	; (8003698 <MX_TIM2_Init+0x98>)
 800362e:	2200      	movs	r2, #0
 8003630:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8003632:	4b19      	ldr	r3, [pc, #100]	; (8003698 <MX_TIM2_Init+0x98>)
 8003634:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003638:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800363a:	4b17      	ldr	r3, [pc, #92]	; (8003698 <MX_TIM2_Init+0x98>)
 800363c:	2200      	movs	r2, #0
 800363e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003640:	4b15      	ldr	r3, [pc, #84]	; (8003698 <MX_TIM2_Init+0x98>)
 8003642:	2200      	movs	r2, #0
 8003644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003646:	4814      	ldr	r0, [pc, #80]	; (8003698 <MX_TIM2_Init+0x98>)
 8003648:	f003 fa4a 	bl	8006ae0 <HAL_TIM_Base_Init>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003652:	f000 fb81 	bl	8003d58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800365a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800365c:	f107 0310 	add.w	r3, r7, #16
 8003660:	4619      	mov	r1, r3
 8003662:	480d      	ldr	r0, [pc, #52]	; (8003698 <MX_TIM2_Init+0x98>)
 8003664:	f003 fe0c 	bl	8007280 <HAL_TIM_ConfigClockSource>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800366e:	f000 fb73 	bl	8003d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003672:	2300      	movs	r3, #0
 8003674:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003676:	2300      	movs	r3, #0
 8003678:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800367a:	1d3b      	adds	r3, r7, #4
 800367c:	4619      	mov	r1, r3
 800367e:	4806      	ldr	r0, [pc, #24]	; (8003698 <MX_TIM2_Init+0x98>)
 8003680:	f004 fa9e 	bl	8007bc0 <HAL_TIMEx_MasterConfigSynchronization>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800368a:	f000 fb65 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800368e:	bf00      	nop
 8003690:	3720      	adds	r7, #32
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20046f40 	.word	0x20046f40

0800369c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08c      	sub	sp, #48	; 0x30
 80036a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80036a2:	f107 030c 	add.w	r3, r7, #12
 80036a6:	2224      	movs	r2, #36	; 0x24
 80036a8:	2100      	movs	r1, #0
 80036aa:	4618      	mov	r0, r3
 80036ac:	f005 fb05 	bl	8008cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036b0:	463b      	mov	r3, r7
 80036b2:	2200      	movs	r2, #0
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	605a      	str	r2, [r3, #4]
 80036b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80036ba:	4b21      	ldr	r3, [pc, #132]	; (8003740 <MX_TIM3_Init+0xa4>)
 80036bc:	4a21      	ldr	r2, [pc, #132]	; (8003744 <MX_TIM3_Init+0xa8>)
 80036be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80036c0:	4b1f      	ldr	r3, [pc, #124]	; (8003740 <MX_TIM3_Init+0xa4>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036c6:	4b1e      	ldr	r3, [pc, #120]	; (8003740 <MX_TIM3_Init+0xa4>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80036cc:	4b1c      	ldr	r3, [pc, #112]	; (8003740 <MX_TIM3_Init+0xa4>)
 80036ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036d4:	4b1a      	ldr	r3, [pc, #104]	; (8003740 <MX_TIM3_Init+0xa4>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036da:	4b19      	ldr	r3, [pc, #100]	; (8003740 <MX_TIM3_Init+0xa4>)
 80036dc:	2200      	movs	r2, #0
 80036de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80036e0:	2303      	movs	r3, #3
 80036e2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80036e4:	2300      	movs	r3, #0
 80036e6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80036e8:	2301      	movs	r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80036ec:	2300      	movs	r3, #0
 80036ee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80036f0:	2300      	movs	r3, #0
 80036f2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80036f4:	2300      	movs	r3, #0
 80036f6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80036f8:	2301      	movs	r3, #1
 80036fa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80036fc:	2300      	movs	r3, #0
 80036fe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003704:	f107 030c 	add.w	r3, r7, #12
 8003708:	4619      	mov	r1, r3
 800370a:	480d      	ldr	r0, [pc, #52]	; (8003740 <MX_TIM3_Init+0xa4>)
 800370c:	f003 fab8 	bl	8006c80 <HAL_TIM_Encoder_Init>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8003716:	f000 fb1f 	bl	8003d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800371a:	2300      	movs	r3, #0
 800371c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800371e:	2300      	movs	r3, #0
 8003720:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003722:	463b      	mov	r3, r7
 8003724:	4619      	mov	r1, r3
 8003726:	4806      	ldr	r0, [pc, #24]	; (8003740 <MX_TIM3_Init+0xa4>)
 8003728:	f004 fa4a 	bl	8007bc0 <HAL_TIMEx_MasterConfigSynchronization>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003732:	f000 fb11 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003736:	bf00      	nop
 8003738:	3730      	adds	r7, #48	; 0x30
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	20046e3c 	.word	0x20046e3c
 8003744:	40000400 	.word	0x40000400

08003748 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08c      	sub	sp, #48	; 0x30
 800374c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800374e:	f107 030c 	add.w	r3, r7, #12
 8003752:	2224      	movs	r2, #36	; 0x24
 8003754:	2100      	movs	r1, #0
 8003756:	4618      	mov	r0, r3
 8003758:	f005 faaf 	bl	8008cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800375c:	463b      	mov	r3, r7
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	605a      	str	r2, [r3, #4]
 8003764:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003766:	4b21      	ldr	r3, [pc, #132]	; (80037ec <MX_TIM4_Init+0xa4>)
 8003768:	4a21      	ldr	r2, [pc, #132]	; (80037f0 <MX_TIM4_Init+0xa8>)
 800376a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800376c:	4b1f      	ldr	r3, [pc, #124]	; (80037ec <MX_TIM4_Init+0xa4>)
 800376e:	2200      	movs	r2, #0
 8003770:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003772:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <MX_TIM4_Init+0xa4>)
 8003774:	2200      	movs	r2, #0
 8003776:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003778:	4b1c      	ldr	r3, [pc, #112]	; (80037ec <MX_TIM4_Init+0xa4>)
 800377a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800377e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003780:	4b1a      	ldr	r3, [pc, #104]	; (80037ec <MX_TIM4_Init+0xa4>)
 8003782:	2200      	movs	r2, #0
 8003784:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003786:	4b19      	ldr	r3, [pc, #100]	; (80037ec <MX_TIM4_Init+0xa4>)
 8003788:	2200      	movs	r2, #0
 800378a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800378c:	2303      	movs	r3, #3
 800378e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003790:	2300      	movs	r3, #0
 8003792:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003794:	2301      	movs	r3, #1
 8003796:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003798:	2300      	movs	r3, #0
 800379a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800379c:	2300      	movs	r3, #0
 800379e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80037a0:	2300      	movs	r3, #0
 80037a2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80037a4:	2301      	movs	r3, #1
 80037a6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80037a8:	2300      	movs	r3, #0
 80037aa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80037ac:	2300      	movs	r3, #0
 80037ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80037b0:	f107 030c 	add.w	r3, r7, #12
 80037b4:	4619      	mov	r1, r3
 80037b6:	480d      	ldr	r0, [pc, #52]	; (80037ec <MX_TIM4_Init+0xa4>)
 80037b8:	f003 fa62 	bl	8006c80 <HAL_TIM_Encoder_Init>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80037c2:	f000 fac9 	bl	8003d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037c6:	2300      	movs	r3, #0
 80037c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ca:	2300      	movs	r3, #0
 80037cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80037ce:	463b      	mov	r3, r7
 80037d0:	4619      	mov	r1, r3
 80037d2:	4806      	ldr	r0, [pc, #24]	; (80037ec <MX_TIM4_Init+0xa4>)
 80037d4:	f004 f9f4 	bl	8007bc0 <HAL_TIMEx_MasterConfigSynchronization>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80037de:	f000 fabb 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80037e2:	bf00      	nop
 80037e4:	3730      	adds	r7, #48	; 0x30
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	200468e8 	.word	0x200468e8
 80037f0:	40000800 	.word	0x40000800

080037f4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08e      	sub	sp, #56	; 0x38
 80037f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	605a      	str	r2, [r3, #4]
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003808:	f107 031c 	add.w	r3, r7, #28
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	605a      	str	r2, [r3, #4]
 8003812:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003814:	463b      	mov	r3, r7
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	605a      	str	r2, [r3, #4]
 800381c:	609a      	str	r2, [r3, #8]
 800381e:	60da      	str	r2, [r3, #12]
 8003820:	611a      	str	r2, [r3, #16]
 8003822:	615a      	str	r2, [r3, #20]
 8003824:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003826:	4b32      	ldr	r3, [pc, #200]	; (80038f0 <MX_TIM5_Init+0xfc>)
 8003828:	4a32      	ldr	r2, [pc, #200]	; (80038f4 <MX_TIM5_Init+0x100>)
 800382a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1-1;
 800382c:	4b30      	ldr	r3, [pc, #192]	; (80038f0 <MX_TIM5_Init+0xfc>)
 800382e:	2200      	movs	r2, #0
 8003830:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003832:	4b2f      	ldr	r3, [pc, #188]	; (80038f0 <MX_TIM5_Init+0xfc>)
 8003834:	2200      	movs	r2, #0
 8003836:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 8003838:	4b2d      	ldr	r3, [pc, #180]	; (80038f0 <MX_TIM5_Init+0xfc>)
 800383a:	f640 729f 	movw	r2, #3999	; 0xf9f
 800383e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003840:	4b2b      	ldr	r3, [pc, #172]	; (80038f0 <MX_TIM5_Init+0xfc>)
 8003842:	2200      	movs	r2, #0
 8003844:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003846:	4b2a      	ldr	r3, [pc, #168]	; (80038f0 <MX_TIM5_Init+0xfc>)
 8003848:	2200      	movs	r2, #0
 800384a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800384c:	4828      	ldr	r0, [pc, #160]	; (80038f0 <MX_TIM5_Init+0xfc>)
 800384e:	f003 f947 	bl	8006ae0 <HAL_TIM_Base_Init>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003858:	f000 fa7e 	bl	8003d58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800385c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003860:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003862:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003866:	4619      	mov	r1, r3
 8003868:	4821      	ldr	r0, [pc, #132]	; (80038f0 <MX_TIM5_Init+0xfc>)
 800386a:	f003 fd09 	bl	8007280 <HAL_TIM_ConfigClockSource>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8003874:	f000 fa70 	bl	8003d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003878:	481d      	ldr	r0, [pc, #116]	; (80038f0 <MX_TIM5_Init+0xfc>)
 800387a:	f003 f987 	bl	8006b8c <HAL_TIM_PWM_Init>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003884:	f000 fa68 	bl	8003d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800388c:	2300      	movs	r3, #0
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003890:	f107 031c 	add.w	r3, r7, #28
 8003894:	4619      	mov	r1, r3
 8003896:	4816      	ldr	r0, [pc, #88]	; (80038f0 <MX_TIM5_Init+0xfc>)
 8003898:	f004 f992 	bl	8007bc0 <HAL_TIMEx_MasterConfigSynchronization>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80038a2:	f000 fa59 	bl	8003d58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038a6:	2360      	movs	r3, #96	; 0x60
 80038a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80038aa:	2300      	movs	r3, #0
 80038ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038b2:	2300      	movs	r3, #0
 80038b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038b6:	463b      	mov	r3, r7
 80038b8:	2200      	movs	r2, #0
 80038ba:	4619      	mov	r1, r3
 80038bc:	480c      	ldr	r0, [pc, #48]	; (80038f0 <MX_TIM5_Init+0xfc>)
 80038be:	f003 fbc7 	bl	8007050 <HAL_TIM_PWM_ConfigChannel>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80038c8:	f000 fa46 	bl	8003d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80038cc:	463b      	mov	r3, r7
 80038ce:	220c      	movs	r2, #12
 80038d0:	4619      	mov	r1, r3
 80038d2:	4807      	ldr	r0, [pc, #28]	; (80038f0 <MX_TIM5_Init+0xfc>)
 80038d4:	f003 fbbc 	bl	8007050 <HAL_TIM_PWM_ConfigChannel>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 80038de:	f000 fa3b 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80038e2:	4803      	ldr	r0, [pc, #12]	; (80038f0 <MX_TIM5_Init+0xfc>)
 80038e4:	f000 fbee 	bl	80040c4 <HAL_TIM_MspPostInit>

}
 80038e8:	bf00      	nop
 80038ea:	3738      	adds	r7, #56	; 0x38
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	20046dfc 	.word	0x20046dfc
 80038f4:	40000c00 	.word	0x40000c00

080038f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08c      	sub	sp, #48	; 0x30
 80038fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80038fe:	f107 030c 	add.w	r3, r7, #12
 8003902:	2224      	movs	r2, #36	; 0x24
 8003904:	2100      	movs	r1, #0
 8003906:	4618      	mov	r0, r3
 8003908:	f005 f9d7 	bl	8008cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800390c:	463b      	mov	r3, r7
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	605a      	str	r2, [r3, #4]
 8003914:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003916:	4b23      	ldr	r3, [pc, #140]	; (80039a4 <MX_TIM8_Init+0xac>)
 8003918:	4a23      	ldr	r2, [pc, #140]	; (80039a8 <MX_TIM8_Init+0xb0>)
 800391a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800391c:	4b21      	ldr	r3, [pc, #132]	; (80039a4 <MX_TIM8_Init+0xac>)
 800391e:	2200      	movs	r2, #0
 8003920:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003922:	4b20      	ldr	r3, [pc, #128]	; (80039a4 <MX_TIM8_Init+0xac>)
 8003924:	2200      	movs	r2, #0
 8003926:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003928:	4b1e      	ldr	r3, [pc, #120]	; (80039a4 <MX_TIM8_Init+0xac>)
 800392a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800392e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003930:	4b1c      	ldr	r3, [pc, #112]	; (80039a4 <MX_TIM8_Init+0xac>)
 8003932:	2200      	movs	r2, #0
 8003934:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003936:	4b1b      	ldr	r3, [pc, #108]	; (80039a4 <MX_TIM8_Init+0xac>)
 8003938:	2200      	movs	r2, #0
 800393a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800393c:	4b19      	ldr	r3, [pc, #100]	; (80039a4 <MX_TIM8_Init+0xac>)
 800393e:	2200      	movs	r2, #0
 8003940:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003942:	2303      	movs	r3, #3
 8003944:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800394a:	2301      	movs	r3, #1
 800394c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800394e:	2300      	movs	r3, #0
 8003950:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003956:	2300      	movs	r3, #0
 8003958:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800395a:	2301      	movs	r3, #1
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800395e:	2300      	movs	r3, #0
 8003960:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003962:	2300      	movs	r3, #0
 8003964:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003966:	f107 030c 	add.w	r3, r7, #12
 800396a:	4619      	mov	r1, r3
 800396c:	480d      	ldr	r0, [pc, #52]	; (80039a4 <MX_TIM8_Init+0xac>)
 800396e:	f003 f987 	bl	8006c80 <HAL_TIM_Encoder_Init>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003978:	f000 f9ee 	bl	8003d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800397c:	2300      	movs	r3, #0
 800397e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003980:	2300      	movs	r3, #0
 8003982:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003984:	2300      	movs	r3, #0
 8003986:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003988:	463b      	mov	r3, r7
 800398a:	4619      	mov	r1, r3
 800398c:	4805      	ldr	r0, [pc, #20]	; (80039a4 <MX_TIM8_Init+0xac>)
 800398e:	f004 f917 	bl	8007bc0 <HAL_TIMEx_MasterConfigSynchronization>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003998:	f000 f9de 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800399c:	bf00      	nop
 800399e:	3730      	adds	r7, #48	; 0x30
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	200468a8 	.word	0x200468a8
 80039a8:	40010400 	.word	0x40010400

080039ac <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08c      	sub	sp, #48	; 0x30
 80039b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039b2:	f107 0320 	add.w	r3, r7, #32
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	605a      	str	r2, [r3, #4]
 80039bc:	609a      	str	r2, [r3, #8]
 80039be:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	605a      	str	r2, [r3, #4]
 80039c8:	609a      	str	r2, [r3, #8]
 80039ca:	60da      	str	r2, [r3, #12]
 80039cc:	611a      	str	r2, [r3, #16]
 80039ce:	615a      	str	r2, [r3, #20]
 80039d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80039d2:	4b2b      	ldr	r3, [pc, #172]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039d4:	4a2b      	ldr	r2, [pc, #172]	; (8003a84 <MX_TIM9_Init+0xd8>)
 80039d6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1-1;
 80039d8:	4b29      	ldr	r3, [pc, #164]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039da:	2200      	movs	r2, #0
 80039dc:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039de:	4b28      	ldr	r3, [pc, #160]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4000-1;
 80039e4:	4b26      	ldr	r3, [pc, #152]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039e6:	f640 729f 	movw	r2, #3999	; 0xf9f
 80039ea:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ec:	4b24      	ldr	r3, [pc, #144]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039f2:	4b23      	ldr	r3, [pc, #140]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80039f8:	4821      	ldr	r0, [pc, #132]	; (8003a80 <MX_TIM9_Init+0xd4>)
 80039fa:	f003 f871 	bl	8006ae0 <HAL_TIM_Base_Init>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8003a04:	f000 f9a8 	bl	8003d58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a0c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003a0e:	f107 0320 	add.w	r3, r7, #32
 8003a12:	4619      	mov	r1, r3
 8003a14:	481a      	ldr	r0, [pc, #104]	; (8003a80 <MX_TIM9_Init+0xd4>)
 8003a16:	f003 fc33 	bl	8007280 <HAL_TIM_ConfigClockSource>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003a20:	f000 f99a 	bl	8003d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003a24:	4816      	ldr	r0, [pc, #88]	; (8003a80 <MX_TIM9_Init+0xd4>)
 8003a26:	f003 f8b1 	bl	8006b8c <HAL_TIM_PWM_Init>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003a30:	f000 f992 	bl	8003d58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a34:	2360      	movs	r3, #96	; 0x60
 8003a36:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a44:	1d3b      	adds	r3, r7, #4
 8003a46:	2200      	movs	r2, #0
 8003a48:	4619      	mov	r1, r3
 8003a4a:	480d      	ldr	r0, [pc, #52]	; (8003a80 <MX_TIM9_Init+0xd4>)
 8003a4c:	f003 fb00 	bl	8007050 <HAL_TIM_PWM_ConfigChannel>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8003a56:	f000 f97f 	bl	8003d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a5a:	1d3b      	adds	r3, r7, #4
 8003a5c:	2204      	movs	r2, #4
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4807      	ldr	r0, [pc, #28]	; (8003a80 <MX_TIM9_Init+0xd4>)
 8003a62:	f003 faf5 	bl	8007050 <HAL_TIM_PWM_ConfigChannel>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8003a6c:	f000 f974 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003a70:	4803      	ldr	r0, [pc, #12]	; (8003a80 <MX_TIM9_Init+0xd4>)
 8003a72:	f000 fb27 	bl	80040c4 <HAL_TIM_MspPostInit>

}
 8003a76:	bf00      	nop
 8003a78:	3730      	adds	r7, #48	; 0x30
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	20046ee0 	.word	0x20046ee0
 8003a84:	40014000 	.word	0x40014000

08003a88 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003a8c:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003a8e:	4a15      	ldr	r2, [pc, #84]	; (8003ae4 <MX_USART3_UART_Init+0x5c>)
 8003a90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003a92:	4b13      	ldr	r3, [pc, #76]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003a94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003a9a:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8003aac:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003aae:	2208      	movs	r2, #8
 8003ab0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ab2:	4b0b      	ldr	r3, [pc, #44]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ab8:	4b09      	ldr	r3, [pc, #36]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003abe:	4b08      	ldr	r3, [pc, #32]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ac4:	4b06      	ldr	r3, [pc, #24]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003aca:	4805      	ldr	r0, [pc, #20]	; (8003ae0 <MX_USART3_UART_Init+0x58>)
 8003acc:	f004 f924 	bl	8007d18 <HAL_UART_Init>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003ad6:	f000 f93f 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003ada:	bf00      	nop
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20046928 	.word	0x20046928
 8003ae4:	40004800 	.word	0x40004800

08003ae8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003aec:	4b14      	ldr	r3, [pc, #80]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003aee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003af2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003af4:	4b12      	ldr	r3, [pc, #72]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003af6:	2206      	movs	r2, #6
 8003af8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003afa:	4b11      	ldr	r3, [pc, #68]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003afc:	2202      	movs	r2, #2
 8003afe:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003b00:	4b0f      	ldr	r3, [pc, #60]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003b06:	4b0e      	ldr	r3, [pc, #56]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b08:	2202      	movs	r2, #2
 8003b0a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8003b0c:	4b0c      	ldr	r3, [pc, #48]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b0e:	2201      	movs	r2, #1
 8003b10:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003b12:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003b18:	4b09      	ldr	r3, [pc, #36]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003b1e:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b20:	2201      	movs	r2, #1
 8003b22:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003b24:	4b06      	ldr	r3, [pc, #24]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003b2a:	4805      	ldr	r0, [pc, #20]	; (8003b40 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003b2c:	f001 fd63 	bl	80055f6 <HAL_PCD_Init>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003b36:	f000 f90f 	bl	8003d58 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003b3a:	bf00      	nop
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	200469f4 	.word	0x200469f4

08003b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08c      	sub	sp, #48	; 0x30
 8003b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4a:	f107 031c 	add.w	r3, r7, #28
 8003b4e:	2200      	movs	r2, #0
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	605a      	str	r2, [r3, #4]
 8003b54:	609a      	str	r2, [r3, #8]
 8003b56:	60da      	str	r2, [r3, #12]
 8003b58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b5a:	4b78      	ldr	r3, [pc, #480]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	4a77      	ldr	r2, [pc, #476]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b60:	f043 0310 	orr.w	r3, r3, #16
 8003b64:	6313      	str	r3, [r2, #48]	; 0x30
 8003b66:	4b75      	ldr	r3, [pc, #468]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6a:	f003 0310 	and.w	r3, r3, #16
 8003b6e:	61bb      	str	r3, [r7, #24]
 8003b70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b72:	4b72      	ldr	r3, [pc, #456]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a71      	ldr	r2, [pc, #452]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b78:	f043 0304 	orr.w	r3, r3, #4
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b6f      	ldr	r3, [pc, #444]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0304 	and.w	r3, r3, #4
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b8a:	4b6c      	ldr	r3, [pc, #432]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8e:	4a6b      	ldr	r2, [pc, #428]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b94:	6313      	str	r3, [r2, #48]	; 0x30
 8003b96:	4b69      	ldr	r3, [pc, #420]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b9e:	613b      	str	r3, [r7, #16]
 8003ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba2:	4b66      	ldr	r3, [pc, #408]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	4a65      	ldr	r2, [pc, #404]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	6313      	str	r3, [r2, #48]	; 0x30
 8003bae:	4b63      	ldr	r3, [pc, #396]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bba:	4b60      	ldr	r3, [pc, #384]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbe:	4a5f      	ldr	r2, [pc, #380]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bc0:	f043 0302 	orr.w	r3, r3, #2
 8003bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bc6:	4b5d      	ldr	r3, [pc, #372]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	60bb      	str	r3, [r7, #8]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bd2:	4b5a      	ldr	r3, [pc, #360]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd6:	4a59      	ldr	r2, [pc, #356]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bd8:	f043 0308 	orr.w	r3, r3, #8
 8003bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bde:	4b57      	ldr	r3, [pc, #348]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	607b      	str	r3, [r7, #4]
 8003be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003bea:	4b54      	ldr	r3, [pc, #336]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	4a53      	ldr	r2, [pc, #332]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bf6:	4b51      	ldr	r3, [pc, #324]	; (8003d3c <MX_GPIO_Init+0x1f8>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bfe:	603b      	str	r3, [r7, #0]
 8003c00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8003c02:	2200      	movs	r2, #0
 8003c04:	f244 0181 	movw	r1, #16513	; 0x4081
 8003c08:	484d      	ldr	r0, [pc, #308]	; (8003d40 <MX_GPIO_Init+0x1fc>)
 8003c0a:	f000 ffb7 	bl	8004b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2140      	movs	r1, #64	; 0x40
 8003c12:	484c      	ldr	r0, [pc, #304]	; (8003d44 <MX_GPIO_Init+0x200>)
 8003c14:	f000 ffb2 	bl	8004b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003c18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c1e:	4b4a      	ldr	r3, [pc, #296]	; (8003d48 <MX_GPIO_Init+0x204>)
 8003c20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c22:	2300      	movs	r3, #0
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003c26:	f107 031c 	add.w	r3, r7, #28
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4847      	ldr	r0, [pc, #284]	; (8003d4c <MX_GPIO_Init+0x208>)
 8003c2e:	f000 fdfb 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003c32:	2332      	movs	r3, #50	; 0x32
 8003c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c36:	2302      	movs	r3, #2
 8003c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003c42:	230b      	movs	r3, #11
 8003c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c46:	f107 031c 	add.w	r3, r7, #28
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	483f      	ldr	r0, [pc, #252]	; (8003d4c <MX_GPIO_Init+0x208>)
 8003c4e:	f000 fdeb 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003c52:	2386      	movs	r3, #134	; 0x86
 8003c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c56:	2302      	movs	r3, #2
 8003c58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003c62:	230b      	movs	r3, #11
 8003c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c66:	f107 031c 	add.w	r3, r7, #28
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4838      	ldr	r0, [pc, #224]	; (8003d50 <MX_GPIO_Init+0x20c>)
 8003c6e:	f000 fddb 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8003c72:	f244 0381 	movw	r3, #16513	; 0x4081
 8003c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c80:	2300      	movs	r3, #0
 8003c82:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c84:	f107 031c 	add.w	r3, r7, #28
 8003c88:	4619      	mov	r1, r3
 8003c8a:	482d      	ldr	r0, [pc, #180]	; (8003d40 <MX_GPIO_Init+0x1fc>)
 8003c8c:	f000 fdcc 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003c90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c96:	2302      	movs	r3, #2
 8003c98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003ca2:	230b      	movs	r3, #11
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8003ca6:	f107 031c 	add.w	r3, r7, #28
 8003caa:	4619      	mov	r1, r3
 8003cac:	4824      	ldr	r0, [pc, #144]	; (8003d40 <MX_GPIO_Init+0x1fc>)
 8003cae:	f000 fdbb 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003cb2:	2340      	movs	r3, #64	; 0x40
 8003cb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003cc2:	f107 031c 	add.w	r3, r7, #28
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	481e      	ldr	r0, [pc, #120]	; (8003d44 <MX_GPIO_Init+0x200>)
 8003cca:	f000 fdad 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8003cce:	2380      	movs	r3, #128	; 0x80
 8003cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003cda:	f107 031c 	add.w	r3, r7, #28
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4818      	ldr	r0, [pc, #96]	; (8003d44 <MX_GPIO_Init+0x200>)
 8003ce2:	f000 fda1 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003cec:	4b19      	ldr	r3, [pc, #100]	; (8003d54 <MX_GPIO_Init+0x210>)
 8003cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cf4:	f107 031c 	add.w	r3, r7, #28
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4814      	ldr	r0, [pc, #80]	; (8003d4c <MX_GPIO_Init+0x208>)
 8003cfc:	f000 fd94 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003d00:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8003d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d06:	2302      	movs	r3, #2
 8003d08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003d12:	230b      	movs	r3, #11
 8003d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003d16:	f107 031c 	add.w	r3, r7, #28
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	4809      	ldr	r0, [pc, #36]	; (8003d44 <MX_GPIO_Init+0x200>)
 8003d1e:	f000 fd83 	bl	8004828 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003d22:	2200      	movs	r2, #0
 8003d24:	2100      	movs	r1, #0
 8003d26:	2017      	movs	r0, #23
 8003d28:	f000 fd47 	bl	80047ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003d2c:	2017      	movs	r0, #23
 8003d2e:	f000 fd60 	bl	80047f2 <HAL_NVIC_EnableIRQ>

}
 8003d32:	bf00      	nop
 8003d34:	3730      	adds	r7, #48	; 0x30
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40020400 	.word	0x40020400
 8003d44:	40021800 	.word	0x40021800
 8003d48:	10110000 	.word	0x10110000
 8003d4c:	40020800 	.word	0x40020800
 8003d50:	40020000 	.word	0x40020000
 8003d54:	10310000 	.word	0x10310000

08003d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003d5c:	bf00      	nop
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
	...

08003d68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003d6e:	4b0f      	ldr	r3, [pc, #60]	; (8003dac <HAL_MspInit+0x44>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	4a0e      	ldr	r2, [pc, #56]	; (8003dac <HAL_MspInit+0x44>)
 8003d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d78:	6413      	str	r3, [r2, #64]	; 0x40
 8003d7a:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <HAL_MspInit+0x44>)
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d82:	607b      	str	r3, [r7, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d86:	4b09      	ldr	r3, [pc, #36]	; (8003dac <HAL_MspInit+0x44>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8a:	4a08      	ldr	r2, [pc, #32]	; (8003dac <HAL_MspInit+0x44>)
 8003d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d90:	6453      	str	r3, [r2, #68]	; 0x44
 8003d92:	4b06      	ldr	r3, [pc, #24]	; (8003dac <HAL_MspInit+0x44>)
 8003d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d9a:	603b      	str	r3, [r7, #0]
 8003d9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	40023800 	.word	0x40023800

08003db0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b08a      	sub	sp, #40	; 0x28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	60da      	str	r2, [r3, #12]
 8003dc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a17      	ldr	r2, [pc, #92]	; (8003e2c <HAL_I2C_MspInit+0x7c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d128      	bne.n	8003e24 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd2:	4b17      	ldr	r3, [pc, #92]	; (8003e30 <HAL_I2C_MspInit+0x80>)
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd6:	4a16      	ldr	r2, [pc, #88]	; (8003e30 <HAL_I2C_MspInit+0x80>)
 8003dd8:	f043 0302 	orr.w	r3, r3, #2
 8003ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dde:	4b14      	ldr	r3, [pc, #80]	; (8003e30 <HAL_I2C_MspInit+0x80>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003dea:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003df0:	2312      	movs	r3, #18
 8003df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003df4:	2301      	movs	r3, #1
 8003df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003dfc:	2304      	movs	r3, #4
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e00:	f107 0314 	add.w	r3, r7, #20
 8003e04:	4619      	mov	r1, r3
 8003e06:	480b      	ldr	r0, [pc, #44]	; (8003e34 <HAL_I2C_MspInit+0x84>)
 8003e08:	f000 fd0e 	bl	8004828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e0c:	4b08      	ldr	r3, [pc, #32]	; (8003e30 <HAL_I2C_MspInit+0x80>)
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e10:	4a07      	ldr	r2, [pc, #28]	; (8003e30 <HAL_I2C_MspInit+0x80>)
 8003e12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e16:	6413      	str	r3, [r2, #64]	; 0x40
 8003e18:	4b05      	ldr	r3, [pc, #20]	; (8003e30 <HAL_I2C_MspInit+0x80>)
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003e24:	bf00      	nop
 8003e26:	3728      	adds	r7, #40	; 0x28
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40005400 	.word	0x40005400
 8003e30:	40023800 	.word	0x40023800
 8003e34:	40020400 	.word	0x40020400

08003e38 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b090      	sub	sp, #64	; 0x40
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	605a      	str	r2, [r3, #4]
 8003e4a:	609a      	str	r2, [r3, #8]
 8003e4c:	60da      	str	r2, [r3, #12]
 8003e4e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a6b      	ldr	r2, [pc, #428]	; (8004004 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d129      	bne.n	8003eae <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e5a:	4b6b      	ldr	r3, [pc, #428]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5e:	4a6a      	ldr	r2, [pc, #424]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	6453      	str	r3, [r2, #68]	; 0x44
 8003e66:	4b68      	ldr	r3, [pc, #416]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e70:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e72:	4b65      	ldr	r3, [pc, #404]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	4a64      	ldr	r2, [pc, #400]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003e78:	f043 0310 	orr.w	r3, r3, #16
 8003e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e7e:	4b62      	ldr	r3, [pc, #392]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	f003 0310 	and.w	r3, r3, #16
 8003e86:	627b      	str	r3, [r7, #36]	; 0x24
 8003e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003e8a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e90:	2302      	movs	r3, #2
 8003e92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e94:	2300      	movs	r3, #0
 8003e96:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ea0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4859      	ldr	r0, [pc, #356]	; (800400c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8003ea8:	f000 fcbe 	bl	8004828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003eac:	e0a5      	b.n	8003ffa <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM3)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a57      	ldr	r2, [pc, #348]	; (8004010 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d144      	bne.n	8003f42 <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003eb8:	4b53      	ldr	r3, [pc, #332]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	4a52      	ldr	r2, [pc, #328]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003ebe:	f043 0302 	orr.w	r3, r3, #2
 8003ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8003ec4:	4b50      	ldr	r3, [pc, #320]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	623b      	str	r3, [r7, #32]
 8003ece:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed0:	4b4d      	ldr	r3, [pc, #308]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed4:	4a4c      	ldr	r2, [pc, #304]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	6313      	str	r3, [r2, #48]	; 0x30
 8003edc:	4b4a      	ldr	r3, [pc, #296]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	61fb      	str	r3, [r7, #28]
 8003ee6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ee8:	4b47      	ldr	r3, [pc, #284]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eec:	4a46      	ldr	r2, [pc, #280]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003eee:	f043 0302 	orr.w	r3, r3, #2
 8003ef2:	6313      	str	r3, [r2, #48]	; 0x30
 8003ef4:	4b44      	ldr	r3, [pc, #272]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	61bb      	str	r3, [r7, #24]
 8003efe:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003f00:	2340      	movs	r3, #64	; 0x40
 8003f02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f04:	2302      	movs	r3, #2
 8003f06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f10:	2302      	movs	r3, #2
 8003f12:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f18:	4619      	mov	r1, r3
 8003f1a:	483e      	ldr	r0, [pc, #248]	; (8004014 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8003f1c:	f000 fc84 	bl	8004828 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003f20:	2320      	movs	r3, #32
 8003f22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f24:	2302      	movs	r3, #2
 8003f26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f30:	2302      	movs	r3, #2
 8003f32:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f38:	4619      	mov	r1, r3
 8003f3a:	4837      	ldr	r0, [pc, #220]	; (8004018 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8003f3c:	f000 fc74 	bl	8004828 <HAL_GPIO_Init>
}
 8003f40:	e05b      	b.n	8003ffa <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM4)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a35      	ldr	r2, [pc, #212]	; (800401c <HAL_TIM_Encoder_MspInit+0x1e4>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d129      	bne.n	8003fa0 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003f4c:	4b2e      	ldr	r3, [pc, #184]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f50:	4a2d      	ldr	r2, [pc, #180]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003f52:	f043 0304 	orr.w	r3, r3, #4
 8003f56:	6413      	str	r3, [r2, #64]	; 0x40
 8003f58:	4b2b      	ldr	r3, [pc, #172]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f64:	4b28      	ldr	r3, [pc, #160]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	4a27      	ldr	r2, [pc, #156]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003f6a:	f043 0308 	orr.w	r3, r3, #8
 8003f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8003f70:	4b25      	ldr	r3, [pc, #148]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003f7c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003f80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f82:	2302      	movs	r3, #2
 8003f84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003f8e:	2302      	movs	r3, #2
 8003f90:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f96:	4619      	mov	r1, r3
 8003f98:	4821      	ldr	r0, [pc, #132]	; (8004020 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8003f9a:	f000 fc45 	bl	8004828 <HAL_GPIO_Init>
}
 8003f9e:	e02c      	b.n	8003ffa <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM8)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1f      	ldr	r2, [pc, #124]	; (8004024 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d127      	bne.n	8003ffa <HAL_TIM_Encoder_MspInit+0x1c2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003faa:	4b17      	ldr	r3, [pc, #92]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fae:	4a16      	ldr	r2, [pc, #88]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003fb0:	f043 0302 	orr.w	r3, r3, #2
 8003fb4:	6453      	str	r3, [r2, #68]	; 0x44
 8003fb6:	4b14      	ldr	r3, [pc, #80]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fc2:	4b11      	ldr	r3, [pc, #68]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc6:	4a10      	ldr	r2, [pc, #64]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003fc8:	f043 0304 	orr.w	r3, r3, #4
 8003fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003fce:	4b0e      	ldr	r3, [pc, #56]	; (8004008 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	f003 0304 	and.w	r3, r3, #4
 8003fd6:	60bb      	str	r3, [r7, #8]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003fda:	23c0      	movs	r3, #192	; 0xc0
 8003fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003fea:	2303      	movs	r3, #3
 8003fec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	480c      	ldr	r0, [pc, #48]	; (8004028 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003ff6:	f000 fc17 	bl	8004828 <HAL_GPIO_Init>
}
 8003ffa:	bf00      	nop
 8003ffc:	3740      	adds	r7, #64	; 0x40
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40010000 	.word	0x40010000
 8004008:	40023800 	.word	0x40023800
 800400c:	40021000 	.word	0x40021000
 8004010:	40000400 	.word	0x40000400
 8004014:	40020000 	.word	0x40020000
 8004018:	40020400 	.word	0x40020400
 800401c:	40000800 	.word	0x40000800
 8004020:	40020c00 	.word	0x40020c00
 8004024:	40010400 	.word	0x40010400
 8004028:	40020800 	.word	0x40020800

0800402c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800403c:	d114      	bne.n	8004068 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800403e:	4b1e      	ldr	r3, [pc, #120]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	4a1d      	ldr	r2, [pc, #116]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 8004044:	f043 0301 	orr.w	r3, r3, #1
 8004048:	6413      	str	r3, [r2, #64]	; 0x40
 800404a:	4b1b      	ldr	r3, [pc, #108]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	617b      	str	r3, [r7, #20]
 8004054:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004056:	2200      	movs	r2, #0
 8004058:	2100      	movs	r1, #0
 800405a:	201c      	movs	r0, #28
 800405c:	f000 fbad 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004060:	201c      	movs	r0, #28
 8004062:	f000 fbc6 	bl	80047f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004066:	e022      	b.n	80040ae <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM5)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a13      	ldr	r2, [pc, #76]	; (80040bc <HAL_TIM_Base_MspInit+0x90>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d10c      	bne.n	800408c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004072:	4b11      	ldr	r3, [pc, #68]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	4a10      	ldr	r2, [pc, #64]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 8004078:	f043 0308 	orr.w	r3, r3, #8
 800407c:	6413      	str	r3, [r2, #64]	; 0x40
 800407e:	4b0e      	ldr	r3, [pc, #56]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f003 0308 	and.w	r3, r3, #8
 8004086:	613b      	str	r3, [r7, #16]
 8004088:	693b      	ldr	r3, [r7, #16]
}
 800408a:	e010      	b.n	80040ae <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM9)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a0b      	ldr	r2, [pc, #44]	; (80040c0 <HAL_TIM_Base_MspInit+0x94>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d10b      	bne.n	80040ae <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004096:	4b08      	ldr	r3, [pc, #32]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 8004098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409a:	4a07      	ldr	r2, [pc, #28]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 800409c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040a0:	6453      	str	r3, [r2, #68]	; 0x44
 80040a2:	4b05      	ldr	r3, [pc, #20]	; (80040b8 <HAL_TIM_Base_MspInit+0x8c>)
 80040a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	68fb      	ldr	r3, [r7, #12]
}
 80040ae:	bf00      	nop
 80040b0:	3718      	adds	r7, #24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40000c00 	.word	0x40000c00
 80040c0:	40014000 	.word	0x40014000

080040c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08a      	sub	sp, #40	; 0x28
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040cc:	f107 0314 	add.w	r3, r7, #20
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	605a      	str	r2, [r3, #4]
 80040d6:	609a      	str	r2, [r3, #8]
 80040d8:	60da      	str	r2, [r3, #12]
 80040da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a22      	ldr	r2, [pc, #136]	; (800416c <HAL_TIM_MspPostInit+0xa8>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d11c      	bne.n	8004120 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e6:	4b22      	ldr	r3, [pc, #136]	; (8004170 <HAL_TIM_MspPostInit+0xac>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ea:	4a21      	ldr	r2, [pc, #132]	; (8004170 <HAL_TIM_MspPostInit+0xac>)
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	6313      	str	r3, [r2, #48]	; 0x30
 80040f2:	4b1f      	ldr	r3, [pc, #124]	; (8004170 <HAL_TIM_MspPostInit+0xac>)
 80040f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80040fe:	2309      	movs	r3, #9
 8004100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004102:	2302      	movs	r3, #2
 8004104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004106:	2300      	movs	r3, #0
 8004108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800410a:	2300      	movs	r3, #0
 800410c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800410e:	2302      	movs	r3, #2
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004112:	f107 0314 	add.w	r3, r7, #20
 8004116:	4619      	mov	r1, r3
 8004118:	4816      	ldr	r0, [pc, #88]	; (8004174 <HAL_TIM_MspPostInit+0xb0>)
 800411a:	f000 fb85 	bl	8004828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800411e:	e020      	b.n	8004162 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM9)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a14      	ldr	r2, [pc, #80]	; (8004178 <HAL_TIM_MspPostInit+0xb4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d11b      	bne.n	8004162 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800412a:	4b11      	ldr	r3, [pc, #68]	; (8004170 <HAL_TIM_MspPostInit+0xac>)
 800412c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412e:	4a10      	ldr	r2, [pc, #64]	; (8004170 <HAL_TIM_MspPostInit+0xac>)
 8004130:	f043 0310 	orr.w	r3, r3, #16
 8004134:	6313      	str	r3, [r2, #48]	; 0x30
 8004136:	4b0e      	ldr	r3, [pc, #56]	; (8004170 <HAL_TIM_MspPostInit+0xac>)
 8004138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	60fb      	str	r3, [r7, #12]
 8004140:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004142:	2360      	movs	r3, #96	; 0x60
 8004144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004146:	2302      	movs	r3, #2
 8004148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800414e:	2300      	movs	r3, #0
 8004150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004152:	2303      	movs	r3, #3
 8004154:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004156:	f107 0314 	add.w	r3, r7, #20
 800415a:	4619      	mov	r1, r3
 800415c:	4807      	ldr	r0, [pc, #28]	; (800417c <HAL_TIM_MspPostInit+0xb8>)
 800415e:	f000 fb63 	bl	8004828 <HAL_GPIO_Init>
}
 8004162:	bf00      	nop
 8004164:	3728      	adds	r7, #40	; 0x28
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	40000c00 	.word	0x40000c00
 8004170:	40023800 	.word	0x40023800
 8004174:	40020000 	.word	0x40020000
 8004178:	40014000 	.word	0x40014000
 800417c:	40021000 	.word	0x40021000

08004180 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08a      	sub	sp, #40	; 0x28
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004188:	f107 0314 	add.w	r3, r7, #20
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	605a      	str	r2, [r3, #4]
 8004192:	609a      	str	r2, [r3, #8]
 8004194:	60da      	str	r2, [r3, #12]
 8004196:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a17      	ldr	r2, [pc, #92]	; (80041fc <HAL_UART_MspInit+0x7c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d128      	bne.n	80041f4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80041a2:	4b17      	ldr	r3, [pc, #92]	; (8004200 <HAL_UART_MspInit+0x80>)
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	4a16      	ldr	r2, [pc, #88]	; (8004200 <HAL_UART_MspInit+0x80>)
 80041a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041ac:	6413      	str	r3, [r2, #64]	; 0x40
 80041ae:	4b14      	ldr	r3, [pc, #80]	; (8004200 <HAL_UART_MspInit+0x80>)
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041b6:	613b      	str	r3, [r7, #16]
 80041b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80041ba:	4b11      	ldr	r3, [pc, #68]	; (8004200 <HAL_UART_MspInit+0x80>)
 80041bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041be:	4a10      	ldr	r2, [pc, #64]	; (8004200 <HAL_UART_MspInit+0x80>)
 80041c0:	f043 0308 	orr.w	r3, r3, #8
 80041c4:	6313      	str	r3, [r2, #48]	; 0x30
 80041c6:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <HAL_UART_MspInit+0x80>)
 80041c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80041d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80041d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d8:	2302      	movs	r3, #2
 80041da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041dc:	2300      	movs	r3, #0
 80041de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e0:	2303      	movs	r3, #3
 80041e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80041e4:	2307      	movs	r3, #7
 80041e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041e8:	f107 0314 	add.w	r3, r7, #20
 80041ec:	4619      	mov	r1, r3
 80041ee:	4805      	ldr	r0, [pc, #20]	; (8004204 <HAL_UART_MspInit+0x84>)
 80041f0:	f000 fb1a 	bl	8004828 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80041f4:	bf00      	nop
 80041f6:	3728      	adds	r7, #40	; 0x28
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40004800 	.word	0x40004800
 8004200:	40023800 	.word	0x40023800
 8004204:	40020c00 	.word	0x40020c00

08004208 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	; 0x28
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004210:	f107 0314 	add.w	r3, r7, #20
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	60da      	str	r2, [r3, #12]
 800421e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004228:	d141      	bne.n	80042ae <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800422a:	4b23      	ldr	r3, [pc, #140]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422e:	4a22      	ldr	r2, [pc, #136]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	6313      	str	r3, [r2, #48]	; 0x30
 8004236:	4b20      	ldr	r3, [pc, #128]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	613b      	str	r3, [r7, #16]
 8004240:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8004242:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8004246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004248:	2302      	movs	r3, #2
 800424a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800424c:	2300      	movs	r3, #0
 800424e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004250:	2303      	movs	r3, #3
 8004252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004254:	230a      	movs	r3, #10
 8004256:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004258:	f107 0314 	add.w	r3, r7, #20
 800425c:	4619      	mov	r1, r3
 800425e:	4817      	ldr	r0, [pc, #92]	; (80042bc <HAL_PCD_MspInit+0xb4>)
 8004260:	f000 fae2 	bl	8004828 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8004264:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800426a:	2300      	movs	r3, #0
 800426c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426e:	2300      	movs	r3, #0
 8004270:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004272:	f107 0314 	add.w	r3, r7, #20
 8004276:	4619      	mov	r1, r3
 8004278:	4810      	ldr	r0, [pc, #64]	; (80042bc <HAL_PCD_MspInit+0xb4>)
 800427a:	f000 fad5 	bl	8004828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800427e:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 8004280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004282:	4a0d      	ldr	r2, [pc, #52]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 8004284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004288:	6353      	str	r3, [r2, #52]	; 0x34
 800428a:	4b0b      	ldr	r3, [pc, #44]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 800428c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800428e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4b08      	ldr	r3, [pc, #32]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 8004298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429a:	4a07      	ldr	r2, [pc, #28]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 800429c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a0:	6453      	str	r3, [r2, #68]	; 0x44
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_PCD_MspInit+0xb0>)
 80042a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042aa:	60bb      	str	r3, [r7, #8]
 80042ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80042ae:	bf00      	nop
 80042b0:	3728      	adds	r7, #40	; 0x28
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	40023800 	.word	0x40023800
 80042bc:	40020000 	.word	0x40020000

080042c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80042c4:	bf00      	nop
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042ce:	b480      	push	{r7}
 80042d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042d2:	e7fe      	b.n	80042d2 <HardFault_Handler+0x4>

080042d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042d8:	e7fe      	b.n	80042d8 <MemManage_Handler+0x4>

080042da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042da:	b480      	push	{r7}
 80042dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042de:	e7fe      	b.n	80042de <BusFault_Handler+0x4>

080042e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042e4:	e7fe      	b.n	80042e4 <UsageFault_Handler+0x4>

080042e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042e6:	b480      	push	{r7}
 80042e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042ea:	bf00      	nop
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004302:	b480      	push	{r7}
 8004304:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004306:	bf00      	nop
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004314:	f000 f934 	bl	8004580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004318:	bf00      	nop
 800431a:	bd80      	pop	{r7, pc}

0800431c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004320:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004324:	f000 fc44 	bl	8004bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004328:	bf00      	nop
 800432a:	bd80      	pop	{r7, pc}

0800432c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004330:	4802      	ldr	r0, [pc, #8]	; (800433c <TIM2_IRQHandler+0x10>)
 8004332:	f002 fd6e 	bl	8006e12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004336:	bf00      	nop
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	20046f40 	.word	0x20046f40

08004340 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800434c:	2300      	movs	r3, #0
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	e00a      	b.n	8004368 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004352:	f3af 8000 	nop.w
 8004356:	4601      	mov	r1, r0
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	60ba      	str	r2, [r7, #8]
 800435e:	b2ca      	uxtb	r2, r1
 8004360:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	3301      	adds	r3, #1
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	429a      	cmp	r2, r3
 800436e:	dbf0      	blt.n	8004352 <_read+0x12>
	}

return len;
 8004370:	687b      	ldr	r3, [r7, #4]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b086      	sub	sp, #24
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	e009      	b.n	80043a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	60ba      	str	r2, [r7, #8]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	f7fc fc87 	bl	8000ca8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	3301      	adds	r3, #1
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	dbf1      	blt.n	800438c <_write+0x12>
	}
	return len;
 80043a8:	687b      	ldr	r3, [r7, #4]
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <_close>:

int _close(int file)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
	return -1;
 80043ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043be:	4618      	mov	r0, r3
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
 80043d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80043da:	605a      	str	r2, [r3, #4]
	return 0;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <_isatty>:

int _isatty(int file)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
	return 1;
 80043f2:	2301      	movs	r3, #1
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
	return 0;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
	...

0800441c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004424:	4a14      	ldr	r2, [pc, #80]	; (8004478 <_sbrk+0x5c>)
 8004426:	4b15      	ldr	r3, [pc, #84]	; (800447c <_sbrk+0x60>)
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004430:	4b13      	ldr	r3, [pc, #76]	; (8004480 <_sbrk+0x64>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d102      	bne.n	800443e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004438:	4b11      	ldr	r3, [pc, #68]	; (8004480 <_sbrk+0x64>)
 800443a:	4a12      	ldr	r2, [pc, #72]	; (8004484 <_sbrk+0x68>)
 800443c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800443e:	4b10      	ldr	r3, [pc, #64]	; (8004480 <_sbrk+0x64>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4413      	add	r3, r2
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	429a      	cmp	r2, r3
 800444a:	d207      	bcs.n	800445c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800444c:	f004 fc00 	bl	8008c50 <__errno>
 8004450:	4602      	mov	r2, r0
 8004452:	230c      	movs	r3, #12
 8004454:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004456:	f04f 33ff 	mov.w	r3, #4294967295
 800445a:	e009      	b.n	8004470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800445c:	4b08      	ldr	r3, [pc, #32]	; (8004480 <_sbrk+0x64>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004462:	4b07      	ldr	r3, [pc, #28]	; (8004480 <_sbrk+0x64>)
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	4a05      	ldr	r2, [pc, #20]	; (8004480 <_sbrk+0x64>)
 800446c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800446e:	68fb      	ldr	r3, [r7, #12]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	20080000 	.word	0x20080000
 800447c:	00000400 	.word	0x00000400
 8004480:	20046898 	.word	0x20046898
 8004484:	20046fd0 	.word	0x20046fd0

08004488 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004488:	b480      	push	{r7}
 800448a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800448c:	4b08      	ldr	r3, [pc, #32]	; (80044b0 <SystemInit+0x28>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004492:	4a07      	ldr	r2, [pc, #28]	; (80044b0 <SystemInit+0x28>)
 8004494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800449c:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <SystemInit+0x28>)
 800449e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044a2:	609a      	str	r2, [r3, #8]
#endif
}
 80044a4:	bf00      	nop
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	e000ed00 	.word	0xe000ed00

080044b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80044b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80044ba:	e003      	b.n	80044c4 <LoopCopyDataInit>

080044bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80044bc:	4b0c      	ldr	r3, [pc, #48]	; (80044f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80044be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80044c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80044c2:	3104      	adds	r1, #4

080044c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80044c4:	480b      	ldr	r0, [pc, #44]	; (80044f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80044c6:	4b0c      	ldr	r3, [pc, #48]	; (80044f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80044c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80044ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80044cc:	d3f6      	bcc.n	80044bc <CopyDataInit>
  ldr  r2, =_sbss
 80044ce:	4a0b      	ldr	r2, [pc, #44]	; (80044fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80044d0:	e002      	b.n	80044d8 <LoopFillZerobss>

080044d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80044d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80044d4:	f842 3b04 	str.w	r3, [r2], #4

080044d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80044d8:	4b09      	ldr	r3, [pc, #36]	; (8004500 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80044da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80044dc:	d3f9      	bcc.n	80044d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044de:	f7ff ffd3 	bl	8004488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044e2:	f004 fbbb 	bl	8008c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044e6:	f7fe fe9b 	bl	8003220 <main>
  bx  lr    
 80044ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044ec:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80044f0:	0800b800 	.word	0x0800b800
  ldr  r0, =_sdata
 80044f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80044f8:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 80044fc:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8004500:	20046fcc 	.word	0x20046fcc

08004504 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004504:	e7fe      	b.n	8004504 <ADC_IRQHandler>

08004506 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800450a:	2003      	movs	r0, #3
 800450c:	f000 f94a 	bl	80047a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004510:	2000      	movs	r0, #0
 8004512:	f000 f805 	bl	8004520 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004516:	f7ff fc27 	bl	8003d68 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	bd80      	pop	{r7, pc}

08004520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004528:	4b12      	ldr	r3, [pc, #72]	; (8004574 <HAL_InitTick+0x54>)
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	4b12      	ldr	r3, [pc, #72]	; (8004578 <HAL_InitTick+0x58>)
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	4619      	mov	r1, r3
 8004532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004536:	fbb3 f3f1 	udiv	r3, r3, r1
 800453a:	fbb2 f3f3 	udiv	r3, r2, r3
 800453e:	4618      	mov	r0, r3
 8004540:	f000 f965 	bl	800480e <HAL_SYSTICK_Config>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e00e      	b.n	800456c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b0f      	cmp	r3, #15
 8004552:	d80a      	bhi.n	800456a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004554:	2200      	movs	r2, #0
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	f04f 30ff 	mov.w	r0, #4294967295
 800455c:	f000 f92d 	bl	80047ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004560:	4a06      	ldr	r2, [pc, #24]	; (800457c <HAL_InitTick+0x5c>)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	e000      	b.n	800456c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
}
 800456c:	4618      	mov	r0, r3
 800456e:	3708      	adds	r7, #8
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	20000014 	.word	0x20000014
 8004578:	2000001c 	.word	0x2000001c
 800457c:	20000018 	.word	0x20000018

08004580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004580:	b480      	push	{r7}
 8004582:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004584:	4b06      	ldr	r3, [pc, #24]	; (80045a0 <HAL_IncTick+0x20>)
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	461a      	mov	r2, r3
 800458a:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <HAL_IncTick+0x24>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4413      	add	r3, r2
 8004590:	4a04      	ldr	r2, [pc, #16]	; (80045a4 <HAL_IncTick+0x24>)
 8004592:	6013      	str	r3, [r2, #0]
}
 8004594:	bf00      	nop
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	2000001c 	.word	0x2000001c
 80045a4:	20046fc4 	.word	0x20046fc4

080045a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return uwTick;
 80045ac:	4b03      	ldr	r3, [pc, #12]	; (80045bc <HAL_GetTick+0x14>)
 80045ae:	681b      	ldr	r3, [r3, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	20046fc4 	.word	0x20046fc4

080045c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045c8:	f7ff ffee 	bl	80045a8 <HAL_GetTick>
 80045cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d005      	beq.n	80045e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045da:	4b09      	ldr	r3, [pc, #36]	; (8004600 <HAL_Delay+0x40>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	461a      	mov	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4413      	add	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80045e6:	bf00      	nop
 80045e8:	f7ff ffde 	bl	80045a8 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d8f7      	bhi.n	80045e8 <HAL_Delay+0x28>
  {
  }
}
 80045f8:	bf00      	nop
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	2000001c 	.word	0x2000001c

08004604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004614:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <__NVIC_SetPriorityGrouping+0x40>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004620:	4013      	ands	r3, r2
 8004622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <__NVIC_SetPriorityGrouping+0x44>)
 800462e:	4313      	orrs	r3, r2
 8004630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004632:	4a04      	ldr	r2, [pc, #16]	; (8004644 <__NVIC_SetPriorityGrouping+0x40>)
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	60d3      	str	r3, [r2, #12]
}
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr
 8004644:	e000ed00 	.word	0xe000ed00
 8004648:	05fa0000 	.word	0x05fa0000

0800464c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004650:	4b04      	ldr	r3, [pc, #16]	; (8004664 <__NVIC_GetPriorityGrouping+0x18>)
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	0a1b      	lsrs	r3, r3, #8
 8004656:	f003 0307 	and.w	r3, r3, #7
}
 800465a:	4618      	mov	r0, r3
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	e000ed00 	.word	0xe000ed00

08004668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004676:	2b00      	cmp	r3, #0
 8004678:	db0b      	blt.n	8004692 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800467a:	79fb      	ldrb	r3, [r7, #7]
 800467c:	f003 021f 	and.w	r2, r3, #31
 8004680:	4907      	ldr	r1, [pc, #28]	; (80046a0 <__NVIC_EnableIRQ+0x38>)
 8004682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	2001      	movs	r0, #1
 800468a:	fa00 f202 	lsl.w	r2, r0, r2
 800468e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	e000e100 	.word	0xe000e100

080046a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	6039      	str	r1, [r7, #0]
 80046ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	db0a      	blt.n	80046ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	490c      	ldr	r1, [pc, #48]	; (80046f0 <__NVIC_SetPriority+0x4c>)
 80046be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c2:	0112      	lsls	r2, r2, #4
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	440b      	add	r3, r1
 80046c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046cc:	e00a      	b.n	80046e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	4908      	ldr	r1, [pc, #32]	; (80046f4 <__NVIC_SetPriority+0x50>)
 80046d4:	79fb      	ldrb	r3, [r7, #7]
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	3b04      	subs	r3, #4
 80046dc:	0112      	lsls	r2, r2, #4
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	440b      	add	r3, r1
 80046e2:	761a      	strb	r2, [r3, #24]
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr
 80046f0:	e000e100 	.word	0xe000e100
 80046f4:	e000ed00 	.word	0xe000ed00

080046f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b089      	sub	sp, #36	; 0x24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f1c3 0307 	rsb	r3, r3, #7
 8004712:	2b04      	cmp	r3, #4
 8004714:	bf28      	it	cs
 8004716:	2304      	movcs	r3, #4
 8004718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	3304      	adds	r3, #4
 800471e:	2b06      	cmp	r3, #6
 8004720:	d902      	bls.n	8004728 <NVIC_EncodePriority+0x30>
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	3b03      	subs	r3, #3
 8004726:	e000      	b.n	800472a <NVIC_EncodePriority+0x32>
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800472c:	f04f 32ff 	mov.w	r2, #4294967295
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43da      	mvns	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	401a      	ands	r2, r3
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004740:	f04f 31ff 	mov.w	r1, #4294967295
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	fa01 f303 	lsl.w	r3, r1, r3
 800474a:	43d9      	mvns	r1, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004750:	4313      	orrs	r3, r2
         );
}
 8004752:	4618      	mov	r0, r3
 8004754:	3724      	adds	r7, #36	; 0x24
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3b01      	subs	r3, #1
 800476c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004770:	d301      	bcc.n	8004776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004772:	2301      	movs	r3, #1
 8004774:	e00f      	b.n	8004796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004776:	4a0a      	ldr	r2, [pc, #40]	; (80047a0 <SysTick_Config+0x40>)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3b01      	subs	r3, #1
 800477c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800477e:	210f      	movs	r1, #15
 8004780:	f04f 30ff 	mov.w	r0, #4294967295
 8004784:	f7ff ff8e 	bl	80046a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004788:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <SysTick_Config+0x40>)
 800478a:	2200      	movs	r2, #0
 800478c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800478e:	4b04      	ldr	r3, [pc, #16]	; (80047a0 <SysTick_Config+0x40>)
 8004790:	2207      	movs	r2, #7
 8004792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	e000e010 	.word	0xe000e010

080047a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7ff ff29 	bl	8004604 <__NVIC_SetPriorityGrouping>
}
 80047b2:	bf00      	nop
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b086      	sub	sp, #24
 80047be:	af00      	add	r7, sp, #0
 80047c0:	4603      	mov	r3, r0
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047cc:	f7ff ff3e 	bl	800464c <__NVIC_GetPriorityGrouping>
 80047d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68b9      	ldr	r1, [r7, #8]
 80047d6:	6978      	ldr	r0, [r7, #20]
 80047d8:	f7ff ff8e 	bl	80046f8 <NVIC_EncodePriority>
 80047dc:	4602      	mov	r2, r0
 80047de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047e2:	4611      	mov	r1, r2
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff5d 	bl	80046a4 <__NVIC_SetPriority>
}
 80047ea:	bf00      	nop
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	4603      	mov	r3, r0
 80047fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff ff31 	bl	8004668 <__NVIC_EnableIRQ>
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7ff ffa2 	bl	8004760 <SysTick_Config>
 800481c:	4603      	mov	r3, r0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004828:	b480      	push	{r7}
 800482a:	b089      	sub	sp, #36	; 0x24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004832:	2300      	movs	r3, #0
 8004834:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004836:	2300      	movs	r3, #0
 8004838:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800483a:	2300      	movs	r3, #0
 800483c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800483e:	2300      	movs	r3, #0
 8004840:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004842:	2300      	movs	r3, #0
 8004844:	61fb      	str	r3, [r7, #28]
 8004846:	e175      	b.n	8004b34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004848:	2201      	movs	r2, #1
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	4013      	ands	r3, r2
 800485a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	429a      	cmp	r2, r3
 8004862:	f040 8164 	bne.w	8004b2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d00b      	beq.n	8004886 <HAL_GPIO_Init+0x5e>
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d007      	beq.n	8004886 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800487a:	2b11      	cmp	r3, #17
 800487c:	d003      	beq.n	8004886 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b12      	cmp	r3, #18
 8004884:	d130      	bne.n	80048e8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	2203      	movs	r2, #3
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	4013      	ands	r3, r2
 800489c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68da      	ldr	r2, [r3, #12]
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048bc:	2201      	movs	r2, #1
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	43db      	mvns	r3, r3
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	4013      	ands	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	f003 0201 	and.w	r2, r3, #1
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4313      	orrs	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	2203      	movs	r2, #3
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	005b      	lsls	r3, r3, #1
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4313      	orrs	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b02      	cmp	r3, #2
 800491e:	d003      	beq.n	8004928 <HAL_GPIO_Init+0x100>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2b12      	cmp	r3, #18
 8004926:	d123      	bne.n	8004970 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	08da      	lsrs	r2, r3, #3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3208      	adds	r2, #8
 8004930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	220f      	movs	r2, #15
 8004940:	fa02 f303 	lsl.w	r3, r2, r3
 8004944:	43db      	mvns	r3, r3
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	4013      	ands	r3, r2
 800494a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	f003 0307 	and.w	r3, r3, #7
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	69ba      	ldr	r2, [r7, #24]
 800495e:	4313      	orrs	r3, r2
 8004960:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	08da      	lsrs	r2, r3, #3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3208      	adds	r2, #8
 800496a:	69b9      	ldr	r1, [r7, #24]
 800496c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	2203      	movs	r2, #3
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 0203 	and.w	r2, r3, #3
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	4313      	orrs	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 80be 	beq.w	8004b2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049b2:	4b65      	ldr	r3, [pc, #404]	; (8004b48 <HAL_GPIO_Init+0x320>)
 80049b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b6:	4a64      	ldr	r2, [pc, #400]	; (8004b48 <HAL_GPIO_Init+0x320>)
 80049b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049bc:	6453      	str	r3, [r2, #68]	; 0x44
 80049be:	4b62      	ldr	r3, [pc, #392]	; (8004b48 <HAL_GPIO_Init+0x320>)
 80049c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80049ca:	4a60      	ldr	r2, [pc, #384]	; (8004b4c <HAL_GPIO_Init+0x324>)
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	089b      	lsrs	r3, r3, #2
 80049d0:	3302      	adds	r3, #2
 80049d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	220f      	movs	r2, #15
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	43db      	mvns	r3, r3
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	4013      	ands	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a57      	ldr	r2, [pc, #348]	; (8004b50 <HAL_GPIO_Init+0x328>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d037      	beq.n	8004a66 <HAL_GPIO_Init+0x23e>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a56      	ldr	r2, [pc, #344]	; (8004b54 <HAL_GPIO_Init+0x32c>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d031      	beq.n	8004a62 <HAL_GPIO_Init+0x23a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a55      	ldr	r2, [pc, #340]	; (8004b58 <HAL_GPIO_Init+0x330>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d02b      	beq.n	8004a5e <HAL_GPIO_Init+0x236>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a54      	ldr	r2, [pc, #336]	; (8004b5c <HAL_GPIO_Init+0x334>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d025      	beq.n	8004a5a <HAL_GPIO_Init+0x232>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a53      	ldr	r2, [pc, #332]	; (8004b60 <HAL_GPIO_Init+0x338>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d01f      	beq.n	8004a56 <HAL_GPIO_Init+0x22e>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a52      	ldr	r2, [pc, #328]	; (8004b64 <HAL_GPIO_Init+0x33c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d019      	beq.n	8004a52 <HAL_GPIO_Init+0x22a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a51      	ldr	r2, [pc, #324]	; (8004b68 <HAL_GPIO_Init+0x340>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d013      	beq.n	8004a4e <HAL_GPIO_Init+0x226>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a50      	ldr	r2, [pc, #320]	; (8004b6c <HAL_GPIO_Init+0x344>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d00d      	beq.n	8004a4a <HAL_GPIO_Init+0x222>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a4f      	ldr	r2, [pc, #316]	; (8004b70 <HAL_GPIO_Init+0x348>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d007      	beq.n	8004a46 <HAL_GPIO_Init+0x21e>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a4e      	ldr	r2, [pc, #312]	; (8004b74 <HAL_GPIO_Init+0x34c>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d101      	bne.n	8004a42 <HAL_GPIO_Init+0x21a>
 8004a3e:	2309      	movs	r3, #9
 8004a40:	e012      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a42:	230a      	movs	r3, #10
 8004a44:	e010      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a46:	2308      	movs	r3, #8
 8004a48:	e00e      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a4a:	2307      	movs	r3, #7
 8004a4c:	e00c      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a4e:	2306      	movs	r3, #6
 8004a50:	e00a      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a52:	2305      	movs	r3, #5
 8004a54:	e008      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a56:	2304      	movs	r3, #4
 8004a58:	e006      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e004      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e002      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <HAL_GPIO_Init+0x240>
 8004a66:	2300      	movs	r3, #0
 8004a68:	69fa      	ldr	r2, [r7, #28]
 8004a6a:	f002 0203 	and.w	r2, r2, #3
 8004a6e:	0092      	lsls	r2, r2, #2
 8004a70:	4093      	lsls	r3, r2
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004a78:	4934      	ldr	r1, [pc, #208]	; (8004b4c <HAL_GPIO_Init+0x324>)
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	089b      	lsrs	r3, r3, #2
 8004a7e:	3302      	adds	r3, #2
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a86:	4b3c      	ldr	r3, [pc, #240]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	43db      	mvns	r3, r3
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	4013      	ands	r3, r2
 8004a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004aaa:	4a33      	ldr	r2, [pc, #204]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004ab0:	4b31      	ldr	r3, [pc, #196]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	43db      	mvns	r3, r3
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	4013      	ands	r3, r2
 8004abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ad4:	4a28      	ldr	r2, [pc, #160]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ada:	4b27      	ldr	r3, [pc, #156]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d003      	beq.n	8004afe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004afe:	4a1e      	ldr	r2, [pc, #120]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b04:	4b1c      	ldr	r3, [pc, #112]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	4013      	ands	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b28:	4a13      	ldr	r2, [pc, #76]	; (8004b78 <HAL_GPIO_Init+0x350>)
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	3301      	adds	r3, #1
 8004b32:	61fb      	str	r3, [r7, #28]
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	2b0f      	cmp	r3, #15
 8004b38:	f67f ae86 	bls.w	8004848 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004b3c:	bf00      	nop
 8004b3e:	3724      	adds	r7, #36	; 0x24
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	40013800 	.word	0x40013800
 8004b50:	40020000 	.word	0x40020000
 8004b54:	40020400 	.word	0x40020400
 8004b58:	40020800 	.word	0x40020800
 8004b5c:	40020c00 	.word	0x40020c00
 8004b60:	40021000 	.word	0x40021000
 8004b64:	40021400 	.word	0x40021400
 8004b68:	40021800 	.word	0x40021800
 8004b6c:	40021c00 	.word	0x40021c00
 8004b70:	40022000 	.word	0x40022000
 8004b74:	40022400 	.word	0x40022400
 8004b78:	40013c00 	.word	0x40013c00

08004b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	460b      	mov	r3, r1
 8004b86:	807b      	strh	r3, [r7, #2]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b8c:	787b      	ldrb	r3, [r7, #1]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b92:	887a      	ldrh	r2, [r7, #2]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004b98:	e003      	b.n	8004ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004b9a:	887b      	ldrh	r3, [r7, #2]
 8004b9c:	041a      	lsls	r2, r3, #16
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	619a      	str	r2, [r3, #24]
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
	...

08004bb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004bba:	4b08      	ldr	r3, [pc, #32]	; (8004bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	88fb      	ldrh	r3, [r7, #6]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d006      	beq.n	8004bd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bc6:	4a05      	ldr	r2, [pc, #20]	; (8004bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bc8:	88fb      	ldrh	r3, [r7, #6]
 8004bca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bcc:	88fb      	ldrh	r3, [r7, #6]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7fd ff34 	bl	8002a3c <HAL_GPIO_EXTI_Callback>
  }
}
 8004bd4:	bf00      	nop
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40013c00 	.word	0x40013c00

08004be0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e07f      	b.n	8004cf2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d106      	bne.n	8004c0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff f8d2 	bl	8003db0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2224      	movs	r2, #36	; 0x24
 8004c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0201 	bic.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004c30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d107      	bne.n	8004c5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689a      	ldr	r2, [r3, #8]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c56:	609a      	str	r2, [r3, #8]
 8004c58:	e006      	b.n	8004c68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689a      	ldr	r2, [r3, #8]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004c66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d104      	bne.n	8004c7a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6859      	ldr	r1, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	4b1d      	ldr	r3, [pc, #116]	; (8004cfc <HAL_I2C_Init+0x11c>)
 8004c86:	430b      	orrs	r3, r1
 8004c88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691a      	ldr	r2, [r3, #16]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	ea42 0103 	orr.w	r1, r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	021a      	lsls	r2, r3, #8
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	69d9      	ldr	r1, [r3, #28]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a1a      	ldr	r2, [r3, #32]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 0201 	orr.w	r2, r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	02008000 	.word	0x02008000

08004d00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af02      	add	r7, sp, #8
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	607a      	str	r2, [r7, #4]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	817b      	strh	r3, [r7, #10]
 8004d10:	4613      	mov	r3, r2
 8004d12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b20      	cmp	r3, #32
 8004d1e:	f040 80da 	bne.w	8004ed6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d101      	bne.n	8004d30 <HAL_I2C_Master_Transmit+0x30>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e0d3      	b.n	8004ed8 <HAL_I2C_Master_Transmit+0x1d8>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d38:	f7ff fc36 	bl	80045a8 <HAL_GetTick>
 8004d3c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	2319      	movs	r3, #25
 8004d44:	2201      	movs	r2, #1
 8004d46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fa00 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e0be      	b.n	8004ed8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2221      	movs	r2, #33	; 0x21
 8004d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2210      	movs	r2, #16
 8004d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	893a      	ldrh	r2, [r7, #8]
 8004d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	2bff      	cmp	r3, #255	; 0xff
 8004d8a:	d90e      	bls.n	8004daa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	22ff      	movs	r2, #255	; 0xff
 8004d90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	8979      	ldrh	r1, [r7, #10]
 8004d9a:	4b51      	ldr	r3, [pc, #324]	; (8004ee0 <HAL_I2C_Master_Transmit+0x1e0>)
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 fb62 	bl	800546c <I2C_TransferConfig>
 8004da8:	e06c      	b.n	8004e84 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	8979      	ldrh	r1, [r7, #10]
 8004dbc:	4b48      	ldr	r3, [pc, #288]	; (8004ee0 <HAL_I2C_Master_Transmit+0x1e0>)
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 fb51 	bl	800546c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8004dca:	e05b      	b.n	8004e84 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	6a39      	ldr	r1, [r7, #32]
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f000 f9fd 	bl	80051d0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d001      	beq.n	8004de0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e07b      	b.n	8004ed8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	781a      	ldrb	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d034      	beq.n	8004e84 <HAL_I2C_Master_Transmit+0x184>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d130      	bne.n	8004e84 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2180      	movs	r1, #128	; 0x80
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 f98f 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d001      	beq.n	8004e3c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e04d      	b.n	8004ed8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	2bff      	cmp	r3, #255	; 0xff
 8004e44:	d90e      	bls.n	8004e64 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	22ff      	movs	r2, #255	; 0xff
 8004e4a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e50:	b2da      	uxtb	r2, r3
 8004e52:	8979      	ldrh	r1, [r7, #10]
 8004e54:	2300      	movs	r3, #0
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 fb05 	bl	800546c <I2C_TransferConfig>
 8004e62:	e00f      	b.n	8004e84 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	8979      	ldrh	r1, [r7, #10]
 8004e76:	2300      	movs	r3, #0
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 faf4 	bl	800546c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d19e      	bne.n	8004dcc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	6a39      	ldr	r1, [r7, #32]
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 f9dc 	bl	8005250 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e01a      	b.n	8004ed8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6859      	ldr	r1, [r3, #4]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	; (8004ee4 <HAL_I2C_Master_Transmit+0x1e4>)
 8004eb6:	400b      	ands	r3, r1
 8004eb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	e000      	b.n	8004ed8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004ed6:	2302      	movs	r3, #2
  }
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	80002000 	.word	0x80002000
 8004ee4:	fe00e800 	.word	0xfe00e800

08004ee8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b088      	sub	sp, #32
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	607a      	str	r2, [r7, #4]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	817b      	strh	r3, [r7, #10]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	f040 80db 	bne.w	80050c0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d101      	bne.n	8004f18 <HAL_I2C_Master_Receive+0x30>
 8004f14:	2302      	movs	r3, #2
 8004f16:	e0d4      	b.n	80050c2 <HAL_I2C_Master_Receive+0x1da>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f20:	f7ff fb42 	bl	80045a8 <HAL_GetTick>
 8004f24:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	2319      	movs	r3, #25
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 f90c 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e0bf      	b.n	80050c2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2222      	movs	r2, #34	; 0x22
 8004f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2210      	movs	r2, #16
 8004f4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	893a      	ldrh	r2, [r7, #8]
 8004f62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2bff      	cmp	r3, #255	; 0xff
 8004f72:	d90e      	bls.n	8004f92 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	22ff      	movs	r2, #255	; 0xff
 8004f78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	8979      	ldrh	r1, [r7, #10]
 8004f82:	4b52      	ldr	r3, [pc, #328]	; (80050cc <HAL_I2C_Master_Receive+0x1e4>)
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f000 fa6e 	bl	800546c <I2C_TransferConfig>
 8004f90:	e06d      	b.n	800506e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f96:	b29a      	uxth	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fa0:	b2da      	uxtb	r2, r3
 8004fa2:	8979      	ldrh	r1, [r7, #10]
 8004fa4:	4b49      	ldr	r3, [pc, #292]	; (80050cc <HAL_I2C_Master_Receive+0x1e4>)
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 fa5d 	bl	800546c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8004fb2:	e05c      	b.n	800506e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	6a39      	ldr	r1, [r7, #32]
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f985 	bl	80052c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e07c      	b.n	80050c2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fda:	1c5a      	adds	r2, r3, #1
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	2b00      	cmp	r3, #0
 8005002:	d034      	beq.n	800506e <HAL_I2C_Master_Receive+0x186>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005008:	2b00      	cmp	r3, #0
 800500a:	d130      	bne.n	800506e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	2200      	movs	r2, #0
 8005014:	2180      	movs	r1, #128	; 0x80
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 f89a 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e04d      	b.n	80050c2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800502a:	b29b      	uxth	r3, r3
 800502c:	2bff      	cmp	r3, #255	; 0xff
 800502e:	d90e      	bls.n	800504e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	22ff      	movs	r2, #255	; 0xff
 8005034:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503a:	b2da      	uxtb	r2, r3
 800503c:	8979      	ldrh	r1, [r7, #10]
 800503e:	2300      	movs	r3, #0
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f000 fa10 	bl	800546c <I2C_TransferConfig>
 800504c:	e00f      	b.n	800506e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800505c:	b2da      	uxtb	r2, r3
 800505e:	8979      	ldrh	r1, [r7, #10]
 8005060:	2300      	movs	r3, #0
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f000 f9ff 	bl	800546c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	d19d      	bne.n	8004fb4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	6a39      	ldr	r1, [r7, #32]
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 f8e7 	bl	8005250 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e01a      	b.n	80050c2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2220      	movs	r2, #32
 8005092:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6859      	ldr	r1, [r3, #4]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b0c      	ldr	r3, [pc, #48]	; (80050d0 <HAL_I2C_Master_Receive+0x1e8>)
 80050a0:	400b      	ands	r3, r1
 80050a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	e000      	b.n	80050c2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80050c0:	2302      	movs	r3, #2
  }
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3718      	adds	r7, #24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	80002400 	.word	0x80002400
 80050d0:	fe00e800 	.word	0xfe00e800

080050d4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050e2:	b2db      	uxtb	r3, r3
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
* @retval I2C Error Code
*/
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b02      	cmp	r3, #2
 800511c:	d103      	bne.n	8005126 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2200      	movs	r2, #0
 8005124:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b01      	cmp	r3, #1
 8005132:	d007      	beq.n	8005144 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	699a      	ldr	r2, [r3, #24]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	619a      	str	r2, [r3, #24]
  }
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	603b      	str	r3, [r7, #0]
 800515c:	4613      	mov	r3, r2
 800515e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005160:	e022      	b.n	80051a8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005168:	d01e      	beq.n	80051a8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800516a:	f7ff fa1d 	bl	80045a8 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	683a      	ldr	r2, [r7, #0]
 8005176:	429a      	cmp	r2, r3
 8005178:	d302      	bcc.n	8005180 <I2C_WaitOnFlagUntilTimeout+0x30>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d113      	bne.n	80051a8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005184:	f043 0220 	orr.w	r2, r3, #32
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e00f      	b.n	80051c8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699a      	ldr	r2, [r3, #24]
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	4013      	ands	r3, r2
 80051b2:	68ba      	ldr	r2, [r7, #8]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	bf0c      	ite	eq
 80051b8:	2301      	moveq	r3, #1
 80051ba:	2300      	movne	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	461a      	mov	r2, r3
 80051c0:	79fb      	ldrb	r3, [r7, #7]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d0cd      	beq.n	8005162 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051dc:	e02c      	b.n	8005238 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	68b9      	ldr	r1, [r7, #8]
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 f8dc 	bl	80053a0 <I2C_IsAcknowledgeFailed>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e02a      	b.n	8005248 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f8:	d01e      	beq.n	8005238 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051fa:	f7ff f9d5 	bl	80045a8 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	68ba      	ldr	r2, [r7, #8]
 8005206:	429a      	cmp	r2, r3
 8005208:	d302      	bcc.n	8005210 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d113      	bne.n	8005238 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005214:	f043 0220 	orr.w	r2, r3, #32
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2220      	movs	r2, #32
 8005220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e007      	b.n	8005248 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b02      	cmp	r3, #2
 8005244:	d1cb      	bne.n	80051de <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3710      	adds	r7, #16
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800525c:	e028      	b.n	80052b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	68b9      	ldr	r1, [r7, #8]
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f89c 	bl	80053a0 <I2C_IsAcknowledgeFailed>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e026      	b.n	80052c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005272:	f7ff f999 	bl	80045a8 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	429a      	cmp	r2, r3
 8005280:	d302      	bcc.n	8005288 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d113      	bne.n	80052b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800528c:	f043 0220 	orr.w	r2, r3, #32
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e007      	b.n	80052c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	2b20      	cmp	r3, #32
 80052bc:	d1cf      	bne.n	800525e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052d4:	e055      	b.n	8005382 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	68b9      	ldr	r1, [r7, #8]
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 f860 	bl	80053a0 <I2C_IsAcknowledgeFailed>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e053      	b.n	8005392 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b20      	cmp	r3, #32
 80052f6:	d129      	bne.n	800534c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	f003 0304 	and.w	r3, r3, #4
 8005302:	2b04      	cmp	r3, #4
 8005304:	d105      	bne.n	8005312 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	e03f      	b.n	8005392 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2220      	movs	r2, #32
 8005318:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6859      	ldr	r1, [r3, #4]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	4b1d      	ldr	r3, [pc, #116]	; (800539c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8005326:	400b      	ands	r3, r1
 8005328:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2220      	movs	r2, #32
 8005334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e022      	b.n	8005392 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800534c:	f7ff f92c 	bl	80045a8 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	429a      	cmp	r2, r3
 800535a:	d302      	bcc.n	8005362 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d10f      	bne.n	8005382 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005366:	f043 0220 	orr.w	r2, r3, #32
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2220      	movs	r2, #32
 8005372:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e007      	b.n	8005392 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b04      	cmp	r3, #4
 800538e:	d1a2      	bne.n	80052d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	fe00e800 	.word	0xfe00e800

080053a0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	f003 0310 	and.w	r3, r3, #16
 80053b6:	2b10      	cmp	r3, #16
 80053b8:	d151      	bne.n	800545e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053ba:	e022      	b.n	8005402 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c2:	d01e      	beq.n	8005402 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c4:	f7ff f8f0 	bl	80045a8 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d302      	bcc.n	80053da <I2C_IsAcknowledgeFailed+0x3a>
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d113      	bne.n	8005402 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053de:	f043 0220 	orr.w	r2, r3, #32
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e02e      	b.n	8005460 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	f003 0320 	and.w	r3, r3, #32
 800540c:	2b20      	cmp	r3, #32
 800540e:	d1d5      	bne.n	80053bc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2210      	movs	r2, #16
 8005416:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2220      	movs	r2, #32
 800541e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f7ff fe71 	bl	8005108 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6859      	ldr	r1, [r3, #4]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	4b0d      	ldr	r3, [pc, #52]	; (8005468 <I2C_IsAcknowledgeFailed+0xc8>)
 8005432:	400b      	ands	r3, r1
 8005434:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800543a:	f043 0204 	orr.w	r2, r3, #4
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3710      	adds	r7, #16
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	fe00e800 	.word	0xfe00e800

0800546c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	607b      	str	r3, [r7, #4]
 8005476:	460b      	mov	r3, r1
 8005478:	817b      	strh	r3, [r7, #10]
 800547a:	4613      	mov	r3, r2
 800547c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	69bb      	ldr	r3, [r7, #24]
 8005486:	0d5b      	lsrs	r3, r3, #21
 8005488:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800548c:	4b0d      	ldr	r3, [pc, #52]	; (80054c4 <I2C_TransferConfig+0x58>)
 800548e:	430b      	orrs	r3, r1
 8005490:	43db      	mvns	r3, r3
 8005492:	ea02 0103 	and.w	r1, r2, r3
 8005496:	897b      	ldrh	r3, [r7, #10]
 8005498:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800549c:	7a7b      	ldrb	r3, [r7, #9]
 800549e:	041b      	lsls	r3, r3, #16
 80054a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80054a4:	431a      	orrs	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	431a      	orrs	r2, r3
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	431a      	orrs	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80054b6:	bf00      	nop
 80054b8:	3714      	adds	r7, #20
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	03ff63ff 	.word	0x03ff63ff

080054c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b20      	cmp	r3, #32
 80054dc:	d138      	bne.n	8005550 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d101      	bne.n	80054ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80054e8:	2302      	movs	r3, #2
 80054ea:	e032      	b.n	8005552 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2224      	movs	r2, #36	; 0x24
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f022 0201 	bic.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800551a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6819      	ldr	r1, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	430a      	orrs	r2, r1
 800552a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 0201 	orr.w	r2, r2, #1
 800553a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2220      	movs	r2, #32
 8005540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800554c:	2300      	movs	r3, #0
 800554e:	e000      	b.n	8005552 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005550:	2302      	movs	r3, #2
  }
}
 8005552:	4618      	mov	r0, r3
 8005554:	370c      	adds	r7, #12
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr

0800555e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800555e:	b480      	push	{r7}
 8005560:	b085      	sub	sp, #20
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
 8005566:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b20      	cmp	r3, #32
 8005572:	d139      	bne.n	80055e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800557a:	2b01      	cmp	r3, #1
 800557c:	d101      	bne.n	8005582 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800557e:	2302      	movs	r3, #2
 8005580:	e033      	b.n	80055ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2224      	movs	r2, #36	; 0x24
 800558e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0201 	bic.w	r2, r2, #1
 80055a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80055b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	021b      	lsls	r3, r3, #8
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0201 	orr.w	r2, r2, #1
 80055d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	e000      	b.n	80055ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80055e8:	2302      	movs	r3, #2
  }
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80055f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055f8:	b08f      	sub	sp, #60	; 0x3c
 80055fa:	af0a      	add	r7, sp, #40	; 0x28
 80055fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e116      	b.n	8005836 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d106      	bne.n	8005628 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7fe fdf0 	bl	8004208 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2203      	movs	r2, #3
 800562c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005638:	2b00      	cmp	r3, #0
 800563a:	d102      	bne.n	8005642 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4618      	mov	r0, r3
 8005648:	f003 f8aa 	bl	80087a0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	603b      	str	r3, [r7, #0]
 8005652:	687e      	ldr	r6, [r7, #4]
 8005654:	466d      	mov	r5, sp
 8005656:	f106 0410 	add.w	r4, r6, #16
 800565a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800565c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800565e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005662:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005666:	e885 0003 	stmia.w	r5, {r0, r1}
 800566a:	1d33      	adds	r3, r6, #4
 800566c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800566e:	6838      	ldr	r0, [r7, #0]
 8005670:	f003 f83e 	bl	80086f0 <USB_CoreInit>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2202      	movs	r2, #2
 800567e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e0d7      	b.n	8005836 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2100      	movs	r1, #0
 800568c:	4618      	mov	r0, r3
 800568e:	f003 f898 	bl	80087c2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005692:	2300      	movs	r3, #0
 8005694:	73fb      	strb	r3, [r7, #15]
 8005696:	e04a      	b.n	800572e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005698:	7bfa      	ldrb	r2, [r7, #15]
 800569a:	6879      	ldr	r1, [r7, #4]
 800569c:	4613      	mov	r3, r2
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	1a9b      	subs	r3, r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	440b      	add	r3, r1
 80056a6:	333d      	adds	r3, #61	; 0x3d
 80056a8:	2201      	movs	r2, #1
 80056aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80056ac:	7bfa      	ldrb	r2, [r7, #15]
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	4613      	mov	r3, r2
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	1a9b      	subs	r3, r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	440b      	add	r3, r1
 80056ba:	333c      	adds	r3, #60	; 0x3c
 80056bc:	7bfa      	ldrb	r2, [r7, #15]
 80056be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80056c0:	7bfa      	ldrb	r2, [r7, #15]
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
 80056c4:	b298      	uxth	r0, r3
 80056c6:	6879      	ldr	r1, [r7, #4]
 80056c8:	4613      	mov	r3, r2
 80056ca:	00db      	lsls	r3, r3, #3
 80056cc:	1a9b      	subs	r3, r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	440b      	add	r3, r1
 80056d2:	3342      	adds	r3, #66	; 0x42
 80056d4:	4602      	mov	r2, r0
 80056d6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80056d8:	7bfa      	ldrb	r2, [r7, #15]
 80056da:	6879      	ldr	r1, [r7, #4]
 80056dc:	4613      	mov	r3, r2
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	1a9b      	subs	r3, r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	333f      	adds	r3, #63	; 0x3f
 80056e8:	2200      	movs	r2, #0
 80056ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80056ec:	7bfa      	ldrb	r2, [r7, #15]
 80056ee:	6879      	ldr	r1, [r7, #4]
 80056f0:	4613      	mov	r3, r2
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	1a9b      	subs	r3, r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	440b      	add	r3, r1
 80056fa:	3344      	adds	r3, #68	; 0x44
 80056fc:	2200      	movs	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005700:	7bfa      	ldrb	r2, [r7, #15]
 8005702:	6879      	ldr	r1, [r7, #4]
 8005704:	4613      	mov	r3, r2
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	1a9b      	subs	r3, r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	440b      	add	r3, r1
 800570e:	3348      	adds	r3, #72	; 0x48
 8005710:	2200      	movs	r2, #0
 8005712:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005714:	7bfa      	ldrb	r2, [r7, #15]
 8005716:	6879      	ldr	r1, [r7, #4]
 8005718:	4613      	mov	r3, r2
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	1a9b      	subs	r3, r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	440b      	add	r3, r1
 8005722:	3350      	adds	r3, #80	; 0x50
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005728:	7bfb      	ldrb	r3, [r7, #15]
 800572a:	3301      	adds	r3, #1
 800572c:	73fb      	strb	r3, [r7, #15]
 800572e:	7bfa      	ldrb	r2, [r7, #15]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	429a      	cmp	r2, r3
 8005736:	d3af      	bcc.n	8005698 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005738:	2300      	movs	r3, #0
 800573a:	73fb      	strb	r3, [r7, #15]
 800573c:	e044      	b.n	80057c8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800573e:	7bfa      	ldrb	r2, [r7, #15]
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	4613      	mov	r3, r2
 8005744:	00db      	lsls	r3, r3, #3
 8005746:	1a9b      	subs	r3, r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	440b      	add	r3, r1
 800574c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005750:	2200      	movs	r2, #0
 8005752:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005754:	7bfa      	ldrb	r2, [r7, #15]
 8005756:	6879      	ldr	r1, [r7, #4]
 8005758:	4613      	mov	r3, r2
 800575a:	00db      	lsls	r3, r3, #3
 800575c:	1a9b      	subs	r3, r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	440b      	add	r3, r1
 8005762:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005766:	7bfa      	ldrb	r2, [r7, #15]
 8005768:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800576a:	7bfa      	ldrb	r2, [r7, #15]
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	4613      	mov	r3, r2
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	1a9b      	subs	r3, r3, r2
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	440b      	add	r3, r1
 8005778:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800577c:	2200      	movs	r2, #0
 800577e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005780:	7bfa      	ldrb	r2, [r7, #15]
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	4613      	mov	r3, r2
 8005786:	00db      	lsls	r3, r3, #3
 8005788:	1a9b      	subs	r3, r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	440b      	add	r3, r1
 800578e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005792:	2200      	movs	r2, #0
 8005794:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005796:	7bfa      	ldrb	r2, [r7, #15]
 8005798:	6879      	ldr	r1, [r7, #4]
 800579a:	4613      	mov	r3, r2
 800579c:	00db      	lsls	r3, r3, #3
 800579e:	1a9b      	subs	r3, r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	440b      	add	r3, r1
 80057a4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80057ac:	7bfa      	ldrb	r2, [r7, #15]
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	4613      	mov	r3, r2
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	1a9b      	subs	r3, r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	440b      	add	r3, r1
 80057ba:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80057be:	2200      	movs	r2, #0
 80057c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	3301      	adds	r3, #1
 80057c6:	73fb      	strb	r3, [r7, #15]
 80057c8:	7bfa      	ldrb	r2, [r7, #15]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d3b5      	bcc.n	800573e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	603b      	str	r3, [r7, #0]
 80057d8:	687e      	ldr	r6, [r7, #4]
 80057da:	466d      	mov	r5, sp
 80057dc:	f106 0410 	add.w	r4, r6, #16
 80057e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80057e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80057e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80057ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80057f0:	1d33      	adds	r3, r6, #4
 80057f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80057f4:	6838      	ldr	r0, [r7, #0]
 80057f6:	f003 f80f 	bl	8008818 <USB_DevInit>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d005      	beq.n	800580c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e014      	b.n	8005836 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	2b01      	cmp	r3, #1
 8005822:	d102      	bne.n	800582a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f80b 	bl	8005840 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f003 f9c1 	bl	8008bb6 <USB_DevDisconnect>

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3714      	adds	r7, #20
 800583a:	46bd      	mov	sp, r7
 800583c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005840 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800586e:	4b05      	ldr	r3, [pc, #20]	; (8005884 <HAL_PCDEx_ActivateLPM+0x44>)
 8005870:	4313      	orrs	r3, r2
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr
 8005884:	10000003 	.word	0x10000003

08005888 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005888:	b480      	push	{r7}
 800588a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800588c:	4b05      	ldr	r3, [pc, #20]	; (80058a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a04      	ldr	r2, [pc, #16]	; (80058a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005896:	6013      	str	r3, [r2, #0]
}
 8005898:	bf00      	nop
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40007000 	.word	0x40007000

080058a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80058ae:	2300      	movs	r3, #0
 80058b0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80058b2:	4b23      	ldr	r3, [pc, #140]	; (8005940 <HAL_PWREx_EnableOverDrive+0x98>)
 80058b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b6:	4a22      	ldr	r2, [pc, #136]	; (8005940 <HAL_PWREx_EnableOverDrive+0x98>)
 80058b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058bc:	6413      	str	r3, [r2, #64]	; 0x40
 80058be:	4b20      	ldr	r3, [pc, #128]	; (8005940 <HAL_PWREx_EnableOverDrive+0x98>)
 80058c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058c6:	603b      	str	r3, [r7, #0]
 80058c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80058ca:	4b1e      	ldr	r3, [pc, #120]	; (8005944 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a1d      	ldr	r2, [pc, #116]	; (8005944 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058d6:	f7fe fe67 	bl	80045a8 <HAL_GetTick>
 80058da:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80058dc:	e009      	b.n	80058f2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80058de:	f7fe fe63 	bl	80045a8 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058ec:	d901      	bls.n	80058f2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e022      	b.n	8005938 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80058f2:	4b14      	ldr	r3, [pc, #80]	; (8005944 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058fe:	d1ee      	bne.n	80058de <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005900:	4b10      	ldr	r3, [pc, #64]	; (8005944 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a0f      	ldr	r2, [pc, #60]	; (8005944 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005906:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800590a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800590c:	f7fe fe4c 	bl	80045a8 <HAL_GetTick>
 8005910:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005912:	e009      	b.n	8005928 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005914:	f7fe fe48 	bl	80045a8 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005922:	d901      	bls.n	8005928 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e007      	b.n	8005938 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005928:	4b06      	ldr	r3, [pc, #24]	; (8005944 <HAL_PWREx_EnableOverDrive+0x9c>)
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005930:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005934:	d1ee      	bne.n	8005914 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	40023800 	.word	0x40023800
 8005944:	40007000 	.word	0x40007000

08005948 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005950:	2300      	movs	r3, #0
 8005952:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e29b      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 8087 	beq.w	8005a7a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800596c:	4b96      	ldr	r3, [pc, #600]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f003 030c 	and.w	r3, r3, #12
 8005974:	2b04      	cmp	r3, #4
 8005976:	d00c      	beq.n	8005992 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005978:	4b93      	ldr	r3, [pc, #588]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f003 030c 	and.w	r3, r3, #12
 8005980:	2b08      	cmp	r3, #8
 8005982:	d112      	bne.n	80059aa <HAL_RCC_OscConfig+0x62>
 8005984:	4b90      	ldr	r3, [pc, #576]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800598c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005990:	d10b      	bne.n	80059aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005992:	4b8d      	ldr	r3, [pc, #564]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d06c      	beq.n	8005a78 <HAL_RCC_OscConfig+0x130>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d168      	bne.n	8005a78 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e275      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059b2:	d106      	bne.n	80059c2 <HAL_RCC_OscConfig+0x7a>
 80059b4:	4b84      	ldr	r3, [pc, #528]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a83      	ldr	r2, [pc, #524]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059be:	6013      	str	r3, [r2, #0]
 80059c0:	e02e      	b.n	8005a20 <HAL_RCC_OscConfig+0xd8>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10c      	bne.n	80059e4 <HAL_RCC_OscConfig+0x9c>
 80059ca:	4b7f      	ldr	r3, [pc, #508]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a7e      	ldr	r2, [pc, #504]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d4:	6013      	str	r3, [r2, #0]
 80059d6:	4b7c      	ldr	r3, [pc, #496]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a7b      	ldr	r2, [pc, #492]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059e0:	6013      	str	r3, [r2, #0]
 80059e2:	e01d      	b.n	8005a20 <HAL_RCC_OscConfig+0xd8>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059ec:	d10c      	bne.n	8005a08 <HAL_RCC_OscConfig+0xc0>
 80059ee:	4b76      	ldr	r3, [pc, #472]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a75      	ldr	r2, [pc, #468]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	4b73      	ldr	r3, [pc, #460]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a72      	ldr	r2, [pc, #456]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	e00b      	b.n	8005a20 <HAL_RCC_OscConfig+0xd8>
 8005a08:	4b6f      	ldr	r3, [pc, #444]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a6e      	ldr	r2, [pc, #440]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a12:	6013      	str	r3, [r2, #0]
 8005a14:	4b6c      	ldr	r3, [pc, #432]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a6b      	ldr	r2, [pc, #428]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d013      	beq.n	8005a50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a28:	f7fe fdbe 	bl	80045a8 <HAL_GetTick>
 8005a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a2e:	e008      	b.n	8005a42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a30:	f7fe fdba 	bl	80045a8 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b64      	cmp	r3, #100	; 0x64
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e229      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a42:	4b61      	ldr	r3, [pc, #388]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0f0      	beq.n	8005a30 <HAL_RCC_OscConfig+0xe8>
 8005a4e:	e014      	b.n	8005a7a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a50:	f7fe fdaa 	bl	80045a8 <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a58:	f7fe fda6 	bl	80045a8 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b64      	cmp	r3, #100	; 0x64
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e215      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a6a:	4b57      	ldr	r3, [pc, #348]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1f0      	bne.n	8005a58 <HAL_RCC_OscConfig+0x110>
 8005a76:	e000      	b.n	8005a7a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d069      	beq.n	8005b5a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a86:	4b50      	ldr	r3, [pc, #320]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 030c 	and.w	r3, r3, #12
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00b      	beq.n	8005aaa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a92:	4b4d      	ldr	r3, [pc, #308]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f003 030c 	and.w	r3, r3, #12
 8005a9a:	2b08      	cmp	r3, #8
 8005a9c:	d11c      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x190>
 8005a9e:	4b4a      	ldr	r3, [pc, #296]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d116      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005aaa:	4b47      	ldr	r3, [pc, #284]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0302 	and.w	r3, r3, #2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d005      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x17a>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d001      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e1e9      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ac2:	4b41      	ldr	r3, [pc, #260]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	493d      	ldr	r1, [pc, #244]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ad6:	e040      	b.n	8005b5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d023      	beq.n	8005b28 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ae0:	4b39      	ldr	r3, [pc, #228]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a38      	ldr	r2, [pc, #224]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005ae6:	f043 0301 	orr.w	r3, r3, #1
 8005aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aec:	f7fe fd5c 	bl	80045a8 <HAL_GetTick>
 8005af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005af2:	e008      	b.n	8005b06 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005af4:	f7fe fd58 	bl	80045a8 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e1c7      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b06:	4b30      	ldr	r3, [pc, #192]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0f0      	beq.n	8005af4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b12:	4b2d      	ldr	r3, [pc, #180]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	00db      	lsls	r3, r3, #3
 8005b20:	4929      	ldr	r1, [pc, #164]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	600b      	str	r3, [r1, #0]
 8005b26:	e018      	b.n	8005b5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b28:	4b27      	ldr	r3, [pc, #156]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a26      	ldr	r2, [pc, #152]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b2e:	f023 0301 	bic.w	r3, r3, #1
 8005b32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b34:	f7fe fd38 	bl	80045a8 <HAL_GetTick>
 8005b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b3a:	e008      	b.n	8005b4e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b3c:	f7fe fd34 	bl	80045a8 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e1a3      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b4e:	4b1e      	ldr	r3, [pc, #120]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1f0      	bne.n	8005b3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d038      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d019      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b6e:	4b16      	ldr	r3, [pc, #88]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b72:	4a15      	ldr	r2, [pc, #84]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b74:	f043 0301 	orr.w	r3, r3, #1
 8005b78:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b7a:	f7fe fd15 	bl	80045a8 <HAL_GetTick>
 8005b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b80:	e008      	b.n	8005b94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b82:	f7fe fd11 	bl	80045a8 <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d901      	bls.n	8005b94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e180      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b94:	4b0c      	ldr	r3, [pc, #48]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005b96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d0f0      	beq.n	8005b82 <HAL_RCC_OscConfig+0x23a>
 8005ba0:	e01a      	b.n	8005bd8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ba2:	4b09      	ldr	r3, [pc, #36]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ba6:	4a08      	ldr	r2, [pc, #32]	; (8005bc8 <HAL_RCC_OscConfig+0x280>)
 8005ba8:	f023 0301 	bic.w	r3, r3, #1
 8005bac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bae:	f7fe fcfb 	bl	80045a8 <HAL_GetTick>
 8005bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bb4:	e00a      	b.n	8005bcc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bb6:	f7fe fcf7 	bl	80045a8 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d903      	bls.n	8005bcc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e166      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
 8005bc8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bcc:	4b92      	ldr	r3, [pc, #584]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005bce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1ee      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0304 	and.w	r3, r3, #4
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 80a4 	beq.w	8005d2e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005be6:	4b8c      	ldr	r3, [pc, #560]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10d      	bne.n	8005c0e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bf2:	4b89      	ldr	r3, [pc, #548]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf6:	4a88      	ldr	r2, [pc, #544]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8005bfe:	4b86      	ldr	r3, [pc, #536]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c06:	60bb      	str	r3, [r7, #8]
 8005c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c0e:	4b83      	ldr	r3, [pc, #524]	; (8005e1c <HAL_RCC_OscConfig+0x4d4>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d118      	bne.n	8005c4c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005c1a:	4b80      	ldr	r3, [pc, #512]	; (8005e1c <HAL_RCC_OscConfig+0x4d4>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a7f      	ldr	r2, [pc, #508]	; (8005e1c <HAL_RCC_OscConfig+0x4d4>)
 8005c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c26:	f7fe fcbf 	bl	80045a8 <HAL_GetTick>
 8005c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c2c:	e008      	b.n	8005c40 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c2e:	f7fe fcbb 	bl	80045a8 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	2b64      	cmp	r3, #100	; 0x64
 8005c3a:	d901      	bls.n	8005c40 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e12a      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c40:	4b76      	ldr	r3, [pc, #472]	; (8005e1c <HAL_RCC_OscConfig+0x4d4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0f0      	beq.n	8005c2e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d106      	bne.n	8005c62 <HAL_RCC_OscConfig+0x31a>
 8005c54:	4b70      	ldr	r3, [pc, #448]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c58:	4a6f      	ldr	r2, [pc, #444]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c5a:	f043 0301 	orr.w	r3, r3, #1
 8005c5e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c60:	e02d      	b.n	8005cbe <HAL_RCC_OscConfig+0x376>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d10c      	bne.n	8005c84 <HAL_RCC_OscConfig+0x33c>
 8005c6a:	4b6b      	ldr	r3, [pc, #428]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c6e:	4a6a      	ldr	r2, [pc, #424]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	6713      	str	r3, [r2, #112]	; 0x70
 8005c76:	4b68      	ldr	r3, [pc, #416]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c7a:	4a67      	ldr	r2, [pc, #412]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c7c:	f023 0304 	bic.w	r3, r3, #4
 8005c80:	6713      	str	r3, [r2, #112]	; 0x70
 8005c82:	e01c      	b.n	8005cbe <HAL_RCC_OscConfig+0x376>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2b05      	cmp	r3, #5
 8005c8a:	d10c      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x35e>
 8005c8c:	4b62      	ldr	r3, [pc, #392]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c90:	4a61      	ldr	r2, [pc, #388]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c92:	f043 0304 	orr.w	r3, r3, #4
 8005c96:	6713      	str	r3, [r2, #112]	; 0x70
 8005c98:	4b5f      	ldr	r3, [pc, #380]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9c:	4a5e      	ldr	r2, [pc, #376]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005c9e:	f043 0301 	orr.w	r3, r3, #1
 8005ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ca4:	e00b      	b.n	8005cbe <HAL_RCC_OscConfig+0x376>
 8005ca6:	4b5c      	ldr	r3, [pc, #368]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005caa:	4a5b      	ldr	r2, [pc, #364]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005cac:	f023 0301 	bic.w	r3, r3, #1
 8005cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8005cb2:	4b59      	ldr	r3, [pc, #356]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb6:	4a58      	ldr	r2, [pc, #352]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005cb8:	f023 0304 	bic.w	r3, r3, #4
 8005cbc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d015      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc6:	f7fe fc6f 	bl	80045a8 <HAL_GetTick>
 8005cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ccc:	e00a      	b.n	8005ce4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cce:	f7fe fc6b 	bl	80045a8 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e0d8      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce4:	4b4c      	ldr	r3, [pc, #304]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0ee      	beq.n	8005cce <HAL_RCC_OscConfig+0x386>
 8005cf0:	e014      	b.n	8005d1c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cf2:	f7fe fc59 	bl	80045a8 <HAL_GetTick>
 8005cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf8:	e00a      	b.n	8005d10 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cfa:	f7fe fc55 	bl	80045a8 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e0c2      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d10:	4b41      	ldr	r3, [pc, #260]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1ee      	bne.n	8005cfa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d1c:	7dfb      	ldrb	r3, [r7, #23]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d105      	bne.n	8005d2e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d22:	4b3d      	ldr	r3, [pc, #244]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	4a3c      	ldr	r2, [pc, #240]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d2c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f000 80ae 	beq.w	8005e94 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d38:	4b37      	ldr	r3, [pc, #220]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 030c 	and.w	r3, r3, #12
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d06d      	beq.n	8005e20 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d14b      	bne.n	8005de4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d4c:	4b32      	ldr	r3, [pc, #200]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a31      	ldr	r2, [pc, #196]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d58:	f7fe fc26 	bl	80045a8 <HAL_GetTick>
 8005d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d5e:	e008      	b.n	8005d72 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d60:	f7fe fc22 	bl	80045a8 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e091      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d72:	4b29      	ldr	r3, [pc, #164]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1f0      	bne.n	8005d60 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69da      	ldr	r2, [r3, #28]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	019b      	lsls	r3, r3, #6
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d94:	085b      	lsrs	r3, r3, #1
 8005d96:	3b01      	subs	r3, #1
 8005d98:	041b      	lsls	r3, r3, #16
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da0:	061b      	lsls	r3, r3, #24
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da8:	071b      	lsls	r3, r3, #28
 8005daa:	491b      	ldr	r1, [pc, #108]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005db0:	4b19      	ldr	r3, [pc, #100]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a18      	ldr	r2, [pc, #96]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005dba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dbc:	f7fe fbf4 	bl	80045a8 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc2:	e008      	b.n	8005dd6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dc4:	f7fe fbf0 	bl	80045a8 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e05f      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dd6:	4b10      	ldr	r3, [pc, #64]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0f0      	beq.n	8005dc4 <HAL_RCC_OscConfig+0x47c>
 8005de2:	e057      	b.n	8005e94 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a0b      	ldr	r2, [pc, #44]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005dea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005df0:	f7fe fbda 	bl	80045a8 <HAL_GetTick>
 8005df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df6:	e008      	b.n	8005e0a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005df8:	f7fe fbd6 	bl	80045a8 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e045      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e0a:	4b03      	ldr	r3, [pc, #12]	; (8005e18 <HAL_RCC_OscConfig+0x4d0>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1f0      	bne.n	8005df8 <HAL_RCC_OscConfig+0x4b0>
 8005e16:	e03d      	b.n	8005e94 <HAL_RCC_OscConfig+0x54c>
 8005e18:	40023800 	.word	0x40023800
 8005e1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005e20:	4b1f      	ldr	r3, [pc, #124]	; (8005ea0 <HAL_RCC_OscConfig+0x558>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d030      	beq.n	8005e90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d129      	bne.n	8005e90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d122      	bne.n	8005e90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e50:	4013      	ands	r3, r2
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e56:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d119      	bne.n	8005e90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e66:	085b      	lsrs	r3, r3, #1
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d10f      	bne.n	8005e90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d107      	bne.n	8005e90 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e8a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d001      	beq.n	8005e94 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	40023800 	.word	0x40023800

08005ea4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d101      	bne.n	8005ebc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e0d0      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ebc:	4b6a      	ldr	r3, [pc, #424]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 030f 	and.w	r3, r3, #15
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d910      	bls.n	8005eec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eca:	4b67      	ldr	r3, [pc, #412]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f023 020f 	bic.w	r2, r3, #15
 8005ed2:	4965      	ldr	r1, [pc, #404]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eda:	4b63      	ldr	r3, [pc, #396]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 030f 	and.w	r3, r3, #15
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d001      	beq.n	8005eec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e0b8      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0302 	and.w	r3, r3, #2
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d020      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0304 	and.w	r3, r3, #4
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f04:	4b59      	ldr	r3, [pc, #356]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	4a58      	ldr	r2, [pc, #352]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0308 	and.w	r3, r3, #8
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d005      	beq.n	8005f28 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f1c:	4b53      	ldr	r3, [pc, #332]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	4a52      	ldr	r2, [pc, #328]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f28:	4b50      	ldr	r3, [pc, #320]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	494d      	ldr	r1, [pc, #308]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d040      	beq.n	8005fc8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d107      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f4e:	4b47      	ldr	r3, [pc, #284]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d115      	bne.n	8005f86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e07f      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d107      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f66:	4b41      	ldr	r3, [pc, #260]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d109      	bne.n	8005f86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e073      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f76:	4b3d      	ldr	r3, [pc, #244]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0302 	and.w	r3, r3, #2
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e06b      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f86:	4b39      	ldr	r3, [pc, #228]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f023 0203 	bic.w	r2, r3, #3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	4936      	ldr	r1, [pc, #216]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005f94:	4313      	orrs	r3, r2
 8005f96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f98:	f7fe fb06 	bl	80045a8 <HAL_GetTick>
 8005f9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f9e:	e00a      	b.n	8005fb6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fa0:	f7fe fb02 	bl	80045a8 <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e053      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fb6:	4b2d      	ldr	r3, [pc, #180]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f003 020c 	and.w	r2, r3, #12
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d1eb      	bne.n	8005fa0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fc8:	4b27      	ldr	r3, [pc, #156]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 030f 	and.w	r3, r3, #15
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d210      	bcs.n	8005ff8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fd6:	4b24      	ldr	r3, [pc, #144]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f023 020f 	bic.w	r2, r3, #15
 8005fde:	4922      	ldr	r1, [pc, #136]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fe6:	4b20      	ldr	r3, [pc, #128]	; (8006068 <HAL_RCC_ClockConfig+0x1c4>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 030f 	and.w	r3, r3, #15
 8005fee:	683a      	ldr	r2, [r7, #0]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d001      	beq.n	8005ff8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e032      	b.n	800605e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0304 	and.w	r3, r3, #4
 8006000:	2b00      	cmp	r3, #0
 8006002:	d008      	beq.n	8006016 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006004:	4b19      	ldr	r3, [pc, #100]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	4916      	ldr	r1, [pc, #88]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8006012:	4313      	orrs	r3, r2
 8006014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 0308 	and.w	r3, r3, #8
 800601e:	2b00      	cmp	r3, #0
 8006020:	d009      	beq.n	8006036 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006022:	4b12      	ldr	r3, [pc, #72]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	490e      	ldr	r1, [pc, #56]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 8006032:	4313      	orrs	r3, r2
 8006034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006036:	f000 f821 	bl	800607c <HAL_RCC_GetSysClockFreq>
 800603a:	4601      	mov	r1, r0
 800603c:	4b0b      	ldr	r3, [pc, #44]	; (800606c <HAL_RCC_ClockConfig+0x1c8>)
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	091b      	lsrs	r3, r3, #4
 8006042:	f003 030f 	and.w	r3, r3, #15
 8006046:	4a0a      	ldr	r2, [pc, #40]	; (8006070 <HAL_RCC_ClockConfig+0x1cc>)
 8006048:	5cd3      	ldrb	r3, [r2, r3]
 800604a:	fa21 f303 	lsr.w	r3, r1, r3
 800604e:	4a09      	ldr	r2, [pc, #36]	; (8006074 <HAL_RCC_ClockConfig+0x1d0>)
 8006050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006052:	4b09      	ldr	r3, [pc, #36]	; (8006078 <HAL_RCC_ClockConfig+0x1d4>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4618      	mov	r0, r3
 8006058:	f7fe fa62 	bl	8004520 <HAL_InitTick>

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	40023c00 	.word	0x40023c00
 800606c:	40023800 	.word	0x40023800
 8006070:	0800b518 	.word	0x0800b518
 8006074:	20000014 	.word	0x20000014
 8006078:	20000018 	.word	0x20000018

0800607c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800607c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006082:	2300      	movs	r3, #0
 8006084:	607b      	str	r3, [r7, #4]
 8006086:	2300      	movs	r3, #0
 8006088:	60fb      	str	r3, [r7, #12]
 800608a:	2300      	movs	r3, #0
 800608c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800608e:	2300      	movs	r3, #0
 8006090:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006092:	4b63      	ldr	r3, [pc, #396]	; (8006220 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 030c 	and.w	r3, r3, #12
 800609a:	2b04      	cmp	r3, #4
 800609c:	d007      	beq.n	80060ae <HAL_RCC_GetSysClockFreq+0x32>
 800609e:	2b08      	cmp	r3, #8
 80060a0:	d008      	beq.n	80060b4 <HAL_RCC_GetSysClockFreq+0x38>
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f040 80b4 	bne.w	8006210 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060a8:	4b5e      	ldr	r3, [pc, #376]	; (8006224 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80060aa:	60bb      	str	r3, [r7, #8]
      break;
 80060ac:	e0b3      	b.n	8006216 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060ae:	4b5e      	ldr	r3, [pc, #376]	; (8006228 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80060b0:	60bb      	str	r3, [r7, #8]
      break;
 80060b2:	e0b0      	b.n	8006216 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060b4:	4b5a      	ldr	r3, [pc, #360]	; (8006220 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060bc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80060be:	4b58      	ldr	r3, [pc, #352]	; (8006220 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d04a      	beq.n	8006160 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ca:	4b55      	ldr	r3, [pc, #340]	; (8006220 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	099b      	lsrs	r3, r3, #6
 80060d0:	f04f 0400 	mov.w	r4, #0
 80060d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80060d8:	f04f 0200 	mov.w	r2, #0
 80060dc:	ea03 0501 	and.w	r5, r3, r1
 80060e0:	ea04 0602 	and.w	r6, r4, r2
 80060e4:	4629      	mov	r1, r5
 80060e6:	4632      	mov	r2, r6
 80060e8:	f04f 0300 	mov.w	r3, #0
 80060ec:	f04f 0400 	mov.w	r4, #0
 80060f0:	0154      	lsls	r4, r2, #5
 80060f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80060f6:	014b      	lsls	r3, r1, #5
 80060f8:	4619      	mov	r1, r3
 80060fa:	4622      	mov	r2, r4
 80060fc:	1b49      	subs	r1, r1, r5
 80060fe:	eb62 0206 	sbc.w	r2, r2, r6
 8006102:	f04f 0300 	mov.w	r3, #0
 8006106:	f04f 0400 	mov.w	r4, #0
 800610a:	0194      	lsls	r4, r2, #6
 800610c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006110:	018b      	lsls	r3, r1, #6
 8006112:	1a5b      	subs	r3, r3, r1
 8006114:	eb64 0402 	sbc.w	r4, r4, r2
 8006118:	f04f 0100 	mov.w	r1, #0
 800611c:	f04f 0200 	mov.w	r2, #0
 8006120:	00e2      	lsls	r2, r4, #3
 8006122:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006126:	00d9      	lsls	r1, r3, #3
 8006128:	460b      	mov	r3, r1
 800612a:	4614      	mov	r4, r2
 800612c:	195b      	adds	r3, r3, r5
 800612e:	eb44 0406 	adc.w	r4, r4, r6
 8006132:	f04f 0100 	mov.w	r1, #0
 8006136:	f04f 0200 	mov.w	r2, #0
 800613a:	0262      	lsls	r2, r4, #9
 800613c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006140:	0259      	lsls	r1, r3, #9
 8006142:	460b      	mov	r3, r1
 8006144:	4614      	mov	r4, r2
 8006146:	4618      	mov	r0, r3
 8006148:	4621      	mov	r1, r4
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f04f 0400 	mov.w	r4, #0
 8006150:	461a      	mov	r2, r3
 8006152:	4623      	mov	r3, r4
 8006154:	f7fa f8cc 	bl	80002f0 <__aeabi_uldivmod>
 8006158:	4603      	mov	r3, r0
 800615a:	460c      	mov	r4, r1
 800615c:	60fb      	str	r3, [r7, #12]
 800615e:	e049      	b.n	80061f4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006160:	4b2f      	ldr	r3, [pc, #188]	; (8006220 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	099b      	lsrs	r3, r3, #6
 8006166:	f04f 0400 	mov.w	r4, #0
 800616a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	ea03 0501 	and.w	r5, r3, r1
 8006176:	ea04 0602 	and.w	r6, r4, r2
 800617a:	4629      	mov	r1, r5
 800617c:	4632      	mov	r2, r6
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	f04f 0400 	mov.w	r4, #0
 8006186:	0154      	lsls	r4, r2, #5
 8006188:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800618c:	014b      	lsls	r3, r1, #5
 800618e:	4619      	mov	r1, r3
 8006190:	4622      	mov	r2, r4
 8006192:	1b49      	subs	r1, r1, r5
 8006194:	eb62 0206 	sbc.w	r2, r2, r6
 8006198:	f04f 0300 	mov.w	r3, #0
 800619c:	f04f 0400 	mov.w	r4, #0
 80061a0:	0194      	lsls	r4, r2, #6
 80061a2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80061a6:	018b      	lsls	r3, r1, #6
 80061a8:	1a5b      	subs	r3, r3, r1
 80061aa:	eb64 0402 	sbc.w	r4, r4, r2
 80061ae:	f04f 0100 	mov.w	r1, #0
 80061b2:	f04f 0200 	mov.w	r2, #0
 80061b6:	00e2      	lsls	r2, r4, #3
 80061b8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80061bc:	00d9      	lsls	r1, r3, #3
 80061be:	460b      	mov	r3, r1
 80061c0:	4614      	mov	r4, r2
 80061c2:	195b      	adds	r3, r3, r5
 80061c4:	eb44 0406 	adc.w	r4, r4, r6
 80061c8:	f04f 0100 	mov.w	r1, #0
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	02a2      	lsls	r2, r4, #10
 80061d2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80061d6:	0299      	lsls	r1, r3, #10
 80061d8:	460b      	mov	r3, r1
 80061da:	4614      	mov	r4, r2
 80061dc:	4618      	mov	r0, r3
 80061de:	4621      	mov	r1, r4
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f04f 0400 	mov.w	r4, #0
 80061e6:	461a      	mov	r2, r3
 80061e8:	4623      	mov	r3, r4
 80061ea:	f7fa f881 	bl	80002f0 <__aeabi_uldivmod>
 80061ee:	4603      	mov	r3, r0
 80061f0:	460c      	mov	r4, r1
 80061f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80061f4:	4b0a      	ldr	r3, [pc, #40]	; (8006220 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	0c1b      	lsrs	r3, r3, #16
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	3301      	adds	r3, #1
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	fbb2 f3f3 	udiv	r3, r2, r3
 800620c:	60bb      	str	r3, [r7, #8]
      break;
 800620e:	e002      	b.n	8006216 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006210:	4b04      	ldr	r3, [pc, #16]	; (8006224 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006212:	60bb      	str	r3, [r7, #8]
      break;
 8006214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006216:	68bb      	ldr	r3, [r7, #8]
}
 8006218:	4618      	mov	r0, r3
 800621a:	3714      	adds	r7, #20
 800621c:	46bd      	mov	sp, r7
 800621e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006220:	40023800 	.word	0x40023800
 8006224:	00f42400 	.word	0x00f42400
 8006228:	007a1200 	.word	0x007a1200

0800622c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006230:	4b03      	ldr	r3, [pc, #12]	; (8006240 <HAL_RCC_GetHCLKFreq+0x14>)
 8006232:	681b      	ldr	r3, [r3, #0]
}
 8006234:	4618      	mov	r0, r3
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	20000014 	.word	0x20000014

08006244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006248:	f7ff fff0 	bl	800622c <HAL_RCC_GetHCLKFreq>
 800624c:	4601      	mov	r1, r0
 800624e:	4b05      	ldr	r3, [pc, #20]	; (8006264 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	0a9b      	lsrs	r3, r3, #10
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	4a03      	ldr	r2, [pc, #12]	; (8006268 <HAL_RCC_GetPCLK1Freq+0x24>)
 800625a:	5cd3      	ldrb	r3, [r2, r3]
 800625c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006260:	4618      	mov	r0, r3
 8006262:	bd80      	pop	{r7, pc}
 8006264:	40023800 	.word	0x40023800
 8006268:	0800b528 	.word	0x0800b528

0800626c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006270:	f7ff ffdc 	bl	800622c <HAL_RCC_GetHCLKFreq>
 8006274:	4601      	mov	r1, r0
 8006276:	4b05      	ldr	r3, [pc, #20]	; (800628c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	0b5b      	lsrs	r3, r3, #13
 800627c:	f003 0307 	and.w	r3, r3, #7
 8006280:	4a03      	ldr	r2, [pc, #12]	; (8006290 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006282:	5cd3      	ldrb	r3, [r2, r3]
 8006284:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006288:	4618      	mov	r0, r3
 800628a:	bd80      	pop	{r7, pc}
 800628c:	40023800 	.word	0x40023800
 8006290:	0800b528 	.word	0x0800b528

08006294 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b088      	sub	sp, #32
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800629c:	2300      	movs	r3, #0
 800629e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80062a0:	2300      	movs	r3, #0
 80062a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80062a8:	2300      	movs	r3, #0
 80062aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80062ac:	2300      	movs	r3, #0
 80062ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d012      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80062bc:	4b69      	ldr	r3, [pc, #420]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	4a68      	ldr	r2, [pc, #416]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80062c6:	6093      	str	r3, [r2, #8]
 80062c8:	4b66      	ldr	r3, [pc, #408]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062ca:	689a      	ldr	r2, [r3, #8]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d0:	4964      	ldr	r1, [pc, #400]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062d2:	4313      	orrs	r3, r2
 80062d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80062de:	2301      	movs	r3, #1
 80062e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d017      	beq.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80062ee:	4b5d      	ldr	r3, [pc, #372]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062fc:	4959      	ldr	r1, [pc, #356]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006308:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800630c:	d101      	bne.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800630e:	2301      	movs	r3, #1
 8006310:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800631a:	2301      	movs	r3, #1
 800631c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d017      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800632a:	4b4e      	ldr	r3, [pc, #312]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800632c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006330:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006338:	494a      	ldr	r1, [pc, #296]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800633a:	4313      	orrs	r3, r2
 800633c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006348:	d101      	bne.n	800634e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800634a:	2301      	movs	r3, #1
 800634c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006356:	2301      	movs	r3, #1
 8006358:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006366:	2301      	movs	r3, #1
 8006368:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0320 	and.w	r3, r3, #32
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 808b 	beq.w	800648e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006378:	4b3a      	ldr	r3, [pc, #232]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800637a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637c:	4a39      	ldr	r2, [pc, #228]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800637e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006382:	6413      	str	r3, [r2, #64]	; 0x40
 8006384:	4b37      	ldr	r3, [pc, #220]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800638c:	60bb      	str	r3, [r7, #8]
 800638e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006390:	4b35      	ldr	r3, [pc, #212]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a34      	ldr	r2, [pc, #208]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800639a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800639c:	f7fe f904 	bl	80045a8 <HAL_GetTick>
 80063a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80063a2:	e008      	b.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a4:	f7fe f900 	bl	80045a8 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	2b64      	cmp	r3, #100	; 0x64
 80063b0:	d901      	bls.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e38d      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80063b6:	4b2c      	ldr	r3, [pc, #176]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d0f0      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063c2:	4b28      	ldr	r3, [pc, #160]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d035      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d02e      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063e0:	4b20      	ldr	r3, [pc, #128]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80063ea:	4b1e      	ldr	r3, [pc, #120]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063ee:	4a1d      	ldr	r2, [pc, #116]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063f6:	4b1b      	ldr	r3, [pc, #108]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063fa:	4a1a      	ldr	r2, [pc, #104]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006400:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006402:	4a18      	ldr	r2, [pc, #96]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006408:	4b16      	ldr	r3, [pc, #88]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800640a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b01      	cmp	r3, #1
 8006412:	d114      	bne.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006414:	f7fe f8c8 	bl	80045a8 <HAL_GetTick>
 8006418:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800641a:	e00a      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800641c:	f7fe f8c4 	bl	80045a8 <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	f241 3288 	movw	r2, #5000	; 0x1388
 800642a:	4293      	cmp	r3, r2
 800642c:	d901      	bls.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e34f      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006432:	4b0c      	ldr	r3, [pc, #48]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006436:	f003 0302 	and.w	r3, r3, #2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0ee      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800644a:	d111      	bne.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800644c:	4b05      	ldr	r3, [pc, #20]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006458:	4b04      	ldr	r3, [pc, #16]	; (800646c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800645a:	400b      	ands	r3, r1
 800645c:	4901      	ldr	r1, [pc, #4]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800645e:	4313      	orrs	r3, r2
 8006460:	608b      	str	r3, [r1, #8]
 8006462:	e00b      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006464:	40023800 	.word	0x40023800
 8006468:	40007000 	.word	0x40007000
 800646c:	0ffffcff 	.word	0x0ffffcff
 8006470:	4bb3      	ldr	r3, [pc, #716]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	4ab2      	ldr	r2, [pc, #712]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006476:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800647a:	6093      	str	r3, [r2, #8]
 800647c:	4bb0      	ldr	r3, [pc, #704]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800647e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006488:	49ad      	ldr	r1, [pc, #692]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800648a:	4313      	orrs	r3, r2
 800648c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0310 	and.w	r3, r3, #16
 8006496:	2b00      	cmp	r3, #0
 8006498:	d010      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800649a:	4ba9      	ldr	r3, [pc, #676]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800649c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064a0:	4aa7      	ldr	r2, [pc, #668]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80064aa:	4ba5      	ldr	r3, [pc, #660]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b4:	49a2      	ldr	r1, [pc, #648]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00a      	beq.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064c8:	4b9d      	ldr	r3, [pc, #628]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064d6:	499a      	ldr	r1, [pc, #616]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064d8:	4313      	orrs	r3, r2
 80064da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d00a      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80064ea:	4b95      	ldr	r3, [pc, #596]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064f8:	4991      	ldr	r1, [pc, #580]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00a      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800650c:	4b8c      	ldr	r3, [pc, #560]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800650e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006512:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800651a:	4989      	ldr	r1, [pc, #548]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800651c:	4313      	orrs	r3, r2
 800651e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00a      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800652e:	4b84      	ldr	r3, [pc, #528]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006534:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653c:	4980      	ldr	r1, [pc, #512]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800653e:	4313      	orrs	r3, r2
 8006540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00a      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006550:	4b7b      	ldr	r3, [pc, #492]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006556:	f023 0203 	bic.w	r2, r3, #3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800655e:	4978      	ldr	r1, [pc, #480]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006560:	4313      	orrs	r3, r2
 8006562:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00a      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006572:	4b73      	ldr	r3, [pc, #460]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006578:	f023 020c 	bic.w	r2, r3, #12
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006580:	496f      	ldr	r1, [pc, #444]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006582:	4313      	orrs	r3, r2
 8006584:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00a      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006594:	4b6a      	ldr	r3, [pc, #424]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800659a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065a2:	4967      	ldr	r1, [pc, #412]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80065a4:	4313      	orrs	r3, r2
 80065a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00a      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80065b6:	4b62      	ldr	r3, [pc, #392]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80065b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065c4:	495e      	ldr	r1, [pc, #376]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00a      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80065d8:	4b59      	ldr	r3, [pc, #356]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80065da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065e6:	4956      	ldr	r1, [pc, #344]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00a      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80065fa:	4b51      	ldr	r3, [pc, #324]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80065fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006600:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006608:	494d      	ldr	r1, [pc, #308]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800660a:	4313      	orrs	r3, r2
 800660c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00a      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800661c:	4b48      	ldr	r3, [pc, #288]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800661e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006622:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800662a:	4945      	ldr	r1, [pc, #276]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800662c:	4313      	orrs	r3, r2
 800662e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00a      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800663e:	4b40      	ldr	r3, [pc, #256]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006644:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800664c:	493c      	ldr	r1, [pc, #240]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800664e:	4313      	orrs	r3, r2
 8006650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00a      	beq.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006660:	4b37      	ldr	r3, [pc, #220]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006666:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800666e:	4934      	ldr	r1, [pc, #208]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006670:	4313      	orrs	r3, r2
 8006672:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d011      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006682:	4b2f      	ldr	r3, [pc, #188]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006688:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006690:	492b      	ldr	r1, [pc, #172]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006692:	4313      	orrs	r3, r2
 8006694:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800669c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066a0:	d101      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80066a2:	2301      	movs	r3, #1
 80066a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d001      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80066b2:	2301      	movs	r3, #1
 80066b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00a      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80066c2:	4b1f      	ldr	r3, [pc, #124]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80066c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066d0:	491b      	ldr	r1, [pc, #108]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d00b      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80066e4:	4b16      	ldr	r3, [pc, #88]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80066e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066f4:	4912      	ldr	r1, [pc, #72]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00b      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006708:	4b0d      	ldr	r3, [pc, #52]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800670a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800670e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006718:	4909      	ldr	r1, [pc, #36]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800671a:	4313      	orrs	r3, r2
 800671c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00f      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800672c:	4b04      	ldr	r3, [pc, #16]	; (8006740 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800672e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006732:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800673c:	e002      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800673e:	bf00      	nop
 8006740:	40023800 	.word	0x40023800
 8006744:	4985      	ldr	r1, [pc, #532]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006746:	4313      	orrs	r3, r2
 8006748:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00b      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006758:	4b80      	ldr	r3, [pc, #512]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800675a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800675e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006768:	497c      	ldr	r1, [pc, #496]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800676a:	4313      	orrs	r3, r2
 800676c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d005      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800677e:	f040 80d6 	bne.w	800692e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006782:	4b76      	ldr	r3, [pc, #472]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a75      	ldr	r2, [pc, #468]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006788:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800678c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800678e:	f7fd ff0b 	bl	80045a8 <HAL_GetTick>
 8006792:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006794:	e008      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006796:	f7fd ff07 	bl	80045a8 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	2b64      	cmp	r3, #100	; 0x64
 80067a2:	d901      	bls.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e194      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067a8:	4b6c      	ldr	r3, [pc, #432]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1f0      	bne.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d021      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x570>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d11d      	bne.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80067c8:	4b64      	ldr	r3, [pc, #400]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80067ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067ce:	0c1b      	lsrs	r3, r3, #16
 80067d0:	f003 0303 	and.w	r3, r3, #3
 80067d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80067d6:	4b61      	ldr	r3, [pc, #388]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80067d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067dc:	0e1b      	lsrs	r3, r3, #24
 80067de:	f003 030f 	and.w	r3, r3, #15
 80067e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	019a      	lsls	r2, r3, #6
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	041b      	lsls	r3, r3, #16
 80067ee:	431a      	orrs	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	061b      	lsls	r3, r3, #24
 80067f4:	431a      	orrs	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	071b      	lsls	r3, r3, #28
 80067fc:	4957      	ldr	r1, [pc, #348]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800680c:	2b00      	cmp	r3, #0
 800680e:	d004      	beq.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006814:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006818:	d00a      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006822:	2b00      	cmp	r3, #0
 8006824:	d02e      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800682e:	d129      	bne.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006830:	4b4a      	ldr	r3, [pc, #296]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006832:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006836:	0c1b      	lsrs	r3, r3, #16
 8006838:	f003 0303 	and.w	r3, r3, #3
 800683c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800683e:	4b47      	ldr	r3, [pc, #284]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006840:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006844:	0f1b      	lsrs	r3, r3, #28
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	019a      	lsls	r2, r3, #6
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	041b      	lsls	r3, r3, #16
 8006856:	431a      	orrs	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	061b      	lsls	r3, r3, #24
 800685e:	431a      	orrs	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	071b      	lsls	r3, r3, #28
 8006864:	493d      	ldr	r1, [pc, #244]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006866:	4313      	orrs	r3, r2
 8006868:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800686c:	4b3b      	ldr	r3, [pc, #236]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800686e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006872:	f023 021f 	bic.w	r2, r3, #31
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687a:	3b01      	subs	r3, #1
 800687c:	4937      	ldr	r1, [pc, #220]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800687e:	4313      	orrs	r3, r2
 8006880:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d01d      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006890:	4b32      	ldr	r3, [pc, #200]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006892:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006896:	0e1b      	lsrs	r3, r3, #24
 8006898:	f003 030f 	and.w	r3, r3, #15
 800689c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800689e:	4b2f      	ldr	r3, [pc, #188]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80068a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068a4:	0f1b      	lsrs	r3, r3, #28
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	019a      	lsls	r2, r3, #6
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	041b      	lsls	r3, r3, #16
 80068b8:	431a      	orrs	r2, r3
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	061b      	lsls	r3, r3, #24
 80068be:	431a      	orrs	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	071b      	lsls	r3, r3, #28
 80068c4:	4925      	ldr	r1, [pc, #148]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d011      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	019a      	lsls	r2, r3, #6
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	041b      	lsls	r3, r3, #16
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	061b      	lsls	r3, r3, #24
 80068ec:	431a      	orrs	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	071b      	lsls	r3, r3, #28
 80068f4:	4919      	ldr	r1, [pc, #100]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80068f6:	4313      	orrs	r3, r2
 80068f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80068fc:	4b17      	ldr	r3, [pc, #92]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a16      	ldr	r2, [pc, #88]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006902:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006908:	f7fd fe4e 	bl	80045a8 <HAL_GetTick>
 800690c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800690e:	e008      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006910:	f7fd fe4a 	bl	80045a8 <HAL_GetTick>
 8006914:	4602      	mov	r2, r0
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	2b64      	cmp	r3, #100	; 0x64
 800691c:	d901      	bls.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800691e:	2303      	movs	r3, #3
 8006920:	e0d7      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006922:	4b0e      	ldr	r3, [pc, #56]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d0f0      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	2b01      	cmp	r3, #1
 8006932:	f040 80cd 	bne.w	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006936:	4b09      	ldr	r3, [pc, #36]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a08      	ldr	r2, [pc, #32]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800693c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006940:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006942:	f7fd fe31 	bl	80045a8 <HAL_GetTick>
 8006946:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006948:	e00a      	b.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800694a:	f7fd fe2d 	bl	80045a8 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	2b64      	cmp	r3, #100	; 0x64
 8006956:	d903      	bls.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006958:	2303      	movs	r3, #3
 800695a:	e0ba      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800695c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006960:	4b5e      	ldr	r3, [pc, #376]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006968:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800696c:	d0ed      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697e:	2b00      	cmp	r3, #0
 8006980:	d009      	beq.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800698a:	2b00      	cmp	r3, #0
 800698c:	d02e      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006992:	2b00      	cmp	r3, #0
 8006994:	d12a      	bne.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006996:	4b51      	ldr	r3, [pc, #324]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800699c:	0c1b      	lsrs	r3, r3, #16
 800699e:	f003 0303 	and.w	r3, r3, #3
 80069a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80069a4:	4b4d      	ldr	r3, [pc, #308]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80069a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069aa:	0f1b      	lsrs	r3, r3, #28
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	695b      	ldr	r3, [r3, #20]
 80069b6:	019a      	lsls	r2, r3, #6
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	041b      	lsls	r3, r3, #16
 80069bc:	431a      	orrs	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	061b      	lsls	r3, r3, #24
 80069c4:	431a      	orrs	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	071b      	lsls	r3, r3, #28
 80069ca:	4944      	ldr	r1, [pc, #272]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80069d2:	4b42      	ldr	r3, [pc, #264]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80069d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069d8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e0:	3b01      	subs	r3, #1
 80069e2:	021b      	lsls	r3, r3, #8
 80069e4:	493d      	ldr	r1, [pc, #244]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d022      	beq.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a00:	d11d      	bne.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a02:	4b36      	ldr	r3, [pc, #216]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a08:	0e1b      	lsrs	r3, r3, #24
 8006a0a:	f003 030f 	and.w	r3, r3, #15
 8006a0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a10:	4b32      	ldr	r3, [pc, #200]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a16:	0f1b      	lsrs	r3, r3, #28
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	019a      	lsls	r2, r3, #6
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	041b      	lsls	r3, r3, #16
 8006a2a:	431a      	orrs	r2, r3
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	061b      	lsls	r3, r3, #24
 8006a30:	431a      	orrs	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	071b      	lsls	r3, r3, #28
 8006a36:	4929      	ldr	r1, [pc, #164]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0308 	and.w	r3, r3, #8
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d028      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a4a:	4b24      	ldr	r3, [pc, #144]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a50:	0e1b      	lsrs	r3, r3, #24
 8006a52:	f003 030f 	and.w	r3, r3, #15
 8006a56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006a58:	4b20      	ldr	r3, [pc, #128]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a5e:	0c1b      	lsrs	r3, r3, #16
 8006a60:	f003 0303 	and.w	r3, r3, #3
 8006a64:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	019a      	lsls	r2, r3, #6
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	041b      	lsls	r3, r3, #16
 8006a70:	431a      	orrs	r2, r3
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	061b      	lsls	r3, r3, #24
 8006a76:	431a      	orrs	r2, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	69db      	ldr	r3, [r3, #28]
 8006a7c:	071b      	lsls	r3, r3, #28
 8006a7e:	4917      	ldr	r1, [pc, #92]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a80:	4313      	orrs	r3, r2
 8006a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006a86:	4b15      	ldr	r3, [pc, #84]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a94:	4911      	ldr	r1, [pc, #68]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006a9c:	4b0f      	ldr	r3, [pc, #60]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a0e      	ldr	r2, [pc, #56]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006aa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aa8:	f7fd fd7e 	bl	80045a8 <HAL_GetTick>
 8006aac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006aae:	e008      	b.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006ab0:	f7fd fd7a 	bl	80045a8 <HAL_GetTick>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	2b64      	cmp	r3, #100	; 0x64
 8006abc:	d901      	bls.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e007      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ac2:	4b06      	ldr	r3, [pc, #24]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006aca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ace:	d1ef      	bne.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3720      	adds	r7, #32
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	40023800 	.word	0x40023800

08006ae0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e01d      	b.n	8006b2e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d106      	bne.n	8006b0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7fd fa90 	bl	800402c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	3304      	adds	r3, #4
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	4610      	mov	r0, r2
 8006b20:	f000 fc90 	bl	8007444 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
	...

08006b38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 0201 	orr.w	r2, r2, #1
 8006b4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	689a      	ldr	r2, [r3, #8]
 8006b56:	4b0c      	ldr	r3, [pc, #48]	; (8006b88 <HAL_TIM_Base_Start_IT+0x50>)
 8006b58:	4013      	ands	r3, r2
 8006b5a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2b06      	cmp	r3, #6
 8006b60:	d00b      	beq.n	8006b7a <HAL_TIM_Base_Start_IT+0x42>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b68:	d007      	beq.n	8006b7a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f042 0201 	orr.w	r2, r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3714      	adds	r7, #20
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr
 8006b88:	00010007 	.word	0x00010007

08006b8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e01d      	b.n	8006bda <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d106      	bne.n	8006bb8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f815 	bl	8006be2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	3304      	adds	r3, #4
 8006bc8:	4619      	mov	r1, r3
 8006bca:	4610      	mov	r0, r2
 8006bcc:	f000 fc3a 	bl	8007444 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006bea:	bf00      	nop
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
	...

08006bf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2201      	movs	r2, #1
 8006c08:	6839      	ldr	r1, [r7, #0]
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 ffb2 	bl	8007b74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a17      	ldr	r2, [pc, #92]	; (8006c74 <HAL_TIM_PWM_Start+0x7c>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d004      	beq.n	8006c24 <HAL_TIM_PWM_Start+0x2c>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a16      	ldr	r2, [pc, #88]	; (8006c78 <HAL_TIM_PWM_Start+0x80>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d101      	bne.n	8006c28 <HAL_TIM_PWM_Start+0x30>
 8006c24:	2301      	movs	r3, #1
 8006c26:	e000      	b.n	8006c2a <HAL_TIM_PWM_Start+0x32>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d007      	beq.n	8006c3e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	689a      	ldr	r2, [r3, #8]
 8006c44:	4b0d      	ldr	r3, [pc, #52]	; (8006c7c <HAL_TIM_PWM_Start+0x84>)
 8006c46:	4013      	ands	r3, r2
 8006c48:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2b06      	cmp	r3, #6
 8006c4e:	d00b      	beq.n	8006c68 <HAL_TIM_PWM_Start+0x70>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c56:	d007      	beq.n	8006c68 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f042 0201 	orr.w	r2, r2, #1
 8006c66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	40010000 	.word	0x40010000
 8006c78:	40010400 	.word	0x40010400
 8006c7c:	00010007 	.word	0x00010007

08006c80 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b086      	sub	sp, #24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e07b      	b.n	8006d8c <HAL_TIM_Encoder_Init+0x10c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d106      	bne.n	8006cae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7fd f8c5 	bl	8003e38 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6899      	ldr	r1, [r3, #8]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	4b34      	ldr	r3, [pc, #208]	; (8006d94 <HAL_TIM_Encoder_Init+0x114>)
 8006cc2:	400b      	ands	r3, r1
 8006cc4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	3304      	adds	r3, #4
 8006cce:	4619      	mov	r1, r3
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	f000 fbb7 	bl	8007444 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6a1b      	ldr	r3, [r3, #32]
 8006cec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006cf8:	693a      	ldr	r2, [r7, #16]
 8006cfa:	4b27      	ldr	r3, [pc, #156]	; (8006d98 <HAL_TIM_Encoder_Init+0x118>)
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	689a      	ldr	r2, [r3, #8]
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	699b      	ldr	r3, [r3, #24]
 8006d08:	021b      	lsls	r3, r3, #8
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4b21      	ldr	r3, [pc, #132]	; (8006d9c <HAL_TIM_Encoder_Init+0x11c>)
 8006d16:	4013      	ands	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	4b20      	ldr	r3, [pc, #128]	; (8006da0 <HAL_TIM_Encoder_Init+0x120>)
 8006d1e:	4013      	ands	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	68da      	ldr	r2, [r3, #12]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	021b      	lsls	r3, r3, #8
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	011a      	lsls	r2, r3, #4
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	6a1b      	ldr	r3, [r3, #32]
 8006d3e:	031b      	lsls	r3, r3, #12
 8006d40:	4313      	orrs	r3, r2
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006d4e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006d56:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	695b      	ldr	r3, [r3, #20]
 8006d60:	011b      	lsls	r3, r3, #4
 8006d62:	4313      	orrs	r3, r2
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2201      	movs	r2, #1
 8006d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3718      	adds	r7, #24
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	fffebff8 	.word	0xfffebff8
 8006d98:	fffffcfc 	.word	0xfffffcfc
 8006d9c:	fffff3f3 	.word	0xfffff3f3
 8006da0:	ffff0f0f 	.word	0xffff0f0f

08006da4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <HAL_TIM_Encoder_Start+0x16>
 8006db4:	2b04      	cmp	r3, #4
 8006db6:	d008      	beq.n	8006dca <HAL_TIM_Encoder_Start+0x26>
 8006db8:	e00f      	b.n	8006dda <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fed6 	bl	8007b74 <TIM_CCxChannelCmd>
      break;
 8006dc8:	e016      	b.n	8006df8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	2104      	movs	r1, #4
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 fece 	bl	8007b74 <TIM_CCxChannelCmd>
      break;
 8006dd8:	e00e      	b.n	8006df8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2201      	movs	r2, #1
 8006de0:	2100      	movs	r1, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fec6 	bl	8007b74 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2201      	movs	r2, #1
 8006dee:	2104      	movs	r1, #4
 8006df0:	4618      	mov	r0, r3
 8006df2:	f000 febf 	bl	8007b74 <TIM_CCxChannelCmd>
      break;
 8006df6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f042 0201 	orr.w	r2, r2, #1
 8006e06:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3708      	adds	r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b082      	sub	sp, #8
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d122      	bne.n	8006e6e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	f003 0302 	and.w	r3, r3, #2
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d11b      	bne.n	8006e6e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f06f 0202 	mvn.w	r2, #2
 8006e3e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	f003 0303 	and.w	r3, r3, #3
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f000 fad7 	bl	8007408 <HAL_TIM_IC_CaptureCallback>
 8006e5a:	e005      	b.n	8006e68 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 fac9 	bl	80073f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 fada 	bl	800741c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	f003 0304 	and.w	r3, r3, #4
 8006e78:	2b04      	cmp	r3, #4
 8006e7a:	d122      	bne.n	8006ec2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f003 0304 	and.w	r3, r3, #4
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	d11b      	bne.n	8006ec2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f06f 0204 	mvn.w	r2, #4
 8006e92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d003      	beq.n	8006eb0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 faad 	bl	8007408 <HAL_TIM_IC_CaptureCallback>
 8006eae:	e005      	b.n	8006ebc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 fa9f 	bl	80073f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 fab0 	bl	800741c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	f003 0308 	and.w	r3, r3, #8
 8006ecc:	2b08      	cmp	r3, #8
 8006ece:	d122      	bne.n	8006f16 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	f003 0308 	and.w	r3, r3, #8
 8006eda:	2b08      	cmp	r3, #8
 8006edc:	d11b      	bne.n	8006f16 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f06f 0208 	mvn.w	r2, #8
 8006ee6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2204      	movs	r2, #4
 8006eec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	f003 0303 	and.w	r3, r3, #3
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fa83 	bl	8007408 <HAL_TIM_IC_CaptureCallback>
 8006f02:	e005      	b.n	8006f10 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 fa75 	bl	80073f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 fa86 	bl	800741c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	f003 0310 	and.w	r3, r3, #16
 8006f20:	2b10      	cmp	r3, #16
 8006f22:	d122      	bne.n	8006f6a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	f003 0310 	and.w	r3, r3, #16
 8006f2e:	2b10      	cmp	r3, #16
 8006f30:	d11b      	bne.n	8006f6a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f06f 0210 	mvn.w	r2, #16
 8006f3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2208      	movs	r2, #8
 8006f40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d003      	beq.n	8006f58 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fa59 	bl	8007408 <HAL_TIM_IC_CaptureCallback>
 8006f56:	e005      	b.n	8006f64 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 fa4b 	bl	80073f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 fa5c 	bl	800741c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	f003 0301 	and.w	r3, r3, #1
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d10e      	bne.n	8006f96 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d107      	bne.n	8006f96 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f06f 0201 	mvn.w	r2, #1
 8006f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7f9 fe9d 	bl	8000cd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa0:	2b80      	cmp	r3, #128	; 0x80
 8006fa2:	d10e      	bne.n	8006fc2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fae:	2b80      	cmp	r3, #128	; 0x80
 8006fb0:	d107      	bne.n	8006fc2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fe97 	bl	8007cf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fd0:	d10e      	bne.n	8006ff0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fdc:	2b80      	cmp	r3, #128	; 0x80
 8006fde:	d107      	bne.n	8006ff0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fe8a 	bl	8007d04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffa:	2b40      	cmp	r3, #64	; 0x40
 8006ffc:	d10e      	bne.n	800701c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007008:	2b40      	cmp	r3, #64	; 0x40
 800700a:	d107      	bne.n	800701c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fa0a 	bl	8007430 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	f003 0320 	and.w	r3, r3, #32
 8007026:	2b20      	cmp	r3, #32
 8007028:	d10e      	bne.n	8007048 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	f003 0320 	and.w	r3, r3, #32
 8007034:	2b20      	cmp	r3, #32
 8007036:	d107      	bne.n	8007048 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f06f 0220 	mvn.w	r2, #32
 8007040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 fe4a 	bl	8007cdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007048:	bf00      	nop
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007062:	2b01      	cmp	r3, #1
 8007064:	d101      	bne.n	800706a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007066:	2302      	movs	r3, #2
 8007068:	e105      	b.n	8007276 <HAL_TIM_PWM_ConfigChannel+0x226>
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2202      	movs	r2, #2
 8007076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b14      	cmp	r3, #20
 800707e:	f200 80f0 	bhi.w	8007262 <HAL_TIM_PWM_ConfigChannel+0x212>
 8007082:	a201      	add	r2, pc, #4	; (adr r2, 8007088 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007088:	080070dd 	.word	0x080070dd
 800708c:	08007263 	.word	0x08007263
 8007090:	08007263 	.word	0x08007263
 8007094:	08007263 	.word	0x08007263
 8007098:	0800711d 	.word	0x0800711d
 800709c:	08007263 	.word	0x08007263
 80070a0:	08007263 	.word	0x08007263
 80070a4:	08007263 	.word	0x08007263
 80070a8:	0800715f 	.word	0x0800715f
 80070ac:	08007263 	.word	0x08007263
 80070b0:	08007263 	.word	0x08007263
 80070b4:	08007263 	.word	0x08007263
 80070b8:	0800719f 	.word	0x0800719f
 80070bc:	08007263 	.word	0x08007263
 80070c0:	08007263 	.word	0x08007263
 80070c4:	08007263 	.word	0x08007263
 80070c8:	080071e1 	.word	0x080071e1
 80070cc:	08007263 	.word	0x08007263
 80070d0:	08007263 	.word	0x08007263
 80070d4:	08007263 	.word	0x08007263
 80070d8:	08007221 	.word	0x08007221
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68b9      	ldr	r1, [r7, #8]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 fa4e 	bl	8007584 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699a      	ldr	r2, [r3, #24]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f042 0208 	orr.w	r2, r2, #8
 80070f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	699a      	ldr	r2, [r3, #24]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f022 0204 	bic.w	r2, r2, #4
 8007106:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6999      	ldr	r1, [r3, #24]
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	691a      	ldr	r2, [r3, #16]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	430a      	orrs	r2, r1
 8007118:	619a      	str	r2, [r3, #24]
      break;
 800711a:	e0a3      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68b9      	ldr	r1, [r7, #8]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 faa0 	bl	8007668 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	699a      	ldr	r2, [r3, #24]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007136:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	699a      	ldr	r2, [r3, #24]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007146:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	6999      	ldr	r1, [r3, #24]
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	021a      	lsls	r2, r3, #8
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	430a      	orrs	r2, r1
 800715a:	619a      	str	r2, [r3, #24]
      break;
 800715c:	e082      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68b9      	ldr	r1, [r7, #8]
 8007164:	4618      	mov	r0, r3
 8007166:	f000 faf7 	bl	8007758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	69da      	ldr	r2, [r3, #28]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f042 0208 	orr.w	r2, r2, #8
 8007178:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	69da      	ldr	r2, [r3, #28]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f022 0204 	bic.w	r2, r2, #4
 8007188:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	69d9      	ldr	r1, [r3, #28]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	691a      	ldr	r2, [r3, #16]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	430a      	orrs	r2, r1
 800719a:	61da      	str	r2, [r3, #28]
      break;
 800719c:	e062      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68b9      	ldr	r1, [r7, #8]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 fb4d 	bl	8007844 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	69da      	ldr	r2, [r3, #28]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	69da      	ldr	r2, [r3, #28]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	69d9      	ldr	r1, [r3, #28]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	021a      	lsls	r2, r3, #8
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	430a      	orrs	r2, r1
 80071dc:	61da      	str	r2, [r3, #28]
      break;
 80071de:	e041      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68b9      	ldr	r1, [r7, #8]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 fb84 	bl	80078f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f042 0208 	orr.w	r2, r2, #8
 80071fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f022 0204 	bic.w	r2, r2, #4
 800720a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	691a      	ldr	r2, [r3, #16]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	430a      	orrs	r2, r1
 800721c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800721e:	e021      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68b9      	ldr	r1, [r7, #8]
 8007226:	4618      	mov	r0, r3
 8007228:	f000 fbb6 	bl	8007998 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800723a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800724a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	021a      	lsls	r2, r3, #8
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	430a      	orrs	r2, r1
 800725e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007260:	e000      	b.n	8007264 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8007262:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop

08007280 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007290:	2b01      	cmp	r3, #1
 8007292:	d101      	bne.n	8007298 <HAL_TIM_ConfigClockSource+0x18>
 8007294:	2302      	movs	r3, #2
 8007296:	e0a6      	b.n	80073e6 <HAL_TIM_ConfigClockSource+0x166>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2202      	movs	r2, #2
 80072a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	4b4f      	ldr	r3, [pc, #316]	; (80073f0 <HAL_TIM_ConfigClockSource+0x170>)
 80072b4:	4013      	ands	r3, r2
 80072b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68fa      	ldr	r2, [r7, #12]
 80072c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b40      	cmp	r3, #64	; 0x40
 80072ce:	d067      	beq.n	80073a0 <HAL_TIM_ConfigClockSource+0x120>
 80072d0:	2b40      	cmp	r3, #64	; 0x40
 80072d2:	d80b      	bhi.n	80072ec <HAL_TIM_ConfigClockSource+0x6c>
 80072d4:	2b10      	cmp	r3, #16
 80072d6:	d073      	beq.n	80073c0 <HAL_TIM_ConfigClockSource+0x140>
 80072d8:	2b10      	cmp	r3, #16
 80072da:	d802      	bhi.n	80072e2 <HAL_TIM_ConfigClockSource+0x62>
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d06f      	beq.n	80073c0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80072e0:	e078      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80072e2:	2b20      	cmp	r3, #32
 80072e4:	d06c      	beq.n	80073c0 <HAL_TIM_ConfigClockSource+0x140>
 80072e6:	2b30      	cmp	r3, #48	; 0x30
 80072e8:	d06a      	beq.n	80073c0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80072ea:	e073      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80072ec:	2b70      	cmp	r3, #112	; 0x70
 80072ee:	d00d      	beq.n	800730c <HAL_TIM_ConfigClockSource+0x8c>
 80072f0:	2b70      	cmp	r3, #112	; 0x70
 80072f2:	d804      	bhi.n	80072fe <HAL_TIM_ConfigClockSource+0x7e>
 80072f4:	2b50      	cmp	r3, #80	; 0x50
 80072f6:	d033      	beq.n	8007360 <HAL_TIM_ConfigClockSource+0xe0>
 80072f8:	2b60      	cmp	r3, #96	; 0x60
 80072fa:	d041      	beq.n	8007380 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80072fc:	e06a      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80072fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007302:	d066      	beq.n	80073d2 <HAL_TIM_ConfigClockSource+0x152>
 8007304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007308:	d017      	beq.n	800733a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800730a:	e063      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6818      	ldr	r0, [r3, #0]
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	6899      	ldr	r1, [r3, #8]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685a      	ldr	r2, [r3, #4]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	f000 fc0a 	bl	8007b34 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800732e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	609a      	str	r2, [r3, #8]
      break;
 8007338:	e04c      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6818      	ldr	r0, [r3, #0]
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	6899      	ldr	r1, [r3, #8]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	f000 fbf3 	bl	8007b34 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689a      	ldr	r2, [r3, #8]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800735c:	609a      	str	r2, [r3, #8]
      break;
 800735e:	e039      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	6859      	ldr	r1, [r3, #4]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	461a      	mov	r2, r3
 800736e:	f000 fb67 	bl	8007a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2150      	movs	r1, #80	; 0x50
 8007378:	4618      	mov	r0, r3
 800737a:	f000 fbc0 	bl	8007afe <TIM_ITRx_SetConfig>
      break;
 800737e:	e029      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6818      	ldr	r0, [r3, #0]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	6859      	ldr	r1, [r3, #4]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	461a      	mov	r2, r3
 800738e:	f000 fb86 	bl	8007a9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2160      	movs	r1, #96	; 0x60
 8007398:	4618      	mov	r0, r3
 800739a:	f000 fbb0 	bl	8007afe <TIM_ITRx_SetConfig>
      break;
 800739e:	e019      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6818      	ldr	r0, [r3, #0]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	6859      	ldr	r1, [r3, #4]
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	461a      	mov	r2, r3
 80073ae:	f000 fb47 	bl	8007a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2140      	movs	r1, #64	; 0x40
 80073b8:	4618      	mov	r0, r3
 80073ba:	f000 fba0 	bl	8007afe <TIM_ITRx_SetConfig>
      break;
 80073be:	e009      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4619      	mov	r1, r3
 80073ca:	4610      	mov	r0, r2
 80073cc:	f000 fb97 	bl	8007afe <TIM_ITRx_SetConfig>
      break;
 80073d0:	e000      	b.n	80073d4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80073d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3710      	adds	r7, #16
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	fffeff88 	.word	0xfffeff88

080073f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a40      	ldr	r2, [pc, #256]	; (8007558 <TIM_Base_SetConfig+0x114>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d013      	beq.n	8007484 <TIM_Base_SetConfig+0x40>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007462:	d00f      	beq.n	8007484 <TIM_Base_SetConfig+0x40>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a3d      	ldr	r2, [pc, #244]	; (800755c <TIM_Base_SetConfig+0x118>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00b      	beq.n	8007484 <TIM_Base_SetConfig+0x40>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a3c      	ldr	r2, [pc, #240]	; (8007560 <TIM_Base_SetConfig+0x11c>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d007      	beq.n	8007484 <TIM_Base_SetConfig+0x40>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a3b      	ldr	r2, [pc, #236]	; (8007564 <TIM_Base_SetConfig+0x120>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d003      	beq.n	8007484 <TIM_Base_SetConfig+0x40>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a3a      	ldr	r2, [pc, #232]	; (8007568 <TIM_Base_SetConfig+0x124>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d108      	bne.n	8007496 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800748a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	4313      	orrs	r3, r2
 8007494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a2f      	ldr	r2, [pc, #188]	; (8007558 <TIM_Base_SetConfig+0x114>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d02b      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074a4:	d027      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a2c      	ldr	r2, [pc, #176]	; (800755c <TIM_Base_SetConfig+0x118>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d023      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a2b      	ldr	r2, [pc, #172]	; (8007560 <TIM_Base_SetConfig+0x11c>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d01f      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a2a      	ldr	r2, [pc, #168]	; (8007564 <TIM_Base_SetConfig+0x120>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d01b      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a29      	ldr	r2, [pc, #164]	; (8007568 <TIM_Base_SetConfig+0x124>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d017      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a28      	ldr	r2, [pc, #160]	; (800756c <TIM_Base_SetConfig+0x128>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d013      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a27      	ldr	r2, [pc, #156]	; (8007570 <TIM_Base_SetConfig+0x12c>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00f      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a26      	ldr	r2, [pc, #152]	; (8007574 <TIM_Base_SetConfig+0x130>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d00b      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a25      	ldr	r2, [pc, #148]	; (8007578 <TIM_Base_SetConfig+0x134>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d007      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a24      	ldr	r2, [pc, #144]	; (800757c <TIM_Base_SetConfig+0x138>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d003      	beq.n	80074f6 <TIM_Base_SetConfig+0xb2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a23      	ldr	r2, [pc, #140]	; (8007580 <TIM_Base_SetConfig+0x13c>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d108      	bne.n	8007508 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	4313      	orrs	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	689a      	ldr	r2, [r3, #8]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a0a      	ldr	r2, [pc, #40]	; (8007558 <TIM_Base_SetConfig+0x114>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d003      	beq.n	800753c <TIM_Base_SetConfig+0xf8>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a0c      	ldr	r2, [pc, #48]	; (8007568 <TIM_Base_SetConfig+0x124>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d103      	bne.n	8007544 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	691a      	ldr	r2, [r3, #16]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	615a      	str	r2, [r3, #20]
}
 800754a:	bf00      	nop
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	40010000 	.word	0x40010000
 800755c:	40000400 	.word	0x40000400
 8007560:	40000800 	.word	0x40000800
 8007564:	40000c00 	.word	0x40000c00
 8007568:	40010400 	.word	0x40010400
 800756c:	40014000 	.word	0x40014000
 8007570:	40014400 	.word	0x40014400
 8007574:	40014800 	.word	0x40014800
 8007578:	40001800 	.word	0x40001800
 800757c:	40001c00 	.word	0x40001c00
 8007580:	40002000 	.word	0x40002000

08007584 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007584:	b480      	push	{r7}
 8007586:	b087      	sub	sp, #28
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	f023 0201 	bic.w	r2, r3, #1
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	4b2b      	ldr	r3, [pc, #172]	; (800765c <TIM_OC1_SetConfig+0xd8>)
 80075b0:	4013      	ands	r3, r2
 80075b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f023 0303 	bic.w	r3, r3, #3
 80075ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68fa      	ldr	r2, [r7, #12]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	f023 0302 	bic.w	r3, r3, #2
 80075cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a21      	ldr	r2, [pc, #132]	; (8007660 <TIM_OC1_SetConfig+0xdc>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d003      	beq.n	80075e8 <TIM_OC1_SetConfig+0x64>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a20      	ldr	r2, [pc, #128]	; (8007664 <TIM_OC1_SetConfig+0xe0>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d10c      	bne.n	8007602 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f023 0308 	bic.w	r3, r3, #8
 80075ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	f023 0304 	bic.w	r3, r3, #4
 8007600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a16      	ldr	r2, [pc, #88]	; (8007660 <TIM_OC1_SetConfig+0xdc>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d003      	beq.n	8007612 <TIM_OC1_SetConfig+0x8e>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a15      	ldr	r2, [pc, #84]	; (8007664 <TIM_OC1_SetConfig+0xe0>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d111      	bne.n	8007636 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	693a      	ldr	r2, [r7, #16]
 8007628:	4313      	orrs	r3, r2
 800762a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	693a      	ldr	r2, [r7, #16]
 8007632:	4313      	orrs	r3, r2
 8007634:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	685a      	ldr	r2, [r3, #4]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	621a      	str	r2, [r3, #32]
}
 8007650:	bf00      	nop
 8007652:	371c      	adds	r7, #28
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr
 800765c:	fffeff8f 	.word	0xfffeff8f
 8007660:	40010000 	.word	0x40010000
 8007664:	40010400 	.word	0x40010400

08007668 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007668:	b480      	push	{r7}
 800766a:	b087      	sub	sp, #28
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a1b      	ldr	r3, [r3, #32]
 8007676:	f023 0210 	bic.w	r2, r3, #16
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6a1b      	ldr	r3, [r3, #32]
 8007682:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	699b      	ldr	r3, [r3, #24]
 800768e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	4b2e      	ldr	r3, [pc, #184]	; (800774c <TIM_OC2_SetConfig+0xe4>)
 8007694:	4013      	ands	r3, r2
 8007696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800769e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	021b      	lsls	r3, r3, #8
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	f023 0320 	bic.w	r3, r3, #32
 80076b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	011b      	lsls	r3, r3, #4
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	4313      	orrs	r3, r2
 80076be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a23      	ldr	r2, [pc, #140]	; (8007750 <TIM_OC2_SetConfig+0xe8>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d003      	beq.n	80076d0 <TIM_OC2_SetConfig+0x68>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a22      	ldr	r2, [pc, #136]	; (8007754 <TIM_OC2_SetConfig+0xec>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d10d      	bne.n	80076ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	011b      	lsls	r3, r3, #4
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a18      	ldr	r2, [pc, #96]	; (8007750 <TIM_OC2_SetConfig+0xe8>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d003      	beq.n	80076fc <TIM_OC2_SetConfig+0x94>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a17      	ldr	r2, [pc, #92]	; (8007754 <TIM_OC2_SetConfig+0xec>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d113      	bne.n	8007724 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007702:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800770a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	4313      	orrs	r3, r2
 8007722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	621a      	str	r2, [r3, #32]
}
 800773e:	bf00      	nop
 8007740:	371c      	adds	r7, #28
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop
 800774c:	feff8fff 	.word	0xfeff8fff
 8007750:	40010000 	.word	0x40010000
 8007754:	40010400 	.word	0x40010400

08007758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a1b      	ldr	r3, [r3, #32]
 8007772:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	69db      	ldr	r3, [r3, #28]
 800777e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	4b2d      	ldr	r3, [pc, #180]	; (8007838 <TIM_OC3_SetConfig+0xe0>)
 8007784:	4013      	ands	r3, r2
 8007786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f023 0303 	bic.w	r3, r3, #3
 800778e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68fa      	ldr	r2, [r7, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	021b      	lsls	r3, r3, #8
 80077a8:	697a      	ldr	r2, [r7, #20]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a22      	ldr	r2, [pc, #136]	; (800783c <TIM_OC3_SetConfig+0xe4>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d003      	beq.n	80077be <TIM_OC3_SetConfig+0x66>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a21      	ldr	r2, [pc, #132]	; (8007840 <TIM_OC3_SetConfig+0xe8>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d10d      	bne.n	80077da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	021b      	lsls	r3, r3, #8
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a17      	ldr	r2, [pc, #92]	; (800783c <TIM_OC3_SetConfig+0xe4>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d003      	beq.n	80077ea <TIM_OC3_SetConfig+0x92>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a16      	ldr	r2, [pc, #88]	; (8007840 <TIM_OC3_SetConfig+0xe8>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d113      	bne.n	8007812 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	695b      	ldr	r3, [r3, #20]
 80077fe:	011b      	lsls	r3, r3, #4
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	4313      	orrs	r3, r2
 8007804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	011b      	lsls	r3, r3, #4
 800780c:	693a      	ldr	r2, [r7, #16]
 800780e:	4313      	orrs	r3, r2
 8007810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	621a      	str	r2, [r3, #32]
}
 800782c:	bf00      	nop
 800782e:	371c      	adds	r7, #28
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	fffeff8f 	.word	0xfffeff8f
 800783c:	40010000 	.word	0x40010000
 8007840:	40010400 	.word	0x40010400

08007844 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007844:	b480      	push	{r7}
 8007846:	b087      	sub	sp, #28
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	69db      	ldr	r3, [r3, #28]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4b1e      	ldr	r3, [pc, #120]	; (80078e8 <TIM_OC4_SetConfig+0xa4>)
 8007870:	4013      	ands	r3, r2
 8007872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800787a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	021b      	lsls	r3, r3, #8
 8007882:	68fa      	ldr	r2, [r7, #12]
 8007884:	4313      	orrs	r3, r2
 8007886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800788e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	031b      	lsls	r3, r3, #12
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	4313      	orrs	r3, r2
 800789a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a13      	ldr	r2, [pc, #76]	; (80078ec <TIM_OC4_SetConfig+0xa8>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d003      	beq.n	80078ac <TIM_OC4_SetConfig+0x68>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a12      	ldr	r2, [pc, #72]	; (80078f0 <TIM_OC4_SetConfig+0xac>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d109      	bne.n	80078c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	019b      	lsls	r3, r3, #6
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	4313      	orrs	r3, r2
 80078be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685a      	ldr	r2, [r3, #4]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	693a      	ldr	r2, [r7, #16]
 80078d8:	621a      	str	r2, [r3, #32]
}
 80078da:	bf00      	nop
 80078dc:	371c      	adds	r7, #28
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	feff8fff 	.word	0xfeff8fff
 80078ec:	40010000 	.word	0x40010000
 80078f0:	40010400 	.word	0x40010400

080078f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800791a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	4b1b      	ldr	r3, [pc, #108]	; (800798c <TIM_OC5_SetConfig+0x98>)
 8007920:	4013      	ands	r3, r2
 8007922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	4313      	orrs	r3, r2
 800792c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007934:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	041b      	lsls	r3, r3, #16
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	4313      	orrs	r3, r2
 8007940:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a12      	ldr	r2, [pc, #72]	; (8007990 <TIM_OC5_SetConfig+0x9c>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d003      	beq.n	8007952 <TIM_OC5_SetConfig+0x5e>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a11      	ldr	r2, [pc, #68]	; (8007994 <TIM_OC5_SetConfig+0xa0>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d109      	bne.n	8007966 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007958:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	021b      	lsls	r3, r3, #8
 8007960:	697a      	ldr	r2, [r7, #20]
 8007962:	4313      	orrs	r3, r2
 8007964:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	685a      	ldr	r2, [r3, #4]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	621a      	str	r2, [r3, #32]
}
 8007980:	bf00      	nop
 8007982:	371c      	adds	r7, #28
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	fffeff8f 	.word	0xfffeff8f
 8007990:	40010000 	.word	0x40010000
 8007994:	40010400 	.word	0x40010400

08007998 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	4b1c      	ldr	r3, [pc, #112]	; (8007a34 <TIM_OC6_SetConfig+0x9c>)
 80079c4:	4013      	ands	r3, r2
 80079c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	021b      	lsls	r3, r3, #8
 80079ce:	68fa      	ldr	r2, [r7, #12]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80079da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	051b      	lsls	r3, r3, #20
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a13      	ldr	r2, [pc, #76]	; (8007a38 <TIM_OC6_SetConfig+0xa0>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d003      	beq.n	80079f8 <TIM_OC6_SetConfig+0x60>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a12      	ldr	r2, [pc, #72]	; (8007a3c <TIM_OC6_SetConfig+0xa4>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d109      	bne.n	8007a0c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80079fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	695b      	ldr	r3, [r3, #20]
 8007a04:	029b      	lsls	r3, r3, #10
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	685a      	ldr	r2, [r3, #4]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	621a      	str	r2, [r3, #32]
}
 8007a26:	bf00      	nop
 8007a28:	371c      	adds	r7, #28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	feff8fff 	.word	0xfeff8fff
 8007a38:	40010000 	.word	0x40010000
 8007a3c:	40010400 	.word	0x40010400

08007a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	f023 0201 	bic.w	r2, r3, #1
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f023 030a 	bic.w	r3, r3, #10
 8007a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	621a      	str	r2, [r3, #32]
}
 8007a92:	bf00      	nop
 8007a94:	371c      	adds	r7, #28
 8007a96:	46bd      	mov	sp, r7
 8007a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9c:	4770      	bx	lr

08007a9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a9e:	b480      	push	{r7}
 8007aa0:	b087      	sub	sp, #28
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	60f8      	str	r0, [r7, #12]
 8007aa6:	60b9      	str	r1, [r7, #8]
 8007aa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	f023 0210 	bic.w	r2, r3, #16
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a1b      	ldr	r3, [r3, #32]
 8007ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ac8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	031b      	lsls	r3, r3, #12
 8007ace:	697a      	ldr	r2, [r7, #20]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ada:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	621a      	str	r2, [r3, #32]
}
 8007af2:	bf00      	nop
 8007af4:	371c      	adds	r7, #28
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b085      	sub	sp, #20
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
 8007b06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	f043 0307 	orr.w	r3, r3, #7
 8007b20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	609a      	str	r2, [r3, #8]
}
 8007b28:	bf00      	nop
 8007b2a:	3714      	adds	r7, #20
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr

08007b34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b087      	sub	sp, #28
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	021a      	lsls	r2, r3, #8
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	431a      	orrs	r2, r3
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	609a      	str	r2, [r3, #8]
}
 8007b68:	bf00      	nop
 8007b6a:	371c      	adds	r7, #28
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	f003 031f 	and.w	r3, r3, #31
 8007b86:	2201      	movs	r2, #1
 8007b88:	fa02 f303 	lsl.w	r3, r2, r3
 8007b8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6a1a      	ldr	r2, [r3, #32]
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	43db      	mvns	r3, r3
 8007b96:	401a      	ands	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a1a      	ldr	r2, [r3, #32]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	f003 031f 	and.w	r3, r3, #31
 8007ba6:	6879      	ldr	r1, [r7, #4]
 8007ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8007bac:	431a      	orrs	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	621a      	str	r2, [r3, #32]
}
 8007bb2:	bf00      	nop
 8007bb4:	371c      	adds	r7, #28
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr
	...

08007bc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d101      	bne.n	8007bd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bd4:	2302      	movs	r3, #2
 8007bd6:	e06d      	b.n	8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2202      	movs	r2, #2
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a30      	ldr	r2, [pc, #192]	; (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d004      	beq.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a2f      	ldr	r2, [pc, #188]	; (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d108      	bne.n	8007c1e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007c12:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c24:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a20      	ldr	r2, [pc, #128]	; (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d022      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c4a:	d01d      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a1d      	ldr	r2, [pc, #116]	; (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d018      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a1c      	ldr	r2, [pc, #112]	; (8007ccc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d013      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a1a      	ldr	r2, [pc, #104]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d00e      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a15      	ldr	r2, [pc, #84]	; (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d009      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a16      	ldr	r2, [pc, #88]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d004      	beq.n	8007c88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a15      	ldr	r2, [pc, #84]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d10c      	bne.n	8007ca2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c8e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	68ba      	ldr	r2, [r7, #8]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3714      	adds	r7, #20
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr
 8007cc0:	40010000 	.word	0x40010000
 8007cc4:	40010400 	.word	0x40010400
 8007cc8:	40000400 	.word	0x40000400
 8007ccc:	40000800 	.word	0x40000800
 8007cd0:	40000c00 	.word	0x40000c00
 8007cd4:	40014000 	.word	0x40014000
 8007cd8:	40001800 	.word	0x40001800

08007cdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ce4:	bf00      	nop
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007d0c:	bf00      	nop
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d101      	bne.n	8007d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e040      	b.n	8007dac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d106      	bne.n	8007d40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7fc fa20 	bl	8004180 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2224      	movs	r2, #36	; 0x24
 8007d44:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f022 0201 	bic.w	r2, r2, #1
 8007d54:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f8be 	bl	8007ed8 <UART_SetConfig>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d101      	bne.n	8007d66 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e022      	b.n	8007dac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d002      	beq.n	8007d74 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 fb5c 	bl	800842c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	685a      	ldr	r2, [r3, #4]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689a      	ldr	r2, [r3, #8]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f042 0201 	orr.w	r2, r2, #1
 8007da2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 fbe3 	bl	8008570 <UART_CheckIdleState>
 8007daa:	4603      	mov	r3, r0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3708      	adds	r7, #8
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b08a      	sub	sp, #40	; 0x28
 8007db8:	af02      	add	r7, sp, #8
 8007dba:	60f8      	str	r0, [r7, #12]
 8007dbc:	60b9      	str	r1, [r7, #8]
 8007dbe:	603b      	str	r3, [r7, #0]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dc8:	2b20      	cmp	r3, #32
 8007dca:	d17f      	bne.n	8007ecc <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d002      	beq.n	8007dd8 <HAL_UART_Transmit+0x24>
 8007dd2:	88fb      	ldrh	r3, [r7, #6]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e078      	b.n	8007ece <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d101      	bne.n	8007dea <HAL_UART_Transmit+0x36>
 8007de6:	2302      	movs	r3, #2
 8007de8:	e071      	b.n	8007ece <HAL_UART_Transmit+0x11a>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2221      	movs	r2, #33	; 0x21
 8007dfc:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007dfe:	f7fc fbd3 	bl	80045a8 <HAL_GetTick>
 8007e02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	88fa      	ldrh	r2, [r7, #6]
 8007e08:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	88fa      	ldrh	r2, [r7, #6]
 8007e10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e1c:	d108      	bne.n	8007e30 <HAL_UART_Transmit+0x7c>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d104      	bne.n	8007e30 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	61bb      	str	r3, [r7, #24]
 8007e2e:	e003      	b.n	8007e38 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e34:	2300      	movs	r3, #0
 8007e36:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007e40:	e02c      	b.n	8007e9c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	2180      	movs	r1, #128	; 0x80
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f000 fbd4 	bl	80085fa <UART_WaitOnFlagUntilTimeout>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d001      	beq.n	8007e5c <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	e038      	b.n	8007ece <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d10b      	bne.n	8007e7a <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	881b      	ldrh	r3, [r3, #0]
 8007e66:	461a      	mov	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e70:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	3302      	adds	r3, #2
 8007e76:	61bb      	str	r3, [r7, #24]
 8007e78:	e007      	b.n	8007e8a <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	781a      	ldrb	r2, [r3, #0]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	3301      	adds	r3, #1
 8007e88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	3b01      	subs	r3, #1
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1cc      	bne.n	8007e42 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2140      	movs	r1, #64	; 0x40
 8007eb2:	68f8      	ldr	r0, [r7, #12]
 8007eb4:	f000 fba1 	bl	80085fa <UART_WaitOnFlagUntilTimeout>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d001      	beq.n	8007ec2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e005      	b.n	8007ece <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2220      	movs	r2, #32
 8007ec6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e000      	b.n	8007ece <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007ecc:	2302      	movs	r3, #2
  }
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3720      	adds	r7, #32
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
	...

08007ed8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b088      	sub	sp, #32
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	689a      	ldr	r2, [r3, #8]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	691b      	ldr	r3, [r3, #16]
 8007ef0:	431a      	orrs	r2, r3
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	431a      	orrs	r2, r3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	4bb1      	ldr	r3, [pc, #708]	; (80081cc <UART_SetConfig+0x2f4>)
 8007f08:	4013      	ands	r3, r2
 8007f0a:	687a      	ldr	r2, [r7, #4]
 8007f0c:	6812      	ldr	r2, [r2, #0]
 8007f0e:	6939      	ldr	r1, [r7, #16]
 8007f10:	430b      	orrs	r3, r1
 8007f12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	68da      	ldr	r2, [r3, #12]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	430a      	orrs	r2, r1
 8007f28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a1b      	ldr	r3, [r3, #32]
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a9f      	ldr	r2, [pc, #636]	; (80081d0 <UART_SetConfig+0x2f8>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d121      	bne.n	8007f9c <UART_SetConfig+0xc4>
 8007f58:	4b9e      	ldr	r3, [pc, #632]	; (80081d4 <UART_SetConfig+0x2fc>)
 8007f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f5e:	f003 0303 	and.w	r3, r3, #3
 8007f62:	2b03      	cmp	r3, #3
 8007f64:	d816      	bhi.n	8007f94 <UART_SetConfig+0xbc>
 8007f66:	a201      	add	r2, pc, #4	; (adr r2, 8007f6c <UART_SetConfig+0x94>)
 8007f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6c:	08007f7d 	.word	0x08007f7d
 8007f70:	08007f89 	.word	0x08007f89
 8007f74:	08007f83 	.word	0x08007f83
 8007f78:	08007f8f 	.word	0x08007f8f
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	77fb      	strb	r3, [r7, #31]
 8007f80:	e151      	b.n	8008226 <UART_SetConfig+0x34e>
 8007f82:	2302      	movs	r3, #2
 8007f84:	77fb      	strb	r3, [r7, #31]
 8007f86:	e14e      	b.n	8008226 <UART_SetConfig+0x34e>
 8007f88:	2304      	movs	r3, #4
 8007f8a:	77fb      	strb	r3, [r7, #31]
 8007f8c:	e14b      	b.n	8008226 <UART_SetConfig+0x34e>
 8007f8e:	2308      	movs	r3, #8
 8007f90:	77fb      	strb	r3, [r7, #31]
 8007f92:	e148      	b.n	8008226 <UART_SetConfig+0x34e>
 8007f94:	2310      	movs	r3, #16
 8007f96:	77fb      	strb	r3, [r7, #31]
 8007f98:	bf00      	nop
 8007f9a:	e144      	b.n	8008226 <UART_SetConfig+0x34e>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a8d      	ldr	r2, [pc, #564]	; (80081d8 <UART_SetConfig+0x300>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d134      	bne.n	8008010 <UART_SetConfig+0x138>
 8007fa6:	4b8b      	ldr	r3, [pc, #556]	; (80081d4 <UART_SetConfig+0x2fc>)
 8007fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fac:	f003 030c 	and.w	r3, r3, #12
 8007fb0:	2b0c      	cmp	r3, #12
 8007fb2:	d829      	bhi.n	8008008 <UART_SetConfig+0x130>
 8007fb4:	a201      	add	r2, pc, #4	; (adr r2, 8007fbc <UART_SetConfig+0xe4>)
 8007fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fba:	bf00      	nop
 8007fbc:	08007ff1 	.word	0x08007ff1
 8007fc0:	08008009 	.word	0x08008009
 8007fc4:	08008009 	.word	0x08008009
 8007fc8:	08008009 	.word	0x08008009
 8007fcc:	08007ffd 	.word	0x08007ffd
 8007fd0:	08008009 	.word	0x08008009
 8007fd4:	08008009 	.word	0x08008009
 8007fd8:	08008009 	.word	0x08008009
 8007fdc:	08007ff7 	.word	0x08007ff7
 8007fe0:	08008009 	.word	0x08008009
 8007fe4:	08008009 	.word	0x08008009
 8007fe8:	08008009 	.word	0x08008009
 8007fec:	08008003 	.word	0x08008003
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	77fb      	strb	r3, [r7, #31]
 8007ff4:	e117      	b.n	8008226 <UART_SetConfig+0x34e>
 8007ff6:	2302      	movs	r3, #2
 8007ff8:	77fb      	strb	r3, [r7, #31]
 8007ffa:	e114      	b.n	8008226 <UART_SetConfig+0x34e>
 8007ffc:	2304      	movs	r3, #4
 8007ffe:	77fb      	strb	r3, [r7, #31]
 8008000:	e111      	b.n	8008226 <UART_SetConfig+0x34e>
 8008002:	2308      	movs	r3, #8
 8008004:	77fb      	strb	r3, [r7, #31]
 8008006:	e10e      	b.n	8008226 <UART_SetConfig+0x34e>
 8008008:	2310      	movs	r3, #16
 800800a:	77fb      	strb	r3, [r7, #31]
 800800c:	bf00      	nop
 800800e:	e10a      	b.n	8008226 <UART_SetConfig+0x34e>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a71      	ldr	r2, [pc, #452]	; (80081dc <UART_SetConfig+0x304>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d120      	bne.n	800805c <UART_SetConfig+0x184>
 800801a:	4b6e      	ldr	r3, [pc, #440]	; (80081d4 <UART_SetConfig+0x2fc>)
 800801c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008020:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008024:	2b10      	cmp	r3, #16
 8008026:	d00f      	beq.n	8008048 <UART_SetConfig+0x170>
 8008028:	2b10      	cmp	r3, #16
 800802a:	d802      	bhi.n	8008032 <UART_SetConfig+0x15a>
 800802c:	2b00      	cmp	r3, #0
 800802e:	d005      	beq.n	800803c <UART_SetConfig+0x164>
 8008030:	e010      	b.n	8008054 <UART_SetConfig+0x17c>
 8008032:	2b20      	cmp	r3, #32
 8008034:	d005      	beq.n	8008042 <UART_SetConfig+0x16a>
 8008036:	2b30      	cmp	r3, #48	; 0x30
 8008038:	d009      	beq.n	800804e <UART_SetConfig+0x176>
 800803a:	e00b      	b.n	8008054 <UART_SetConfig+0x17c>
 800803c:	2300      	movs	r3, #0
 800803e:	77fb      	strb	r3, [r7, #31]
 8008040:	e0f1      	b.n	8008226 <UART_SetConfig+0x34e>
 8008042:	2302      	movs	r3, #2
 8008044:	77fb      	strb	r3, [r7, #31]
 8008046:	e0ee      	b.n	8008226 <UART_SetConfig+0x34e>
 8008048:	2304      	movs	r3, #4
 800804a:	77fb      	strb	r3, [r7, #31]
 800804c:	e0eb      	b.n	8008226 <UART_SetConfig+0x34e>
 800804e:	2308      	movs	r3, #8
 8008050:	77fb      	strb	r3, [r7, #31]
 8008052:	e0e8      	b.n	8008226 <UART_SetConfig+0x34e>
 8008054:	2310      	movs	r3, #16
 8008056:	77fb      	strb	r3, [r7, #31]
 8008058:	bf00      	nop
 800805a:	e0e4      	b.n	8008226 <UART_SetConfig+0x34e>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a5f      	ldr	r2, [pc, #380]	; (80081e0 <UART_SetConfig+0x308>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d120      	bne.n	80080a8 <UART_SetConfig+0x1d0>
 8008066:	4b5b      	ldr	r3, [pc, #364]	; (80081d4 <UART_SetConfig+0x2fc>)
 8008068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800806c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008070:	2b40      	cmp	r3, #64	; 0x40
 8008072:	d00f      	beq.n	8008094 <UART_SetConfig+0x1bc>
 8008074:	2b40      	cmp	r3, #64	; 0x40
 8008076:	d802      	bhi.n	800807e <UART_SetConfig+0x1a6>
 8008078:	2b00      	cmp	r3, #0
 800807a:	d005      	beq.n	8008088 <UART_SetConfig+0x1b0>
 800807c:	e010      	b.n	80080a0 <UART_SetConfig+0x1c8>
 800807e:	2b80      	cmp	r3, #128	; 0x80
 8008080:	d005      	beq.n	800808e <UART_SetConfig+0x1b6>
 8008082:	2bc0      	cmp	r3, #192	; 0xc0
 8008084:	d009      	beq.n	800809a <UART_SetConfig+0x1c2>
 8008086:	e00b      	b.n	80080a0 <UART_SetConfig+0x1c8>
 8008088:	2300      	movs	r3, #0
 800808a:	77fb      	strb	r3, [r7, #31]
 800808c:	e0cb      	b.n	8008226 <UART_SetConfig+0x34e>
 800808e:	2302      	movs	r3, #2
 8008090:	77fb      	strb	r3, [r7, #31]
 8008092:	e0c8      	b.n	8008226 <UART_SetConfig+0x34e>
 8008094:	2304      	movs	r3, #4
 8008096:	77fb      	strb	r3, [r7, #31]
 8008098:	e0c5      	b.n	8008226 <UART_SetConfig+0x34e>
 800809a:	2308      	movs	r3, #8
 800809c:	77fb      	strb	r3, [r7, #31]
 800809e:	e0c2      	b.n	8008226 <UART_SetConfig+0x34e>
 80080a0:	2310      	movs	r3, #16
 80080a2:	77fb      	strb	r3, [r7, #31]
 80080a4:	bf00      	nop
 80080a6:	e0be      	b.n	8008226 <UART_SetConfig+0x34e>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a4d      	ldr	r2, [pc, #308]	; (80081e4 <UART_SetConfig+0x30c>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d124      	bne.n	80080fc <UART_SetConfig+0x224>
 80080b2:	4b48      	ldr	r3, [pc, #288]	; (80081d4 <UART_SetConfig+0x2fc>)
 80080b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080c0:	d012      	beq.n	80080e8 <UART_SetConfig+0x210>
 80080c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080c6:	d802      	bhi.n	80080ce <UART_SetConfig+0x1f6>
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d007      	beq.n	80080dc <UART_SetConfig+0x204>
 80080cc:	e012      	b.n	80080f4 <UART_SetConfig+0x21c>
 80080ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080d2:	d006      	beq.n	80080e2 <UART_SetConfig+0x20a>
 80080d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080d8:	d009      	beq.n	80080ee <UART_SetConfig+0x216>
 80080da:	e00b      	b.n	80080f4 <UART_SetConfig+0x21c>
 80080dc:	2300      	movs	r3, #0
 80080de:	77fb      	strb	r3, [r7, #31]
 80080e0:	e0a1      	b.n	8008226 <UART_SetConfig+0x34e>
 80080e2:	2302      	movs	r3, #2
 80080e4:	77fb      	strb	r3, [r7, #31]
 80080e6:	e09e      	b.n	8008226 <UART_SetConfig+0x34e>
 80080e8:	2304      	movs	r3, #4
 80080ea:	77fb      	strb	r3, [r7, #31]
 80080ec:	e09b      	b.n	8008226 <UART_SetConfig+0x34e>
 80080ee:	2308      	movs	r3, #8
 80080f0:	77fb      	strb	r3, [r7, #31]
 80080f2:	e098      	b.n	8008226 <UART_SetConfig+0x34e>
 80080f4:	2310      	movs	r3, #16
 80080f6:	77fb      	strb	r3, [r7, #31]
 80080f8:	bf00      	nop
 80080fa:	e094      	b.n	8008226 <UART_SetConfig+0x34e>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a39      	ldr	r2, [pc, #228]	; (80081e8 <UART_SetConfig+0x310>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d124      	bne.n	8008150 <UART_SetConfig+0x278>
 8008106:	4b33      	ldr	r3, [pc, #204]	; (80081d4 <UART_SetConfig+0x2fc>)
 8008108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800810c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008114:	d012      	beq.n	800813c <UART_SetConfig+0x264>
 8008116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800811a:	d802      	bhi.n	8008122 <UART_SetConfig+0x24a>
 800811c:	2b00      	cmp	r3, #0
 800811e:	d007      	beq.n	8008130 <UART_SetConfig+0x258>
 8008120:	e012      	b.n	8008148 <UART_SetConfig+0x270>
 8008122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008126:	d006      	beq.n	8008136 <UART_SetConfig+0x25e>
 8008128:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800812c:	d009      	beq.n	8008142 <UART_SetConfig+0x26a>
 800812e:	e00b      	b.n	8008148 <UART_SetConfig+0x270>
 8008130:	2301      	movs	r3, #1
 8008132:	77fb      	strb	r3, [r7, #31]
 8008134:	e077      	b.n	8008226 <UART_SetConfig+0x34e>
 8008136:	2302      	movs	r3, #2
 8008138:	77fb      	strb	r3, [r7, #31]
 800813a:	e074      	b.n	8008226 <UART_SetConfig+0x34e>
 800813c:	2304      	movs	r3, #4
 800813e:	77fb      	strb	r3, [r7, #31]
 8008140:	e071      	b.n	8008226 <UART_SetConfig+0x34e>
 8008142:	2308      	movs	r3, #8
 8008144:	77fb      	strb	r3, [r7, #31]
 8008146:	e06e      	b.n	8008226 <UART_SetConfig+0x34e>
 8008148:	2310      	movs	r3, #16
 800814a:	77fb      	strb	r3, [r7, #31]
 800814c:	bf00      	nop
 800814e:	e06a      	b.n	8008226 <UART_SetConfig+0x34e>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a25      	ldr	r2, [pc, #148]	; (80081ec <UART_SetConfig+0x314>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d124      	bne.n	80081a4 <UART_SetConfig+0x2cc>
 800815a:	4b1e      	ldr	r3, [pc, #120]	; (80081d4 <UART_SetConfig+0x2fc>)
 800815c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008160:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008164:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008168:	d012      	beq.n	8008190 <UART_SetConfig+0x2b8>
 800816a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800816e:	d802      	bhi.n	8008176 <UART_SetConfig+0x29e>
 8008170:	2b00      	cmp	r3, #0
 8008172:	d007      	beq.n	8008184 <UART_SetConfig+0x2ac>
 8008174:	e012      	b.n	800819c <UART_SetConfig+0x2c4>
 8008176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800817a:	d006      	beq.n	800818a <UART_SetConfig+0x2b2>
 800817c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008180:	d009      	beq.n	8008196 <UART_SetConfig+0x2be>
 8008182:	e00b      	b.n	800819c <UART_SetConfig+0x2c4>
 8008184:	2300      	movs	r3, #0
 8008186:	77fb      	strb	r3, [r7, #31]
 8008188:	e04d      	b.n	8008226 <UART_SetConfig+0x34e>
 800818a:	2302      	movs	r3, #2
 800818c:	77fb      	strb	r3, [r7, #31]
 800818e:	e04a      	b.n	8008226 <UART_SetConfig+0x34e>
 8008190:	2304      	movs	r3, #4
 8008192:	77fb      	strb	r3, [r7, #31]
 8008194:	e047      	b.n	8008226 <UART_SetConfig+0x34e>
 8008196:	2308      	movs	r3, #8
 8008198:	77fb      	strb	r3, [r7, #31]
 800819a:	e044      	b.n	8008226 <UART_SetConfig+0x34e>
 800819c:	2310      	movs	r3, #16
 800819e:	77fb      	strb	r3, [r7, #31]
 80081a0:	bf00      	nop
 80081a2:	e040      	b.n	8008226 <UART_SetConfig+0x34e>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a11      	ldr	r2, [pc, #68]	; (80081f0 <UART_SetConfig+0x318>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d139      	bne.n	8008222 <UART_SetConfig+0x34a>
 80081ae:	4b09      	ldr	r3, [pc, #36]	; (80081d4 <UART_SetConfig+0x2fc>)
 80081b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80081b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081bc:	d027      	beq.n	800820e <UART_SetConfig+0x336>
 80081be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081c2:	d817      	bhi.n	80081f4 <UART_SetConfig+0x31c>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d01c      	beq.n	8008202 <UART_SetConfig+0x32a>
 80081c8:	e027      	b.n	800821a <UART_SetConfig+0x342>
 80081ca:	bf00      	nop
 80081cc:	efff69f3 	.word	0xefff69f3
 80081d0:	40011000 	.word	0x40011000
 80081d4:	40023800 	.word	0x40023800
 80081d8:	40004400 	.word	0x40004400
 80081dc:	40004800 	.word	0x40004800
 80081e0:	40004c00 	.word	0x40004c00
 80081e4:	40005000 	.word	0x40005000
 80081e8:	40011400 	.word	0x40011400
 80081ec:	40007800 	.word	0x40007800
 80081f0:	40007c00 	.word	0x40007c00
 80081f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081f8:	d006      	beq.n	8008208 <UART_SetConfig+0x330>
 80081fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80081fe:	d009      	beq.n	8008214 <UART_SetConfig+0x33c>
 8008200:	e00b      	b.n	800821a <UART_SetConfig+0x342>
 8008202:	2300      	movs	r3, #0
 8008204:	77fb      	strb	r3, [r7, #31]
 8008206:	e00e      	b.n	8008226 <UART_SetConfig+0x34e>
 8008208:	2302      	movs	r3, #2
 800820a:	77fb      	strb	r3, [r7, #31]
 800820c:	e00b      	b.n	8008226 <UART_SetConfig+0x34e>
 800820e:	2304      	movs	r3, #4
 8008210:	77fb      	strb	r3, [r7, #31]
 8008212:	e008      	b.n	8008226 <UART_SetConfig+0x34e>
 8008214:	2308      	movs	r3, #8
 8008216:	77fb      	strb	r3, [r7, #31]
 8008218:	e005      	b.n	8008226 <UART_SetConfig+0x34e>
 800821a:	2310      	movs	r3, #16
 800821c:	77fb      	strb	r3, [r7, #31]
 800821e:	bf00      	nop
 8008220:	e001      	b.n	8008226 <UART_SetConfig+0x34e>
 8008222:	2310      	movs	r3, #16
 8008224:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	69db      	ldr	r3, [r3, #28]
 800822a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800822e:	d17f      	bne.n	8008330 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008230:	7ffb      	ldrb	r3, [r7, #31]
 8008232:	2b08      	cmp	r3, #8
 8008234:	d85c      	bhi.n	80082f0 <UART_SetConfig+0x418>
 8008236:	a201      	add	r2, pc, #4	; (adr r2, 800823c <UART_SetConfig+0x364>)
 8008238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800823c:	08008261 	.word	0x08008261
 8008240:	08008281 	.word	0x08008281
 8008244:	080082a1 	.word	0x080082a1
 8008248:	080082f1 	.word	0x080082f1
 800824c:	080082b9 	.word	0x080082b9
 8008250:	080082f1 	.word	0x080082f1
 8008254:	080082f1 	.word	0x080082f1
 8008258:	080082f1 	.word	0x080082f1
 800825c:	080082d9 	.word	0x080082d9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008260:	f7fd fff0 	bl	8006244 <HAL_RCC_GetPCLK1Freq>
 8008264:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	005a      	lsls	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	085b      	lsrs	r3, r3, #1
 8008270:	441a      	add	r2, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	fbb2 f3f3 	udiv	r3, r2, r3
 800827a:	b29b      	uxth	r3, r3
 800827c:	61bb      	str	r3, [r7, #24]
        break;
 800827e:	e03a      	b.n	80082f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008280:	f7fd fff4 	bl	800626c <HAL_RCC_GetPCLK2Freq>
 8008284:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	005a      	lsls	r2, r3, #1
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	085b      	lsrs	r3, r3, #1
 8008290:	441a      	add	r2, r3
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	fbb2 f3f3 	udiv	r3, r2, r3
 800829a:	b29b      	uxth	r3, r3
 800829c:	61bb      	str	r3, [r7, #24]
        break;
 800829e:	e02a      	b.n	80082f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	085a      	lsrs	r2, r3, #1
 80082a6:	4b5f      	ldr	r3, [pc, #380]	; (8008424 <UART_SetConfig+0x54c>)
 80082a8:	4413      	add	r3, r2
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	6852      	ldr	r2, [r2, #4]
 80082ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	61bb      	str	r3, [r7, #24]
        break;
 80082b6:	e01e      	b.n	80082f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082b8:	f7fd fee0 	bl	800607c <HAL_RCC_GetSysClockFreq>
 80082bc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	005a      	lsls	r2, r3, #1
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	085b      	lsrs	r3, r3, #1
 80082c8:	441a      	add	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	61bb      	str	r3, [r7, #24]
        break;
 80082d6:	e00e      	b.n	80082f6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	085b      	lsrs	r3, r3, #1
 80082de:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	61bb      	str	r3, [r7, #24]
        break;
 80082ee:	e002      	b.n	80082f6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	75fb      	strb	r3, [r7, #23]
        break;
 80082f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	2b0f      	cmp	r3, #15
 80082fa:	d916      	bls.n	800832a <UART_SetConfig+0x452>
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008302:	d212      	bcs.n	800832a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	b29b      	uxth	r3, r3
 8008308:	f023 030f 	bic.w	r3, r3, #15
 800830c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	085b      	lsrs	r3, r3, #1
 8008312:	b29b      	uxth	r3, r3
 8008314:	f003 0307 	and.w	r3, r3, #7
 8008318:	b29a      	uxth	r2, r3
 800831a:	897b      	ldrh	r3, [r7, #10]
 800831c:	4313      	orrs	r3, r2
 800831e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	897a      	ldrh	r2, [r7, #10]
 8008326:	60da      	str	r2, [r3, #12]
 8008328:	e070      	b.n	800840c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	75fb      	strb	r3, [r7, #23]
 800832e:	e06d      	b.n	800840c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008330:	7ffb      	ldrb	r3, [r7, #31]
 8008332:	2b08      	cmp	r3, #8
 8008334:	d859      	bhi.n	80083ea <UART_SetConfig+0x512>
 8008336:	a201      	add	r2, pc, #4	; (adr r2, 800833c <UART_SetConfig+0x464>)
 8008338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800833c:	08008361 	.word	0x08008361
 8008340:	0800837f 	.word	0x0800837f
 8008344:	0800839d 	.word	0x0800839d
 8008348:	080083eb 	.word	0x080083eb
 800834c:	080083b5 	.word	0x080083b5
 8008350:	080083eb 	.word	0x080083eb
 8008354:	080083eb 	.word	0x080083eb
 8008358:	080083eb 	.word	0x080083eb
 800835c:	080083d3 	.word	0x080083d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008360:	f7fd ff70 	bl	8006244 <HAL_RCC_GetPCLK1Freq>
 8008364:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	085a      	lsrs	r2, r3, #1
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	441a      	add	r2, r3
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	fbb2 f3f3 	udiv	r3, r2, r3
 8008378:	b29b      	uxth	r3, r3
 800837a:	61bb      	str	r3, [r7, #24]
        break;
 800837c:	e038      	b.n	80083f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800837e:	f7fd ff75 	bl	800626c <HAL_RCC_GetPCLK2Freq>
 8008382:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	085a      	lsrs	r2, r3, #1
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	441a      	add	r2, r3
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	fbb2 f3f3 	udiv	r3, r2, r3
 8008396:	b29b      	uxth	r3, r3
 8008398:	61bb      	str	r3, [r7, #24]
        break;
 800839a:	e029      	b.n	80083f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	085a      	lsrs	r2, r3, #1
 80083a2:	4b21      	ldr	r3, [pc, #132]	; (8008428 <UART_SetConfig+0x550>)
 80083a4:	4413      	add	r3, r2
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	6852      	ldr	r2, [r2, #4]
 80083aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	61bb      	str	r3, [r7, #24]
        break;
 80083b2:	e01d      	b.n	80083f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083b4:	f7fd fe62 	bl	800607c <HAL_RCC_GetSysClockFreq>
 80083b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	085a      	lsrs	r2, r3, #1
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	441a      	add	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	61bb      	str	r3, [r7, #24]
        break;
 80083d0:	e00e      	b.n	80083f0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	085b      	lsrs	r3, r3, #1
 80083d8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	61bb      	str	r3, [r7, #24]
        break;
 80083e8:	e002      	b.n	80083f0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	75fb      	strb	r3, [r7, #23]
        break;
 80083ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	2b0f      	cmp	r3, #15
 80083f4:	d908      	bls.n	8008408 <UART_SetConfig+0x530>
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083fc:	d204      	bcs.n	8008408 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	69ba      	ldr	r2, [r7, #24]
 8008404:	60da      	str	r2, [r3, #12]
 8008406:	e001      	b.n	800840c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008418:	7dfb      	ldrb	r3, [r7, #23]
}
 800841a:	4618      	mov	r0, r3
 800841c:	3720      	adds	r7, #32
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	bf00      	nop
 8008424:	01e84800 	.word	0x01e84800
 8008428:	00f42400 	.word	0x00f42400

0800842c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008438:	f003 0301 	and.w	r3, r3, #1
 800843c:	2b00      	cmp	r3, #0
 800843e:	d00a      	beq.n	8008456 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845a:	f003 0302 	and.w	r3, r3, #2
 800845e:	2b00      	cmp	r3, #0
 8008460:	d00a      	beq.n	8008478 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	430a      	orrs	r2, r1
 8008476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847c:	f003 0304 	and.w	r3, r3, #4
 8008480:	2b00      	cmp	r3, #0
 8008482:	d00a      	beq.n	800849a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849e:	f003 0308 	and.w	r3, r3, #8
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00a      	beq.n	80084bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	430a      	orrs	r2, r1
 80084ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c0:	f003 0310 	and.w	r3, r3, #16
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d00a      	beq.n	80084de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	430a      	orrs	r2, r1
 80084dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e2:	f003 0320 	and.w	r3, r3, #32
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00a      	beq.n	8008500 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	430a      	orrs	r2, r1
 80084fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008508:	2b00      	cmp	r3, #0
 800850a:	d01a      	beq.n	8008542 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	430a      	orrs	r2, r1
 8008520:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008526:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800852a:	d10a      	bne.n	8008542 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	430a      	orrs	r2, r1
 8008540:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00a      	beq.n	8008564 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	430a      	orrs	r2, r1
 8008562:	605a      	str	r2, [r3, #4]
  }
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b086      	sub	sp, #24
 8008574:	af02      	add	r7, sp, #8
 8008576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800857e:	f7fc f813 	bl	80045a8 <HAL_GetTick>
 8008582:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f003 0308 	and.w	r3, r3, #8
 800858e:	2b08      	cmp	r3, #8
 8008590:	d10e      	bne.n	80085b0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008592:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 f82a 	bl	80085fa <UART_WaitOnFlagUntilTimeout>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d001      	beq.n	80085b0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085ac:	2303      	movs	r3, #3
 80085ae:	e020      	b.n	80085f2 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f003 0304 	and.w	r3, r3, #4
 80085ba:	2b04      	cmp	r3, #4
 80085bc:	d10e      	bne.n	80085dc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80085c2:	9300      	str	r3, [sp, #0]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f814 	bl	80085fa <UART_WaitOnFlagUntilTimeout>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d001      	beq.n	80085dc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085d8:	2303      	movs	r3, #3
 80085da:	e00a      	b.n	80085f2 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2220      	movs	r2, #32
 80085e0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2220      	movs	r2, #32
 80085e6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b084      	sub	sp, #16
 80085fe:	af00      	add	r7, sp, #0
 8008600:	60f8      	str	r0, [r7, #12]
 8008602:	60b9      	str	r1, [r7, #8]
 8008604:	603b      	str	r3, [r7, #0]
 8008606:	4613      	mov	r3, r2
 8008608:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800860a:	e05d      	b.n	80086c8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008612:	d059      	beq.n	80086c8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008614:	f7fb ffc8 	bl	80045a8 <HAL_GetTick>
 8008618:	4602      	mov	r2, r0
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	1ad3      	subs	r3, r2, r3
 800861e:	69ba      	ldr	r2, [r7, #24]
 8008620:	429a      	cmp	r2, r3
 8008622:	d302      	bcc.n	800862a <UART_WaitOnFlagUntilTimeout+0x30>
 8008624:	69bb      	ldr	r3, [r7, #24]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d11b      	bne.n	8008662 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008638:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	689a      	ldr	r2, [r3, #8]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f022 0201 	bic.w	r2, r2, #1
 8008648:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2220      	movs	r2, #32
 800864e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2220      	movs	r2, #32
 8008654:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e042      	b.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 0304 	and.w	r3, r3, #4
 800866c:	2b00      	cmp	r3, #0
 800866e:	d02b      	beq.n	80086c8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	69db      	ldr	r3, [r3, #28]
 8008676:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800867a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800867e:	d123      	bne.n	80086c8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008688:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008698:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	689a      	ldr	r2, [r3, #8]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f022 0201 	bic.w	r2, r2, #1
 80086a8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2220      	movs	r2, #32
 80086ae:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2220      	movs	r2, #32
 80086b4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2220      	movs	r2, #32
 80086ba:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2200      	movs	r2, #0
 80086c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80086c4:	2303      	movs	r3, #3
 80086c6:	e00f      	b.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	69da      	ldr	r2, [r3, #28]
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	4013      	ands	r3, r2
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	bf0c      	ite	eq
 80086d8:	2301      	moveq	r3, #1
 80086da:	2300      	movne	r3, #0
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	461a      	mov	r2, r3
 80086e0:	79fb      	ldrb	r3, [r7, #7]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d092      	beq.n	800860c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086e6:	2300      	movs	r3, #0
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3710      	adds	r7, #16
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80086f0:	b084      	sub	sp, #16
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	f107 001c 	add.w	r0, r7, #28
 80086fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008704:	2b01      	cmp	r3, #1
 8008706:	d120      	bne.n	800874a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	68da      	ldr	r2, [r3, #12]
 8008718:	4b20      	ldr	r3, [pc, #128]	; (800879c <USB_CoreInit+0xac>)
 800871a:	4013      	ands	r3, r2
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800872c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800872e:	2b01      	cmp	r3, #1
 8008730:	d105      	bne.n	800873e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 fa52 	bl	8008be8 <USB_CoreReset>
 8008744:	4603      	mov	r3, r0
 8008746:	73fb      	strb	r3, [r7, #15]
 8008748:	e010      	b.n	800876c <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fa46 	bl	8008be8 <USB_CoreReset>
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008764:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800876c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876e:	2b01      	cmp	r3, #1
 8008770:	d10b      	bne.n	800878a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f043 0206 	orr.w	r2, r3, #6
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	f043 0220 	orr.w	r2, r3, #32
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800878a:	7bfb      	ldrb	r3, [r7, #15]
}
 800878c:	4618      	mov	r0, r3
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008796:	b004      	add	sp, #16
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	ffbdffbf 	.word	0xffbdffbf

080087a0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b083      	sub	sp, #12
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f023 0201 	bic.w	r2, r3, #1
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	370c      	adds	r7, #12
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr

080087c2 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b082      	sub	sp, #8
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
 80087ca:	460b      	mov	r3, r1
 80087cc:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80087da:	78fb      	ldrb	r3, [r7, #3]
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d106      	bne.n	80087ee <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	60da      	str	r2, [r3, #12]
 80087ec:	e00b      	b.n	8008806 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80087ee:	78fb      	ldrb	r3, [r7, #3]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d106      	bne.n	8008802 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	60da      	str	r2, [r3, #12]
 8008800:	e001      	b.n	8008806 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e003      	b.n	800880e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008806:	2032      	movs	r0, #50	; 0x32
 8008808:	f7fb feda 	bl	80045c0 <HAL_Delay>

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3708      	adds	r7, #8
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
	...

08008818 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008818:	b084      	sub	sp, #16
 800881a:	b580      	push	{r7, lr}
 800881c:	b086      	sub	sp, #24
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
 8008822:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008826:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800882a:	2300      	movs	r3, #0
 800882c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008832:	2300      	movs	r3, #0
 8008834:	613b      	str	r3, [r7, #16]
 8008836:	e009      	b.n	800884c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	3340      	adds	r3, #64	; 0x40
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	2200      	movs	r2, #0
 8008844:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	3301      	adds	r3, #1
 800884a:	613b      	str	r3, [r7, #16]
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	2b0e      	cmp	r3, #14
 8008850:	d9f2      	bls.n	8008838 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d11c      	bne.n	8008892 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008866:	f043 0302 	orr.w	r3, r3, #2
 800886a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008870:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	601a      	str	r2, [r3, #0]
 8008890:	e005      	b.n	800889e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008896:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80088a4:	461a      	mov	r2, r3
 80088a6:	2300      	movs	r3, #0
 80088a8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088b0:	4619      	mov	r1, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088b8:	461a      	mov	r2, r3
 80088ba:	680b      	ldr	r3, [r1, #0]
 80088bc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d10c      	bne.n	80088de <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80088c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d104      	bne.n	80088d4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80088ca:	2100      	movs	r1, #0
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 f959 	bl	8008b84 <USB_SetDevSpeed>
 80088d2:	e018      	b.n	8008906 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80088d4:	2101      	movs	r1, #1
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f954 	bl	8008b84 <USB_SetDevSpeed>
 80088dc:	e013      	b.n	8008906 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80088de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e0:	2b03      	cmp	r3, #3
 80088e2:	d10c      	bne.n	80088fe <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80088e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d104      	bne.n	80088f4 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80088ea:	2100      	movs	r1, #0
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 f949 	bl	8008b84 <USB_SetDevSpeed>
 80088f2:	e008      	b.n	8008906 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80088f4:	2101      	movs	r1, #1
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 f944 	bl	8008b84 <USB_SetDevSpeed>
 80088fc:	e003      	b.n	8008906 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80088fe:	2103      	movs	r1, #3
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 f93f 	bl	8008b84 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008906:	2110      	movs	r1, #16
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 f8f3 	bl	8008af4 <USB_FlushTxFifo>
 800890e:	4603      	mov	r3, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	d001      	beq.n	8008918 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8008914:	2301      	movs	r3, #1
 8008916:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f911 	bl	8008b40 <USB_FlushRxFifo>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d001      	beq.n	8008928 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800892e:	461a      	mov	r2, r3
 8008930:	2300      	movs	r3, #0
 8008932:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800893a:	461a      	mov	r2, r3
 800893c:	2300      	movs	r3, #0
 800893e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008946:	461a      	mov	r2, r3
 8008948:	2300      	movs	r3, #0
 800894a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800894c:	2300      	movs	r3, #0
 800894e:	613b      	str	r3, [r7, #16]
 8008950:	e043      	b.n	80089da <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	015a      	lsls	r2, r3, #5
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	4413      	add	r3, r2
 800895a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008964:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008968:	d118      	bne.n	800899c <USB_DevInit+0x184>
    {
      if (i == 0U)
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10a      	bne.n	8008986 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	015a      	lsls	r2, r3, #5
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	4413      	add	r3, r2
 8008978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800897c:	461a      	mov	r2, r3
 800897e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008982:	6013      	str	r3, [r2, #0]
 8008984:	e013      	b.n	80089ae <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	015a      	lsls	r2, r3, #5
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	4413      	add	r3, r2
 800898e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008992:	461a      	mov	r2, r3
 8008994:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008998:	6013      	str	r3, [r2, #0]
 800899a:	e008      	b.n	80089ae <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a8:	461a      	mov	r2, r3
 80089aa:	2300      	movs	r3, #0
 80089ac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	015a      	lsls	r2, r3, #5
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	4413      	add	r3, r2
 80089b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ba:	461a      	mov	r2, r3
 80089bc:	2300      	movs	r3, #0
 80089be:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089cc:	461a      	mov	r2, r3
 80089ce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80089d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	3301      	adds	r3, #1
 80089d8:	613b      	str	r3, [r7, #16]
 80089da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089dc:	693a      	ldr	r2, [r7, #16]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d3b7      	bcc.n	8008952 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089e2:	2300      	movs	r3, #0
 80089e4:	613b      	str	r3, [r7, #16]
 80089e6:	e043      	b.n	8008a70 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	015a      	lsls	r2, r3, #5
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	4413      	add	r3, r2
 80089f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089fe:	d118      	bne.n	8008a32 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d10a      	bne.n	8008a1c <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	015a      	lsls	r2, r3, #5
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a12:	461a      	mov	r2, r3
 8008a14:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a18:	6013      	str	r3, [r2, #0]
 8008a1a:	e013      	b.n	8008a44 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	015a      	lsls	r2, r3, #5
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	4413      	add	r3, r2
 8008a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a28:	461a      	mov	r2, r3
 8008a2a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	e008      	b.n	8008a44 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a3e:	461a      	mov	r2, r3
 8008a40:	2300      	movs	r3, #0
 8008a42:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	015a      	lsls	r2, r3, #5
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a50:	461a      	mov	r2, r3
 8008a52:	2300      	movs	r3, #0
 8008a54:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	015a      	lsls	r2, r3, #5
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a62:	461a      	mov	r2, r3
 8008a64:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	613b      	str	r3, [r7, #16]
 8008a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a72:	693a      	ldr	r2, [r7, #16]
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d3b7      	bcc.n	80089e8 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a7e:	691b      	ldr	r3, [r3, #16]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a8a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008a98:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d105      	bne.n	8008aac <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	f043 0210 	orr.w	r2, r3, #16
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	699a      	ldr	r2, [r3, #24]
 8008ab0:	4b0e      	ldr	r3, [pc, #56]	; (8008aec <USB_DevInit+0x2d4>)
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ab8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d005      	beq.n	8008aca <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	f043 0208 	orr.w	r2, r3, #8
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008aca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d105      	bne.n	8008adc <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	699a      	ldr	r2, [r3, #24]
 8008ad4:	4b06      	ldr	r3, [pc, #24]	; (8008af0 <USB_DevInit+0x2d8>)
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3718      	adds	r7, #24
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ae8:	b004      	add	sp, #16
 8008aea:	4770      	bx	lr
 8008aec:	803c3800 	.word	0x803c3800
 8008af0:	40000004 	.word	0x40000004

08008af4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	019b      	lsls	r3, r3, #6
 8008b06:	f043 0220 	orr.w	r2, r3, #32
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	3301      	adds	r3, #1
 8008b12:	60fb      	str	r3, [r7, #12]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	4a09      	ldr	r2, [pc, #36]	; (8008b3c <USB_FlushTxFifo+0x48>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d901      	bls.n	8008b20 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008b1c:	2303      	movs	r3, #3
 8008b1e:	e006      	b.n	8008b2e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	691b      	ldr	r3, [r3, #16]
 8008b24:	f003 0320 	and.w	r3, r3, #32
 8008b28:	2b20      	cmp	r3, #32
 8008b2a:	d0f0      	beq.n	8008b0e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3714      	adds	r7, #20
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	00030d40 	.word	0x00030d40

08008b40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b085      	sub	sp, #20
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2210      	movs	r2, #16
 8008b50:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	3301      	adds	r3, #1
 8008b56:	60fb      	str	r3, [r7, #12]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	4a09      	ldr	r2, [pc, #36]	; (8008b80 <USB_FlushRxFifo+0x40>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d901      	bls.n	8008b64 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e006      	b.n	8008b72 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	f003 0310 	and.w	r3, r3, #16
 8008b6c:	2b10      	cmp	r3, #16
 8008b6e:	d0f0      	beq.n	8008b52 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3714      	adds	r7, #20
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	00030d40 	.word	0x00030d40

08008b84 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	78fb      	ldrb	r3, [r7, #3]
 8008b9e:	68f9      	ldr	r1, [r7, #12]
 8008ba0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bc8:	685b      	ldr	r3, [r3, #4]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bd0:	f043 0302 	orr.w	r3, r3, #2
 8008bd4:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008bd6:	2003      	movs	r0, #3
 8008bd8:	f7fb fcf2 	bl	80045c0 <HAL_Delay>

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
	...

08008be8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b085      	sub	sp, #20
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	60fb      	str	r3, [r7, #12]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	4a13      	ldr	r2, [pc, #76]	; (8008c4c <USB_CoreReset+0x64>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d901      	bls.n	8008c06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008c02:	2303      	movs	r3, #3
 8008c04:	e01b      	b.n	8008c3e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	daf2      	bge.n	8008bf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	f043 0201 	orr.w	r2, r3, #1
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	3301      	adds	r3, #1
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	4a09      	ldr	r2, [pc, #36]	; (8008c4c <USB_CoreReset+0x64>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d901      	bls.n	8008c30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008c2c:	2303      	movs	r3, #3
 8008c2e:	e006      	b.n	8008c3e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	f003 0301 	and.w	r3, r3, #1
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d0f0      	beq.n	8008c1e <USB_CoreReset+0x36>

  return HAL_OK;
 8008c3c:	2300      	movs	r3, #0
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3714      	adds	r7, #20
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr
 8008c4a:	bf00      	nop
 8008c4c:	00030d40 	.word	0x00030d40

08008c50 <__errno>:
 8008c50:	4b01      	ldr	r3, [pc, #4]	; (8008c58 <__errno+0x8>)
 8008c52:	6818      	ldr	r0, [r3, #0]
 8008c54:	4770      	bx	lr
 8008c56:	bf00      	nop
 8008c58:	20000020 	.word	0x20000020

08008c5c <__libc_init_array>:
 8008c5c:	b570      	push	{r4, r5, r6, lr}
 8008c5e:	4e0d      	ldr	r6, [pc, #52]	; (8008c94 <__libc_init_array+0x38>)
 8008c60:	4c0d      	ldr	r4, [pc, #52]	; (8008c98 <__libc_init_array+0x3c>)
 8008c62:	1ba4      	subs	r4, r4, r6
 8008c64:	10a4      	asrs	r4, r4, #2
 8008c66:	2500      	movs	r5, #0
 8008c68:	42a5      	cmp	r5, r4
 8008c6a:	d109      	bne.n	8008c80 <__libc_init_array+0x24>
 8008c6c:	4e0b      	ldr	r6, [pc, #44]	; (8008c9c <__libc_init_array+0x40>)
 8008c6e:	4c0c      	ldr	r4, [pc, #48]	; (8008ca0 <__libc_init_array+0x44>)
 8008c70:	f002 fb1e 	bl	800b2b0 <_init>
 8008c74:	1ba4      	subs	r4, r4, r6
 8008c76:	10a4      	asrs	r4, r4, #2
 8008c78:	2500      	movs	r5, #0
 8008c7a:	42a5      	cmp	r5, r4
 8008c7c:	d105      	bne.n	8008c8a <__libc_init_array+0x2e>
 8008c7e:	bd70      	pop	{r4, r5, r6, pc}
 8008c80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008c84:	4798      	blx	r3
 8008c86:	3501      	adds	r5, #1
 8008c88:	e7ee      	b.n	8008c68 <__libc_init_array+0xc>
 8008c8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008c8e:	4798      	blx	r3
 8008c90:	3501      	adds	r5, #1
 8008c92:	e7f2      	b.n	8008c7a <__libc_init_array+0x1e>
 8008c94:	0800b7f8 	.word	0x0800b7f8
 8008c98:	0800b7f8 	.word	0x0800b7f8
 8008c9c:	0800b7f8 	.word	0x0800b7f8
 8008ca0:	0800b7fc 	.word	0x0800b7fc

08008ca4 <memcpy>:
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	1e43      	subs	r3, r0, #1
 8008ca8:	440a      	add	r2, r1
 8008caa:	4291      	cmp	r1, r2
 8008cac:	d100      	bne.n	8008cb0 <memcpy+0xc>
 8008cae:	bd10      	pop	{r4, pc}
 8008cb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cb8:	e7f7      	b.n	8008caa <memcpy+0x6>

08008cba <memset>:
 8008cba:	4402      	add	r2, r0
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d100      	bne.n	8008cc4 <memset+0xa>
 8008cc2:	4770      	bx	lr
 8008cc4:	f803 1b01 	strb.w	r1, [r3], #1
 8008cc8:	e7f9      	b.n	8008cbe <memset+0x4>

08008cca <__cvt>:
 8008cca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ccc:	ed2d 8b02 	vpush	{d8}
 8008cd0:	eeb0 8b40 	vmov.f64	d8, d0
 8008cd4:	b085      	sub	sp, #20
 8008cd6:	4617      	mov	r7, r2
 8008cd8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008cda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008cdc:	ee18 2a90 	vmov	r2, s17
 8008ce0:	f025 0520 	bic.w	r5, r5, #32
 8008ce4:	2a00      	cmp	r2, #0
 8008ce6:	bfb6      	itet	lt
 8008ce8:	222d      	movlt	r2, #45	; 0x2d
 8008cea:	2200      	movge	r2, #0
 8008cec:	eeb1 8b40 	vneglt.f64	d8, d0
 8008cf0:	2d46      	cmp	r5, #70	; 0x46
 8008cf2:	460c      	mov	r4, r1
 8008cf4:	701a      	strb	r2, [r3, #0]
 8008cf6:	d004      	beq.n	8008d02 <__cvt+0x38>
 8008cf8:	2d45      	cmp	r5, #69	; 0x45
 8008cfa:	d100      	bne.n	8008cfe <__cvt+0x34>
 8008cfc:	3401      	adds	r4, #1
 8008cfe:	2102      	movs	r1, #2
 8008d00:	e000      	b.n	8008d04 <__cvt+0x3a>
 8008d02:	2103      	movs	r1, #3
 8008d04:	ab03      	add	r3, sp, #12
 8008d06:	9301      	str	r3, [sp, #4]
 8008d08:	ab02      	add	r3, sp, #8
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	4622      	mov	r2, r4
 8008d0e:	4633      	mov	r3, r6
 8008d10:	eeb0 0b48 	vmov.f64	d0, d8
 8008d14:	f000 fddc 	bl	80098d0 <_dtoa_r>
 8008d18:	2d47      	cmp	r5, #71	; 0x47
 8008d1a:	d101      	bne.n	8008d20 <__cvt+0x56>
 8008d1c:	07fb      	lsls	r3, r7, #31
 8008d1e:	d51e      	bpl.n	8008d5e <__cvt+0x94>
 8008d20:	2d46      	cmp	r5, #70	; 0x46
 8008d22:	eb00 0304 	add.w	r3, r0, r4
 8008d26:	d10c      	bne.n	8008d42 <__cvt+0x78>
 8008d28:	7802      	ldrb	r2, [r0, #0]
 8008d2a:	2a30      	cmp	r2, #48	; 0x30
 8008d2c:	d107      	bne.n	8008d3e <__cvt+0x74>
 8008d2e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d36:	bf1c      	itt	ne
 8008d38:	f1c4 0401 	rsbne	r4, r4, #1
 8008d3c:	6034      	strne	r4, [r6, #0]
 8008d3e:	6832      	ldr	r2, [r6, #0]
 8008d40:	4413      	add	r3, r2
 8008d42:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d4a:	d007      	beq.n	8008d5c <__cvt+0x92>
 8008d4c:	2130      	movs	r1, #48	; 0x30
 8008d4e:	9a03      	ldr	r2, [sp, #12]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d204      	bcs.n	8008d5e <__cvt+0x94>
 8008d54:	1c54      	adds	r4, r2, #1
 8008d56:	9403      	str	r4, [sp, #12]
 8008d58:	7011      	strb	r1, [r2, #0]
 8008d5a:	e7f8      	b.n	8008d4e <__cvt+0x84>
 8008d5c:	9303      	str	r3, [sp, #12]
 8008d5e:	9b03      	ldr	r3, [sp, #12]
 8008d60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d62:	1a1b      	subs	r3, r3, r0
 8008d64:	6013      	str	r3, [r2, #0]
 8008d66:	b005      	add	sp, #20
 8008d68:	ecbd 8b02 	vpop	{d8}
 8008d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008d6e <__exponent>:
 8008d6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d70:	2900      	cmp	r1, #0
 8008d72:	4604      	mov	r4, r0
 8008d74:	bfba      	itte	lt
 8008d76:	4249      	neglt	r1, r1
 8008d78:	232d      	movlt	r3, #45	; 0x2d
 8008d7a:	232b      	movge	r3, #43	; 0x2b
 8008d7c:	2909      	cmp	r1, #9
 8008d7e:	f804 2b02 	strb.w	r2, [r4], #2
 8008d82:	7043      	strb	r3, [r0, #1]
 8008d84:	dd20      	ble.n	8008dc8 <__exponent+0x5a>
 8008d86:	f10d 0307 	add.w	r3, sp, #7
 8008d8a:	461f      	mov	r7, r3
 8008d8c:	260a      	movs	r6, #10
 8008d8e:	fb91 f5f6 	sdiv	r5, r1, r6
 8008d92:	fb06 1115 	mls	r1, r6, r5, r1
 8008d96:	3130      	adds	r1, #48	; 0x30
 8008d98:	2d09      	cmp	r5, #9
 8008d9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008d9e:	f103 32ff 	add.w	r2, r3, #4294967295
 8008da2:	4629      	mov	r1, r5
 8008da4:	dc09      	bgt.n	8008dba <__exponent+0x4c>
 8008da6:	3130      	adds	r1, #48	; 0x30
 8008da8:	3b02      	subs	r3, #2
 8008daa:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008dae:	42bb      	cmp	r3, r7
 8008db0:	4622      	mov	r2, r4
 8008db2:	d304      	bcc.n	8008dbe <__exponent+0x50>
 8008db4:	1a10      	subs	r0, r2, r0
 8008db6:	b003      	add	sp, #12
 8008db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dba:	4613      	mov	r3, r2
 8008dbc:	e7e7      	b.n	8008d8e <__exponent+0x20>
 8008dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dc2:	f804 2b01 	strb.w	r2, [r4], #1
 8008dc6:	e7f2      	b.n	8008dae <__exponent+0x40>
 8008dc8:	2330      	movs	r3, #48	; 0x30
 8008dca:	4419      	add	r1, r3
 8008dcc:	7083      	strb	r3, [r0, #2]
 8008dce:	1d02      	adds	r2, r0, #4
 8008dd0:	70c1      	strb	r1, [r0, #3]
 8008dd2:	e7ef      	b.n	8008db4 <__exponent+0x46>
 8008dd4:	0000      	movs	r0, r0
	...

08008dd8 <_printf_float>:
 8008dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ddc:	b08d      	sub	sp, #52	; 0x34
 8008dde:	460c      	mov	r4, r1
 8008de0:	4616      	mov	r6, r2
 8008de2:	461f      	mov	r7, r3
 8008de4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008de8:	4605      	mov	r5, r0
 8008dea:	f001 fc37 	bl	800a65c <_localeconv_r>
 8008dee:	f8d0 b000 	ldr.w	fp, [r0]
 8008df2:	4658      	mov	r0, fp
 8008df4:	f7f7 fa24 	bl	8000240 <strlen>
 8008df8:	2300      	movs	r3, #0
 8008dfa:	930a      	str	r3, [sp, #40]	; 0x28
 8008dfc:	f8d8 3000 	ldr.w	r3, [r8]
 8008e00:	9005      	str	r0, [sp, #20]
 8008e02:	3307      	adds	r3, #7
 8008e04:	f023 0307 	bic.w	r3, r3, #7
 8008e08:	f103 0108 	add.w	r1, r3, #8
 8008e0c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008e10:	6822      	ldr	r2, [r4, #0]
 8008e12:	f8c8 1000 	str.w	r1, [r8]
 8008e16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008e1a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008e1e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 80090a8 <_printf_float+0x2d0>
 8008e22:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008e26:	eeb0 6bc0 	vabs.f64	d6, d0
 8008e2a:	eeb4 6b47 	vcmp.f64	d6, d7
 8008e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e32:	dd24      	ble.n	8008e7e <_printf_float+0xa6>
 8008e34:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3c:	d502      	bpl.n	8008e44 <_printf_float+0x6c>
 8008e3e:	232d      	movs	r3, #45	; 0x2d
 8008e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e44:	499a      	ldr	r1, [pc, #616]	; (80090b0 <_printf_float+0x2d8>)
 8008e46:	4b9b      	ldr	r3, [pc, #620]	; (80090b4 <_printf_float+0x2dc>)
 8008e48:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008e4c:	bf8c      	ite	hi
 8008e4e:	4688      	movhi	r8, r1
 8008e50:	4698      	movls	r8, r3
 8008e52:	f022 0204 	bic.w	r2, r2, #4
 8008e56:	2303      	movs	r3, #3
 8008e58:	6123      	str	r3, [r4, #16]
 8008e5a:	6022      	str	r2, [r4, #0]
 8008e5c:	f04f 0a00 	mov.w	sl, #0
 8008e60:	9700      	str	r7, [sp, #0]
 8008e62:	4633      	mov	r3, r6
 8008e64:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e66:	4621      	mov	r1, r4
 8008e68:	4628      	mov	r0, r5
 8008e6a:	f000 f9e1 	bl	8009230 <_printf_common>
 8008e6e:	3001      	adds	r0, #1
 8008e70:	f040 8089 	bne.w	8008f86 <_printf_float+0x1ae>
 8008e74:	f04f 30ff 	mov.w	r0, #4294967295
 8008e78:	b00d      	add	sp, #52	; 0x34
 8008e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e7e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e86:	d702      	bvc.n	8008e8e <_printf_float+0xb6>
 8008e88:	498b      	ldr	r1, [pc, #556]	; (80090b8 <_printf_float+0x2e0>)
 8008e8a:	4b8c      	ldr	r3, [pc, #560]	; (80090bc <_printf_float+0x2e4>)
 8008e8c:	e7dc      	b.n	8008e48 <_printf_float+0x70>
 8008e8e:	6861      	ldr	r1, [r4, #4]
 8008e90:	1c4b      	adds	r3, r1, #1
 8008e92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e96:	ab0a      	add	r3, sp, #40	; 0x28
 8008e98:	a809      	add	r0, sp, #36	; 0x24
 8008e9a:	d13b      	bne.n	8008f14 <_printf_float+0x13c>
 8008e9c:	2106      	movs	r1, #6
 8008e9e:	6061      	str	r1, [r4, #4]
 8008ea0:	f04f 0c00 	mov.w	ip, #0
 8008ea4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8008ea8:	e9cd 0900 	strd	r0, r9, [sp]
 8008eac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008eb0:	6022      	str	r2, [r4, #0]
 8008eb2:	6861      	ldr	r1, [r4, #4]
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	f7ff ff08 	bl	8008cca <__cvt>
 8008eba:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8008ebe:	2b47      	cmp	r3, #71	; 0x47
 8008ec0:	4680      	mov	r8, r0
 8008ec2:	d109      	bne.n	8008ed8 <_printf_float+0x100>
 8008ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ec6:	1cd8      	adds	r0, r3, #3
 8008ec8:	db02      	blt.n	8008ed0 <_printf_float+0xf8>
 8008eca:	6862      	ldr	r2, [r4, #4]
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	dd47      	ble.n	8008f60 <_printf_float+0x188>
 8008ed0:	f1a9 0902 	sub.w	r9, r9, #2
 8008ed4:	fa5f f989 	uxtb.w	r9, r9
 8008ed8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ede:	d824      	bhi.n	8008f2a <_printf_float+0x152>
 8008ee0:	3901      	subs	r1, #1
 8008ee2:	464a      	mov	r2, r9
 8008ee4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ee8:	9109      	str	r1, [sp, #36]	; 0x24
 8008eea:	f7ff ff40 	bl	8008d6e <__exponent>
 8008eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ef0:	1813      	adds	r3, r2, r0
 8008ef2:	2a01      	cmp	r2, #1
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	6123      	str	r3, [r4, #16]
 8008ef8:	dc02      	bgt.n	8008f00 <_printf_float+0x128>
 8008efa:	6822      	ldr	r2, [r4, #0]
 8008efc:	07d1      	lsls	r1, r2, #31
 8008efe:	d501      	bpl.n	8008f04 <_printf_float+0x12c>
 8008f00:	3301      	adds	r3, #1
 8008f02:	6123      	str	r3, [r4, #16]
 8008f04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d0a9      	beq.n	8008e60 <_printf_float+0x88>
 8008f0c:	232d      	movs	r3, #45	; 0x2d
 8008f0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f12:	e7a5      	b.n	8008e60 <_printf_float+0x88>
 8008f14:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8008f18:	f000 8178 	beq.w	800920c <_printf_float+0x434>
 8008f1c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008f20:	d1be      	bne.n	8008ea0 <_printf_float+0xc8>
 8008f22:	2900      	cmp	r1, #0
 8008f24:	d1bc      	bne.n	8008ea0 <_printf_float+0xc8>
 8008f26:	2101      	movs	r1, #1
 8008f28:	e7b9      	b.n	8008e9e <_printf_float+0xc6>
 8008f2a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008f2e:	d119      	bne.n	8008f64 <_printf_float+0x18c>
 8008f30:	2900      	cmp	r1, #0
 8008f32:	6863      	ldr	r3, [r4, #4]
 8008f34:	dd0c      	ble.n	8008f50 <_printf_float+0x178>
 8008f36:	6121      	str	r1, [r4, #16]
 8008f38:	b913      	cbnz	r3, 8008f40 <_printf_float+0x168>
 8008f3a:	6822      	ldr	r2, [r4, #0]
 8008f3c:	07d2      	lsls	r2, r2, #31
 8008f3e:	d502      	bpl.n	8008f46 <_printf_float+0x16e>
 8008f40:	3301      	adds	r3, #1
 8008f42:	440b      	add	r3, r1
 8008f44:	6123      	str	r3, [r4, #16]
 8008f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f48:	65a3      	str	r3, [r4, #88]	; 0x58
 8008f4a:	f04f 0a00 	mov.w	sl, #0
 8008f4e:	e7d9      	b.n	8008f04 <_printf_float+0x12c>
 8008f50:	b913      	cbnz	r3, 8008f58 <_printf_float+0x180>
 8008f52:	6822      	ldr	r2, [r4, #0]
 8008f54:	07d0      	lsls	r0, r2, #31
 8008f56:	d501      	bpl.n	8008f5c <_printf_float+0x184>
 8008f58:	3302      	adds	r3, #2
 8008f5a:	e7f3      	b.n	8008f44 <_printf_float+0x16c>
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	e7f1      	b.n	8008f44 <_printf_float+0x16c>
 8008f60:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008f64:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	db05      	blt.n	8008f78 <_printf_float+0x1a0>
 8008f6c:	6822      	ldr	r2, [r4, #0]
 8008f6e:	6123      	str	r3, [r4, #16]
 8008f70:	07d1      	lsls	r1, r2, #31
 8008f72:	d5e8      	bpl.n	8008f46 <_printf_float+0x16e>
 8008f74:	3301      	adds	r3, #1
 8008f76:	e7e5      	b.n	8008f44 <_printf_float+0x16c>
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	bfd4      	ite	le
 8008f7c:	f1c3 0302 	rsble	r3, r3, #2
 8008f80:	2301      	movgt	r3, #1
 8008f82:	4413      	add	r3, r2
 8008f84:	e7de      	b.n	8008f44 <_printf_float+0x16c>
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	055a      	lsls	r2, r3, #21
 8008f8a:	d407      	bmi.n	8008f9c <_printf_float+0x1c4>
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	4642      	mov	r2, r8
 8008f90:	4631      	mov	r1, r6
 8008f92:	4628      	mov	r0, r5
 8008f94:	47b8      	blx	r7
 8008f96:	3001      	adds	r0, #1
 8008f98:	d12a      	bne.n	8008ff0 <_printf_float+0x218>
 8008f9a:	e76b      	b.n	8008e74 <_printf_float+0x9c>
 8008f9c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008fa0:	f240 80de 	bls.w	8009160 <_printf_float+0x388>
 8008fa4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008fa8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb0:	d133      	bne.n	800901a <_printf_float+0x242>
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	4a42      	ldr	r2, [pc, #264]	; (80090c0 <_printf_float+0x2e8>)
 8008fb6:	4631      	mov	r1, r6
 8008fb8:	4628      	mov	r0, r5
 8008fba:	47b8      	blx	r7
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	f43f af59 	beq.w	8008e74 <_printf_float+0x9c>
 8008fc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	db02      	blt.n	8008fd0 <_printf_float+0x1f8>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	07d8      	lsls	r0, r3, #31
 8008fce:	d50f      	bpl.n	8008ff0 <_printf_float+0x218>
 8008fd0:	9b05      	ldr	r3, [sp, #20]
 8008fd2:	465a      	mov	r2, fp
 8008fd4:	4631      	mov	r1, r6
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	47b8      	blx	r7
 8008fda:	3001      	adds	r0, #1
 8008fdc:	f43f af4a 	beq.w	8008e74 <_printf_float+0x9c>
 8008fe0:	f04f 0800 	mov.w	r8, #0
 8008fe4:	f104 091a 	add.w	r9, r4, #26
 8008fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fea:	3b01      	subs	r3, #1
 8008fec:	4543      	cmp	r3, r8
 8008fee:	dc09      	bgt.n	8009004 <_printf_float+0x22c>
 8008ff0:	6823      	ldr	r3, [r4, #0]
 8008ff2:	079b      	lsls	r3, r3, #30
 8008ff4:	f100 8105 	bmi.w	8009202 <_printf_float+0x42a>
 8008ff8:	68e0      	ldr	r0, [r4, #12]
 8008ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ffc:	4298      	cmp	r0, r3
 8008ffe:	bfb8      	it	lt
 8009000:	4618      	movlt	r0, r3
 8009002:	e739      	b.n	8008e78 <_printf_float+0xa0>
 8009004:	2301      	movs	r3, #1
 8009006:	464a      	mov	r2, r9
 8009008:	4631      	mov	r1, r6
 800900a:	4628      	mov	r0, r5
 800900c:	47b8      	blx	r7
 800900e:	3001      	adds	r0, #1
 8009010:	f43f af30 	beq.w	8008e74 <_printf_float+0x9c>
 8009014:	f108 0801 	add.w	r8, r8, #1
 8009018:	e7e6      	b.n	8008fe8 <_printf_float+0x210>
 800901a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901c:	2b00      	cmp	r3, #0
 800901e:	dc2b      	bgt.n	8009078 <_printf_float+0x2a0>
 8009020:	2301      	movs	r3, #1
 8009022:	4a27      	ldr	r2, [pc, #156]	; (80090c0 <_printf_float+0x2e8>)
 8009024:	4631      	mov	r1, r6
 8009026:	4628      	mov	r0, r5
 8009028:	47b8      	blx	r7
 800902a:	3001      	adds	r0, #1
 800902c:	f43f af22 	beq.w	8008e74 <_printf_float+0x9c>
 8009030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009032:	b923      	cbnz	r3, 800903e <_printf_float+0x266>
 8009034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009036:	b913      	cbnz	r3, 800903e <_printf_float+0x266>
 8009038:	6823      	ldr	r3, [r4, #0]
 800903a:	07d9      	lsls	r1, r3, #31
 800903c:	d5d8      	bpl.n	8008ff0 <_printf_float+0x218>
 800903e:	9b05      	ldr	r3, [sp, #20]
 8009040:	465a      	mov	r2, fp
 8009042:	4631      	mov	r1, r6
 8009044:	4628      	mov	r0, r5
 8009046:	47b8      	blx	r7
 8009048:	3001      	adds	r0, #1
 800904a:	f43f af13 	beq.w	8008e74 <_printf_float+0x9c>
 800904e:	f04f 0900 	mov.w	r9, #0
 8009052:	f104 0a1a 	add.w	sl, r4, #26
 8009056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009058:	425b      	negs	r3, r3
 800905a:	454b      	cmp	r3, r9
 800905c:	dc01      	bgt.n	8009062 <_printf_float+0x28a>
 800905e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009060:	e795      	b.n	8008f8e <_printf_float+0x1b6>
 8009062:	2301      	movs	r3, #1
 8009064:	4652      	mov	r2, sl
 8009066:	4631      	mov	r1, r6
 8009068:	4628      	mov	r0, r5
 800906a:	47b8      	blx	r7
 800906c:	3001      	adds	r0, #1
 800906e:	f43f af01 	beq.w	8008e74 <_printf_float+0x9c>
 8009072:	f109 0901 	add.w	r9, r9, #1
 8009076:	e7ee      	b.n	8009056 <_printf_float+0x27e>
 8009078:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800907a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800907c:	429a      	cmp	r2, r3
 800907e:	bfa8      	it	ge
 8009080:	461a      	movge	r2, r3
 8009082:	2a00      	cmp	r2, #0
 8009084:	4691      	mov	r9, r2
 8009086:	dd07      	ble.n	8009098 <_printf_float+0x2c0>
 8009088:	4613      	mov	r3, r2
 800908a:	4631      	mov	r1, r6
 800908c:	4642      	mov	r2, r8
 800908e:	4628      	mov	r0, r5
 8009090:	47b8      	blx	r7
 8009092:	3001      	adds	r0, #1
 8009094:	f43f aeee 	beq.w	8008e74 <_printf_float+0x9c>
 8009098:	f104 031a 	add.w	r3, r4, #26
 800909c:	f04f 0a00 	mov.w	sl, #0
 80090a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090a4:	9307      	str	r3, [sp, #28]
 80090a6:	e017      	b.n	80090d8 <_printf_float+0x300>
 80090a8:	ffffffff 	.word	0xffffffff
 80090ac:	7fefffff 	.word	0x7fefffff
 80090b0:	0800b538 	.word	0x0800b538
 80090b4:	0800b534 	.word	0x0800b534
 80090b8:	0800b540 	.word	0x0800b540
 80090bc:	0800b53c 	.word	0x0800b53c
 80090c0:	0800b544 	.word	0x0800b544
 80090c4:	2301      	movs	r3, #1
 80090c6:	9a07      	ldr	r2, [sp, #28]
 80090c8:	4631      	mov	r1, r6
 80090ca:	4628      	mov	r0, r5
 80090cc:	47b8      	blx	r7
 80090ce:	3001      	adds	r0, #1
 80090d0:	f43f aed0 	beq.w	8008e74 <_printf_float+0x9c>
 80090d4:	f10a 0a01 	add.w	sl, sl, #1
 80090d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090da:	9306      	str	r3, [sp, #24]
 80090dc:	eba3 0309 	sub.w	r3, r3, r9
 80090e0:	4553      	cmp	r3, sl
 80090e2:	dcef      	bgt.n	80090c4 <_printf_float+0x2ec>
 80090e4:	9b06      	ldr	r3, [sp, #24]
 80090e6:	4498      	add	r8, r3
 80090e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090ec:	429a      	cmp	r2, r3
 80090ee:	db15      	blt.n	800911c <_printf_float+0x344>
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	07da      	lsls	r2, r3, #31
 80090f4:	d412      	bmi.n	800911c <_printf_float+0x344>
 80090f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090f8:	9a06      	ldr	r2, [sp, #24]
 80090fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090fc:	1a9a      	subs	r2, r3, r2
 80090fe:	eba3 0a01 	sub.w	sl, r3, r1
 8009102:	4592      	cmp	sl, r2
 8009104:	bfa8      	it	ge
 8009106:	4692      	movge	sl, r2
 8009108:	f1ba 0f00 	cmp.w	sl, #0
 800910c:	dc0e      	bgt.n	800912c <_printf_float+0x354>
 800910e:	f04f 0800 	mov.w	r8, #0
 8009112:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009116:	f104 091a 	add.w	r9, r4, #26
 800911a:	e019      	b.n	8009150 <_printf_float+0x378>
 800911c:	9b05      	ldr	r3, [sp, #20]
 800911e:	465a      	mov	r2, fp
 8009120:	4631      	mov	r1, r6
 8009122:	4628      	mov	r0, r5
 8009124:	47b8      	blx	r7
 8009126:	3001      	adds	r0, #1
 8009128:	d1e5      	bne.n	80090f6 <_printf_float+0x31e>
 800912a:	e6a3      	b.n	8008e74 <_printf_float+0x9c>
 800912c:	4653      	mov	r3, sl
 800912e:	4642      	mov	r2, r8
 8009130:	4631      	mov	r1, r6
 8009132:	4628      	mov	r0, r5
 8009134:	47b8      	blx	r7
 8009136:	3001      	adds	r0, #1
 8009138:	d1e9      	bne.n	800910e <_printf_float+0x336>
 800913a:	e69b      	b.n	8008e74 <_printf_float+0x9c>
 800913c:	2301      	movs	r3, #1
 800913e:	464a      	mov	r2, r9
 8009140:	4631      	mov	r1, r6
 8009142:	4628      	mov	r0, r5
 8009144:	47b8      	blx	r7
 8009146:	3001      	adds	r0, #1
 8009148:	f43f ae94 	beq.w	8008e74 <_printf_float+0x9c>
 800914c:	f108 0801 	add.w	r8, r8, #1
 8009150:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009154:	1a9b      	subs	r3, r3, r2
 8009156:	eba3 030a 	sub.w	r3, r3, sl
 800915a:	4543      	cmp	r3, r8
 800915c:	dcee      	bgt.n	800913c <_printf_float+0x364>
 800915e:	e747      	b.n	8008ff0 <_printf_float+0x218>
 8009160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009162:	2a01      	cmp	r2, #1
 8009164:	dc01      	bgt.n	800916a <_printf_float+0x392>
 8009166:	07db      	lsls	r3, r3, #31
 8009168:	d539      	bpl.n	80091de <_printf_float+0x406>
 800916a:	2301      	movs	r3, #1
 800916c:	4642      	mov	r2, r8
 800916e:	4631      	mov	r1, r6
 8009170:	4628      	mov	r0, r5
 8009172:	47b8      	blx	r7
 8009174:	3001      	adds	r0, #1
 8009176:	f43f ae7d 	beq.w	8008e74 <_printf_float+0x9c>
 800917a:	9b05      	ldr	r3, [sp, #20]
 800917c:	465a      	mov	r2, fp
 800917e:	4631      	mov	r1, r6
 8009180:	4628      	mov	r0, r5
 8009182:	47b8      	blx	r7
 8009184:	3001      	adds	r0, #1
 8009186:	f108 0801 	add.w	r8, r8, #1
 800918a:	f43f ae73 	beq.w	8008e74 <_printf_float+0x9c>
 800918e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009194:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919c:	f103 33ff 	add.w	r3, r3, #4294967295
 80091a0:	d018      	beq.n	80091d4 <_printf_float+0x3fc>
 80091a2:	4642      	mov	r2, r8
 80091a4:	4631      	mov	r1, r6
 80091a6:	4628      	mov	r0, r5
 80091a8:	47b8      	blx	r7
 80091aa:	3001      	adds	r0, #1
 80091ac:	d10e      	bne.n	80091cc <_printf_float+0x3f4>
 80091ae:	e661      	b.n	8008e74 <_printf_float+0x9c>
 80091b0:	2301      	movs	r3, #1
 80091b2:	464a      	mov	r2, r9
 80091b4:	4631      	mov	r1, r6
 80091b6:	4628      	mov	r0, r5
 80091b8:	47b8      	blx	r7
 80091ba:	3001      	adds	r0, #1
 80091bc:	f43f ae5a 	beq.w	8008e74 <_printf_float+0x9c>
 80091c0:	f108 0801 	add.w	r8, r8, #1
 80091c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c6:	3b01      	subs	r3, #1
 80091c8:	4543      	cmp	r3, r8
 80091ca:	dcf1      	bgt.n	80091b0 <_printf_float+0x3d8>
 80091cc:	4653      	mov	r3, sl
 80091ce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80091d2:	e6dd      	b.n	8008f90 <_printf_float+0x1b8>
 80091d4:	f04f 0800 	mov.w	r8, #0
 80091d8:	f104 091a 	add.w	r9, r4, #26
 80091dc:	e7f2      	b.n	80091c4 <_printf_float+0x3ec>
 80091de:	2301      	movs	r3, #1
 80091e0:	e7df      	b.n	80091a2 <_printf_float+0x3ca>
 80091e2:	2301      	movs	r3, #1
 80091e4:	464a      	mov	r2, r9
 80091e6:	4631      	mov	r1, r6
 80091e8:	4628      	mov	r0, r5
 80091ea:	47b8      	blx	r7
 80091ec:	3001      	adds	r0, #1
 80091ee:	f43f ae41 	beq.w	8008e74 <_printf_float+0x9c>
 80091f2:	f108 0801 	add.w	r8, r8, #1
 80091f6:	68e3      	ldr	r3, [r4, #12]
 80091f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091fa:	1a9b      	subs	r3, r3, r2
 80091fc:	4543      	cmp	r3, r8
 80091fe:	dcf0      	bgt.n	80091e2 <_printf_float+0x40a>
 8009200:	e6fa      	b.n	8008ff8 <_printf_float+0x220>
 8009202:	f04f 0800 	mov.w	r8, #0
 8009206:	f104 0919 	add.w	r9, r4, #25
 800920a:	e7f4      	b.n	80091f6 <_printf_float+0x41e>
 800920c:	2900      	cmp	r1, #0
 800920e:	f43f ae8a 	beq.w	8008f26 <_printf_float+0x14e>
 8009212:	f04f 0c00 	mov.w	ip, #0
 8009216:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800921a:	e9cd 0900 	strd	r0, r9, [sp]
 800921e:	6022      	str	r2, [r4, #0]
 8009220:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009224:	4628      	mov	r0, r5
 8009226:	f7ff fd50 	bl	8008cca <__cvt>
 800922a:	4680      	mov	r8, r0
 800922c:	e64a      	b.n	8008ec4 <_printf_float+0xec>
 800922e:	bf00      	nop

08009230 <_printf_common>:
 8009230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009234:	4691      	mov	r9, r2
 8009236:	461f      	mov	r7, r3
 8009238:	688a      	ldr	r2, [r1, #8]
 800923a:	690b      	ldr	r3, [r1, #16]
 800923c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009240:	4293      	cmp	r3, r2
 8009242:	bfb8      	it	lt
 8009244:	4613      	movlt	r3, r2
 8009246:	f8c9 3000 	str.w	r3, [r9]
 800924a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800924e:	4606      	mov	r6, r0
 8009250:	460c      	mov	r4, r1
 8009252:	b112      	cbz	r2, 800925a <_printf_common+0x2a>
 8009254:	3301      	adds	r3, #1
 8009256:	f8c9 3000 	str.w	r3, [r9]
 800925a:	6823      	ldr	r3, [r4, #0]
 800925c:	0699      	lsls	r1, r3, #26
 800925e:	bf42      	ittt	mi
 8009260:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009264:	3302      	addmi	r3, #2
 8009266:	f8c9 3000 	strmi.w	r3, [r9]
 800926a:	6825      	ldr	r5, [r4, #0]
 800926c:	f015 0506 	ands.w	r5, r5, #6
 8009270:	d107      	bne.n	8009282 <_printf_common+0x52>
 8009272:	f104 0a19 	add.w	sl, r4, #25
 8009276:	68e3      	ldr	r3, [r4, #12]
 8009278:	f8d9 2000 	ldr.w	r2, [r9]
 800927c:	1a9b      	subs	r3, r3, r2
 800927e:	42ab      	cmp	r3, r5
 8009280:	dc28      	bgt.n	80092d4 <_printf_common+0xa4>
 8009282:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	3300      	adds	r3, #0
 800928a:	bf18      	it	ne
 800928c:	2301      	movne	r3, #1
 800928e:	0692      	lsls	r2, r2, #26
 8009290:	d42d      	bmi.n	80092ee <_printf_common+0xbe>
 8009292:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009296:	4639      	mov	r1, r7
 8009298:	4630      	mov	r0, r6
 800929a:	47c0      	blx	r8
 800929c:	3001      	adds	r0, #1
 800929e:	d020      	beq.n	80092e2 <_printf_common+0xb2>
 80092a0:	6823      	ldr	r3, [r4, #0]
 80092a2:	68e5      	ldr	r5, [r4, #12]
 80092a4:	f8d9 2000 	ldr.w	r2, [r9]
 80092a8:	f003 0306 	and.w	r3, r3, #6
 80092ac:	2b04      	cmp	r3, #4
 80092ae:	bf08      	it	eq
 80092b0:	1aad      	subeq	r5, r5, r2
 80092b2:	68a3      	ldr	r3, [r4, #8]
 80092b4:	6922      	ldr	r2, [r4, #16]
 80092b6:	bf0c      	ite	eq
 80092b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092bc:	2500      	movne	r5, #0
 80092be:	4293      	cmp	r3, r2
 80092c0:	bfc4      	itt	gt
 80092c2:	1a9b      	subgt	r3, r3, r2
 80092c4:	18ed      	addgt	r5, r5, r3
 80092c6:	f04f 0900 	mov.w	r9, #0
 80092ca:	341a      	adds	r4, #26
 80092cc:	454d      	cmp	r5, r9
 80092ce:	d11a      	bne.n	8009306 <_printf_common+0xd6>
 80092d0:	2000      	movs	r0, #0
 80092d2:	e008      	b.n	80092e6 <_printf_common+0xb6>
 80092d4:	2301      	movs	r3, #1
 80092d6:	4652      	mov	r2, sl
 80092d8:	4639      	mov	r1, r7
 80092da:	4630      	mov	r0, r6
 80092dc:	47c0      	blx	r8
 80092de:	3001      	adds	r0, #1
 80092e0:	d103      	bne.n	80092ea <_printf_common+0xba>
 80092e2:	f04f 30ff 	mov.w	r0, #4294967295
 80092e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ea:	3501      	adds	r5, #1
 80092ec:	e7c3      	b.n	8009276 <_printf_common+0x46>
 80092ee:	18e1      	adds	r1, r4, r3
 80092f0:	1c5a      	adds	r2, r3, #1
 80092f2:	2030      	movs	r0, #48	; 0x30
 80092f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092f8:	4422      	add	r2, r4
 80092fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009302:	3302      	adds	r3, #2
 8009304:	e7c5      	b.n	8009292 <_printf_common+0x62>
 8009306:	2301      	movs	r3, #1
 8009308:	4622      	mov	r2, r4
 800930a:	4639      	mov	r1, r7
 800930c:	4630      	mov	r0, r6
 800930e:	47c0      	blx	r8
 8009310:	3001      	adds	r0, #1
 8009312:	d0e6      	beq.n	80092e2 <_printf_common+0xb2>
 8009314:	f109 0901 	add.w	r9, r9, #1
 8009318:	e7d8      	b.n	80092cc <_printf_common+0x9c>
	...

0800931c <_printf_i>:
 800931c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009320:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009324:	460c      	mov	r4, r1
 8009326:	7e09      	ldrb	r1, [r1, #24]
 8009328:	b085      	sub	sp, #20
 800932a:	296e      	cmp	r1, #110	; 0x6e
 800932c:	4617      	mov	r7, r2
 800932e:	4606      	mov	r6, r0
 8009330:	4698      	mov	r8, r3
 8009332:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009334:	f000 80b3 	beq.w	800949e <_printf_i+0x182>
 8009338:	d822      	bhi.n	8009380 <_printf_i+0x64>
 800933a:	2963      	cmp	r1, #99	; 0x63
 800933c:	d036      	beq.n	80093ac <_printf_i+0x90>
 800933e:	d80a      	bhi.n	8009356 <_printf_i+0x3a>
 8009340:	2900      	cmp	r1, #0
 8009342:	f000 80b9 	beq.w	80094b8 <_printf_i+0x19c>
 8009346:	2958      	cmp	r1, #88	; 0x58
 8009348:	f000 8083 	beq.w	8009452 <_printf_i+0x136>
 800934c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009350:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009354:	e032      	b.n	80093bc <_printf_i+0xa0>
 8009356:	2964      	cmp	r1, #100	; 0x64
 8009358:	d001      	beq.n	800935e <_printf_i+0x42>
 800935a:	2969      	cmp	r1, #105	; 0x69
 800935c:	d1f6      	bne.n	800934c <_printf_i+0x30>
 800935e:	6820      	ldr	r0, [r4, #0]
 8009360:	6813      	ldr	r3, [r2, #0]
 8009362:	0605      	lsls	r5, r0, #24
 8009364:	f103 0104 	add.w	r1, r3, #4
 8009368:	d52a      	bpl.n	80093c0 <_printf_i+0xa4>
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	6011      	str	r1, [r2, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	da03      	bge.n	800937a <_printf_i+0x5e>
 8009372:	222d      	movs	r2, #45	; 0x2d
 8009374:	425b      	negs	r3, r3
 8009376:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800937a:	486f      	ldr	r0, [pc, #444]	; (8009538 <_printf_i+0x21c>)
 800937c:	220a      	movs	r2, #10
 800937e:	e039      	b.n	80093f4 <_printf_i+0xd8>
 8009380:	2973      	cmp	r1, #115	; 0x73
 8009382:	f000 809d 	beq.w	80094c0 <_printf_i+0x1a4>
 8009386:	d808      	bhi.n	800939a <_printf_i+0x7e>
 8009388:	296f      	cmp	r1, #111	; 0x6f
 800938a:	d020      	beq.n	80093ce <_printf_i+0xb2>
 800938c:	2970      	cmp	r1, #112	; 0x70
 800938e:	d1dd      	bne.n	800934c <_printf_i+0x30>
 8009390:	6823      	ldr	r3, [r4, #0]
 8009392:	f043 0320 	orr.w	r3, r3, #32
 8009396:	6023      	str	r3, [r4, #0]
 8009398:	e003      	b.n	80093a2 <_printf_i+0x86>
 800939a:	2975      	cmp	r1, #117	; 0x75
 800939c:	d017      	beq.n	80093ce <_printf_i+0xb2>
 800939e:	2978      	cmp	r1, #120	; 0x78
 80093a0:	d1d4      	bne.n	800934c <_printf_i+0x30>
 80093a2:	2378      	movs	r3, #120	; 0x78
 80093a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093a8:	4864      	ldr	r0, [pc, #400]	; (800953c <_printf_i+0x220>)
 80093aa:	e055      	b.n	8009458 <_printf_i+0x13c>
 80093ac:	6813      	ldr	r3, [r2, #0]
 80093ae:	1d19      	adds	r1, r3, #4
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	6011      	str	r1, [r2, #0]
 80093b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093bc:	2301      	movs	r3, #1
 80093be:	e08c      	b.n	80094da <_printf_i+0x1be>
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	6011      	str	r1, [r2, #0]
 80093c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80093c8:	bf18      	it	ne
 80093ca:	b21b      	sxthne	r3, r3
 80093cc:	e7cf      	b.n	800936e <_printf_i+0x52>
 80093ce:	6813      	ldr	r3, [r2, #0]
 80093d0:	6825      	ldr	r5, [r4, #0]
 80093d2:	1d18      	adds	r0, r3, #4
 80093d4:	6010      	str	r0, [r2, #0]
 80093d6:	0628      	lsls	r0, r5, #24
 80093d8:	d501      	bpl.n	80093de <_printf_i+0xc2>
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	e002      	b.n	80093e4 <_printf_i+0xc8>
 80093de:	0668      	lsls	r0, r5, #25
 80093e0:	d5fb      	bpl.n	80093da <_printf_i+0xbe>
 80093e2:	881b      	ldrh	r3, [r3, #0]
 80093e4:	4854      	ldr	r0, [pc, #336]	; (8009538 <_printf_i+0x21c>)
 80093e6:	296f      	cmp	r1, #111	; 0x6f
 80093e8:	bf14      	ite	ne
 80093ea:	220a      	movne	r2, #10
 80093ec:	2208      	moveq	r2, #8
 80093ee:	2100      	movs	r1, #0
 80093f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093f4:	6865      	ldr	r5, [r4, #4]
 80093f6:	60a5      	str	r5, [r4, #8]
 80093f8:	2d00      	cmp	r5, #0
 80093fa:	f2c0 8095 	blt.w	8009528 <_printf_i+0x20c>
 80093fe:	6821      	ldr	r1, [r4, #0]
 8009400:	f021 0104 	bic.w	r1, r1, #4
 8009404:	6021      	str	r1, [r4, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d13d      	bne.n	8009486 <_printf_i+0x16a>
 800940a:	2d00      	cmp	r5, #0
 800940c:	f040 808e 	bne.w	800952c <_printf_i+0x210>
 8009410:	4665      	mov	r5, ip
 8009412:	2a08      	cmp	r2, #8
 8009414:	d10b      	bne.n	800942e <_printf_i+0x112>
 8009416:	6823      	ldr	r3, [r4, #0]
 8009418:	07db      	lsls	r3, r3, #31
 800941a:	d508      	bpl.n	800942e <_printf_i+0x112>
 800941c:	6923      	ldr	r3, [r4, #16]
 800941e:	6862      	ldr	r2, [r4, #4]
 8009420:	429a      	cmp	r2, r3
 8009422:	bfde      	ittt	le
 8009424:	2330      	movle	r3, #48	; 0x30
 8009426:	f805 3c01 	strble.w	r3, [r5, #-1]
 800942a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800942e:	ebac 0305 	sub.w	r3, ip, r5
 8009432:	6123      	str	r3, [r4, #16]
 8009434:	f8cd 8000 	str.w	r8, [sp]
 8009438:	463b      	mov	r3, r7
 800943a:	aa03      	add	r2, sp, #12
 800943c:	4621      	mov	r1, r4
 800943e:	4630      	mov	r0, r6
 8009440:	f7ff fef6 	bl	8009230 <_printf_common>
 8009444:	3001      	adds	r0, #1
 8009446:	d14d      	bne.n	80094e4 <_printf_i+0x1c8>
 8009448:	f04f 30ff 	mov.w	r0, #4294967295
 800944c:	b005      	add	sp, #20
 800944e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009452:	4839      	ldr	r0, [pc, #228]	; (8009538 <_printf_i+0x21c>)
 8009454:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009458:	6813      	ldr	r3, [r2, #0]
 800945a:	6821      	ldr	r1, [r4, #0]
 800945c:	1d1d      	adds	r5, r3, #4
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	6015      	str	r5, [r2, #0]
 8009462:	060a      	lsls	r2, r1, #24
 8009464:	d50b      	bpl.n	800947e <_printf_i+0x162>
 8009466:	07ca      	lsls	r2, r1, #31
 8009468:	bf44      	itt	mi
 800946a:	f041 0120 	orrmi.w	r1, r1, #32
 800946e:	6021      	strmi	r1, [r4, #0]
 8009470:	b91b      	cbnz	r3, 800947a <_printf_i+0x15e>
 8009472:	6822      	ldr	r2, [r4, #0]
 8009474:	f022 0220 	bic.w	r2, r2, #32
 8009478:	6022      	str	r2, [r4, #0]
 800947a:	2210      	movs	r2, #16
 800947c:	e7b7      	b.n	80093ee <_printf_i+0xd2>
 800947e:	064d      	lsls	r5, r1, #25
 8009480:	bf48      	it	mi
 8009482:	b29b      	uxthmi	r3, r3
 8009484:	e7ef      	b.n	8009466 <_printf_i+0x14a>
 8009486:	4665      	mov	r5, ip
 8009488:	fbb3 f1f2 	udiv	r1, r3, r2
 800948c:	fb02 3311 	mls	r3, r2, r1, r3
 8009490:	5cc3      	ldrb	r3, [r0, r3]
 8009492:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009496:	460b      	mov	r3, r1
 8009498:	2900      	cmp	r1, #0
 800949a:	d1f5      	bne.n	8009488 <_printf_i+0x16c>
 800949c:	e7b9      	b.n	8009412 <_printf_i+0xf6>
 800949e:	6813      	ldr	r3, [r2, #0]
 80094a0:	6825      	ldr	r5, [r4, #0]
 80094a2:	6961      	ldr	r1, [r4, #20]
 80094a4:	1d18      	adds	r0, r3, #4
 80094a6:	6010      	str	r0, [r2, #0]
 80094a8:	0628      	lsls	r0, r5, #24
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	d501      	bpl.n	80094b2 <_printf_i+0x196>
 80094ae:	6019      	str	r1, [r3, #0]
 80094b0:	e002      	b.n	80094b8 <_printf_i+0x19c>
 80094b2:	066a      	lsls	r2, r5, #25
 80094b4:	d5fb      	bpl.n	80094ae <_printf_i+0x192>
 80094b6:	8019      	strh	r1, [r3, #0]
 80094b8:	2300      	movs	r3, #0
 80094ba:	6123      	str	r3, [r4, #16]
 80094bc:	4665      	mov	r5, ip
 80094be:	e7b9      	b.n	8009434 <_printf_i+0x118>
 80094c0:	6813      	ldr	r3, [r2, #0]
 80094c2:	1d19      	adds	r1, r3, #4
 80094c4:	6011      	str	r1, [r2, #0]
 80094c6:	681d      	ldr	r5, [r3, #0]
 80094c8:	6862      	ldr	r2, [r4, #4]
 80094ca:	2100      	movs	r1, #0
 80094cc:	4628      	mov	r0, r5
 80094ce:	f7f6 febf 	bl	8000250 <memchr>
 80094d2:	b108      	cbz	r0, 80094d8 <_printf_i+0x1bc>
 80094d4:	1b40      	subs	r0, r0, r5
 80094d6:	6060      	str	r0, [r4, #4]
 80094d8:	6863      	ldr	r3, [r4, #4]
 80094da:	6123      	str	r3, [r4, #16]
 80094dc:	2300      	movs	r3, #0
 80094de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094e2:	e7a7      	b.n	8009434 <_printf_i+0x118>
 80094e4:	6923      	ldr	r3, [r4, #16]
 80094e6:	462a      	mov	r2, r5
 80094e8:	4639      	mov	r1, r7
 80094ea:	4630      	mov	r0, r6
 80094ec:	47c0      	blx	r8
 80094ee:	3001      	adds	r0, #1
 80094f0:	d0aa      	beq.n	8009448 <_printf_i+0x12c>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	079b      	lsls	r3, r3, #30
 80094f6:	d413      	bmi.n	8009520 <_printf_i+0x204>
 80094f8:	68e0      	ldr	r0, [r4, #12]
 80094fa:	9b03      	ldr	r3, [sp, #12]
 80094fc:	4298      	cmp	r0, r3
 80094fe:	bfb8      	it	lt
 8009500:	4618      	movlt	r0, r3
 8009502:	e7a3      	b.n	800944c <_printf_i+0x130>
 8009504:	2301      	movs	r3, #1
 8009506:	464a      	mov	r2, r9
 8009508:	4639      	mov	r1, r7
 800950a:	4630      	mov	r0, r6
 800950c:	47c0      	blx	r8
 800950e:	3001      	adds	r0, #1
 8009510:	d09a      	beq.n	8009448 <_printf_i+0x12c>
 8009512:	3501      	adds	r5, #1
 8009514:	68e3      	ldr	r3, [r4, #12]
 8009516:	9a03      	ldr	r2, [sp, #12]
 8009518:	1a9b      	subs	r3, r3, r2
 800951a:	42ab      	cmp	r3, r5
 800951c:	dcf2      	bgt.n	8009504 <_printf_i+0x1e8>
 800951e:	e7eb      	b.n	80094f8 <_printf_i+0x1dc>
 8009520:	2500      	movs	r5, #0
 8009522:	f104 0919 	add.w	r9, r4, #25
 8009526:	e7f5      	b.n	8009514 <_printf_i+0x1f8>
 8009528:	2b00      	cmp	r3, #0
 800952a:	d1ac      	bne.n	8009486 <_printf_i+0x16a>
 800952c:	7803      	ldrb	r3, [r0, #0]
 800952e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009532:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009536:	e76c      	b.n	8009412 <_printf_i+0xf6>
 8009538:	0800b546 	.word	0x0800b546
 800953c:	0800b557 	.word	0x0800b557

08009540 <iprintf>:
 8009540:	b40f      	push	{r0, r1, r2, r3}
 8009542:	4b0a      	ldr	r3, [pc, #40]	; (800956c <iprintf+0x2c>)
 8009544:	b513      	push	{r0, r1, r4, lr}
 8009546:	681c      	ldr	r4, [r3, #0]
 8009548:	b124      	cbz	r4, 8009554 <iprintf+0x14>
 800954a:	69a3      	ldr	r3, [r4, #24]
 800954c:	b913      	cbnz	r3, 8009554 <iprintf+0x14>
 800954e:	4620      	mov	r0, r4
 8009550:	f000 fffa 	bl	800a548 <__sinit>
 8009554:	ab05      	add	r3, sp, #20
 8009556:	9a04      	ldr	r2, [sp, #16]
 8009558:	68a1      	ldr	r1, [r4, #8]
 800955a:	9301      	str	r3, [sp, #4]
 800955c:	4620      	mov	r0, r4
 800955e:	f001 fcb3 	bl	800aec8 <_vfiprintf_r>
 8009562:	b002      	add	sp, #8
 8009564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009568:	b004      	add	sp, #16
 800956a:	4770      	bx	lr
 800956c:	20000020 	.word	0x20000020

08009570 <_puts_r>:
 8009570:	b570      	push	{r4, r5, r6, lr}
 8009572:	460e      	mov	r6, r1
 8009574:	4605      	mov	r5, r0
 8009576:	b118      	cbz	r0, 8009580 <_puts_r+0x10>
 8009578:	6983      	ldr	r3, [r0, #24]
 800957a:	b90b      	cbnz	r3, 8009580 <_puts_r+0x10>
 800957c:	f000 ffe4 	bl	800a548 <__sinit>
 8009580:	69ab      	ldr	r3, [r5, #24]
 8009582:	68ac      	ldr	r4, [r5, #8]
 8009584:	b913      	cbnz	r3, 800958c <_puts_r+0x1c>
 8009586:	4628      	mov	r0, r5
 8009588:	f000 ffde 	bl	800a548 <__sinit>
 800958c:	4b23      	ldr	r3, [pc, #140]	; (800961c <_puts_r+0xac>)
 800958e:	429c      	cmp	r4, r3
 8009590:	d117      	bne.n	80095c2 <_puts_r+0x52>
 8009592:	686c      	ldr	r4, [r5, #4]
 8009594:	89a3      	ldrh	r3, [r4, #12]
 8009596:	071b      	lsls	r3, r3, #28
 8009598:	d51d      	bpl.n	80095d6 <_puts_r+0x66>
 800959a:	6923      	ldr	r3, [r4, #16]
 800959c:	b1db      	cbz	r3, 80095d6 <_puts_r+0x66>
 800959e:	3e01      	subs	r6, #1
 80095a0:	68a3      	ldr	r3, [r4, #8]
 80095a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095a6:	3b01      	subs	r3, #1
 80095a8:	60a3      	str	r3, [r4, #8]
 80095aa:	b9e9      	cbnz	r1, 80095e8 <_puts_r+0x78>
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	da2e      	bge.n	800960e <_puts_r+0x9e>
 80095b0:	4622      	mov	r2, r4
 80095b2:	210a      	movs	r1, #10
 80095b4:	4628      	mov	r0, r5
 80095b6:	f000 f83f 	bl	8009638 <__swbuf_r>
 80095ba:	3001      	adds	r0, #1
 80095bc:	d011      	beq.n	80095e2 <_puts_r+0x72>
 80095be:	200a      	movs	r0, #10
 80095c0:	e011      	b.n	80095e6 <_puts_r+0x76>
 80095c2:	4b17      	ldr	r3, [pc, #92]	; (8009620 <_puts_r+0xb0>)
 80095c4:	429c      	cmp	r4, r3
 80095c6:	d101      	bne.n	80095cc <_puts_r+0x5c>
 80095c8:	68ac      	ldr	r4, [r5, #8]
 80095ca:	e7e3      	b.n	8009594 <_puts_r+0x24>
 80095cc:	4b15      	ldr	r3, [pc, #84]	; (8009624 <_puts_r+0xb4>)
 80095ce:	429c      	cmp	r4, r3
 80095d0:	bf08      	it	eq
 80095d2:	68ec      	ldreq	r4, [r5, #12]
 80095d4:	e7de      	b.n	8009594 <_puts_r+0x24>
 80095d6:	4621      	mov	r1, r4
 80095d8:	4628      	mov	r0, r5
 80095da:	f000 f87f 	bl	80096dc <__swsetup_r>
 80095de:	2800      	cmp	r0, #0
 80095e0:	d0dd      	beq.n	800959e <_puts_r+0x2e>
 80095e2:	f04f 30ff 	mov.w	r0, #4294967295
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	da04      	bge.n	80095f6 <_puts_r+0x86>
 80095ec:	69a2      	ldr	r2, [r4, #24]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	dc06      	bgt.n	8009600 <_puts_r+0x90>
 80095f2:	290a      	cmp	r1, #10
 80095f4:	d004      	beq.n	8009600 <_puts_r+0x90>
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	1c5a      	adds	r2, r3, #1
 80095fa:	6022      	str	r2, [r4, #0]
 80095fc:	7019      	strb	r1, [r3, #0]
 80095fe:	e7cf      	b.n	80095a0 <_puts_r+0x30>
 8009600:	4622      	mov	r2, r4
 8009602:	4628      	mov	r0, r5
 8009604:	f000 f818 	bl	8009638 <__swbuf_r>
 8009608:	3001      	adds	r0, #1
 800960a:	d1c9      	bne.n	80095a0 <_puts_r+0x30>
 800960c:	e7e9      	b.n	80095e2 <_puts_r+0x72>
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	200a      	movs	r0, #10
 8009612:	1c5a      	adds	r2, r3, #1
 8009614:	6022      	str	r2, [r4, #0]
 8009616:	7018      	strb	r0, [r3, #0]
 8009618:	e7e5      	b.n	80095e6 <_puts_r+0x76>
 800961a:	bf00      	nop
 800961c:	0800b598 	.word	0x0800b598
 8009620:	0800b5b8 	.word	0x0800b5b8
 8009624:	0800b578 	.word	0x0800b578

08009628 <puts>:
 8009628:	4b02      	ldr	r3, [pc, #8]	; (8009634 <puts+0xc>)
 800962a:	4601      	mov	r1, r0
 800962c:	6818      	ldr	r0, [r3, #0]
 800962e:	f7ff bf9f 	b.w	8009570 <_puts_r>
 8009632:	bf00      	nop
 8009634:	20000020 	.word	0x20000020

08009638 <__swbuf_r>:
 8009638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800963a:	460e      	mov	r6, r1
 800963c:	4614      	mov	r4, r2
 800963e:	4605      	mov	r5, r0
 8009640:	b118      	cbz	r0, 800964a <__swbuf_r+0x12>
 8009642:	6983      	ldr	r3, [r0, #24]
 8009644:	b90b      	cbnz	r3, 800964a <__swbuf_r+0x12>
 8009646:	f000 ff7f 	bl	800a548 <__sinit>
 800964a:	4b21      	ldr	r3, [pc, #132]	; (80096d0 <__swbuf_r+0x98>)
 800964c:	429c      	cmp	r4, r3
 800964e:	d12a      	bne.n	80096a6 <__swbuf_r+0x6e>
 8009650:	686c      	ldr	r4, [r5, #4]
 8009652:	69a3      	ldr	r3, [r4, #24]
 8009654:	60a3      	str	r3, [r4, #8]
 8009656:	89a3      	ldrh	r3, [r4, #12]
 8009658:	071a      	lsls	r2, r3, #28
 800965a:	d52e      	bpl.n	80096ba <__swbuf_r+0x82>
 800965c:	6923      	ldr	r3, [r4, #16]
 800965e:	b363      	cbz	r3, 80096ba <__swbuf_r+0x82>
 8009660:	6923      	ldr	r3, [r4, #16]
 8009662:	6820      	ldr	r0, [r4, #0]
 8009664:	1ac0      	subs	r0, r0, r3
 8009666:	6963      	ldr	r3, [r4, #20]
 8009668:	b2f6      	uxtb	r6, r6
 800966a:	4283      	cmp	r3, r0
 800966c:	4637      	mov	r7, r6
 800966e:	dc04      	bgt.n	800967a <__swbuf_r+0x42>
 8009670:	4621      	mov	r1, r4
 8009672:	4628      	mov	r0, r5
 8009674:	f000 fefe 	bl	800a474 <_fflush_r>
 8009678:	bb28      	cbnz	r0, 80096c6 <__swbuf_r+0x8e>
 800967a:	68a3      	ldr	r3, [r4, #8]
 800967c:	3b01      	subs	r3, #1
 800967e:	60a3      	str	r3, [r4, #8]
 8009680:	6823      	ldr	r3, [r4, #0]
 8009682:	1c5a      	adds	r2, r3, #1
 8009684:	6022      	str	r2, [r4, #0]
 8009686:	701e      	strb	r6, [r3, #0]
 8009688:	6963      	ldr	r3, [r4, #20]
 800968a:	3001      	adds	r0, #1
 800968c:	4283      	cmp	r3, r0
 800968e:	d004      	beq.n	800969a <__swbuf_r+0x62>
 8009690:	89a3      	ldrh	r3, [r4, #12]
 8009692:	07db      	lsls	r3, r3, #31
 8009694:	d519      	bpl.n	80096ca <__swbuf_r+0x92>
 8009696:	2e0a      	cmp	r6, #10
 8009698:	d117      	bne.n	80096ca <__swbuf_r+0x92>
 800969a:	4621      	mov	r1, r4
 800969c:	4628      	mov	r0, r5
 800969e:	f000 fee9 	bl	800a474 <_fflush_r>
 80096a2:	b190      	cbz	r0, 80096ca <__swbuf_r+0x92>
 80096a4:	e00f      	b.n	80096c6 <__swbuf_r+0x8e>
 80096a6:	4b0b      	ldr	r3, [pc, #44]	; (80096d4 <__swbuf_r+0x9c>)
 80096a8:	429c      	cmp	r4, r3
 80096aa:	d101      	bne.n	80096b0 <__swbuf_r+0x78>
 80096ac:	68ac      	ldr	r4, [r5, #8]
 80096ae:	e7d0      	b.n	8009652 <__swbuf_r+0x1a>
 80096b0:	4b09      	ldr	r3, [pc, #36]	; (80096d8 <__swbuf_r+0xa0>)
 80096b2:	429c      	cmp	r4, r3
 80096b4:	bf08      	it	eq
 80096b6:	68ec      	ldreq	r4, [r5, #12]
 80096b8:	e7cb      	b.n	8009652 <__swbuf_r+0x1a>
 80096ba:	4621      	mov	r1, r4
 80096bc:	4628      	mov	r0, r5
 80096be:	f000 f80d 	bl	80096dc <__swsetup_r>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d0cc      	beq.n	8009660 <__swbuf_r+0x28>
 80096c6:	f04f 37ff 	mov.w	r7, #4294967295
 80096ca:	4638      	mov	r0, r7
 80096cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ce:	bf00      	nop
 80096d0:	0800b598 	.word	0x0800b598
 80096d4:	0800b5b8 	.word	0x0800b5b8
 80096d8:	0800b578 	.word	0x0800b578

080096dc <__swsetup_r>:
 80096dc:	4b32      	ldr	r3, [pc, #200]	; (80097a8 <__swsetup_r+0xcc>)
 80096de:	b570      	push	{r4, r5, r6, lr}
 80096e0:	681d      	ldr	r5, [r3, #0]
 80096e2:	4606      	mov	r6, r0
 80096e4:	460c      	mov	r4, r1
 80096e6:	b125      	cbz	r5, 80096f2 <__swsetup_r+0x16>
 80096e8:	69ab      	ldr	r3, [r5, #24]
 80096ea:	b913      	cbnz	r3, 80096f2 <__swsetup_r+0x16>
 80096ec:	4628      	mov	r0, r5
 80096ee:	f000 ff2b 	bl	800a548 <__sinit>
 80096f2:	4b2e      	ldr	r3, [pc, #184]	; (80097ac <__swsetup_r+0xd0>)
 80096f4:	429c      	cmp	r4, r3
 80096f6:	d10f      	bne.n	8009718 <__swsetup_r+0x3c>
 80096f8:	686c      	ldr	r4, [r5, #4]
 80096fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096fe:	b29a      	uxth	r2, r3
 8009700:	0715      	lsls	r5, r2, #28
 8009702:	d42c      	bmi.n	800975e <__swsetup_r+0x82>
 8009704:	06d0      	lsls	r0, r2, #27
 8009706:	d411      	bmi.n	800972c <__swsetup_r+0x50>
 8009708:	2209      	movs	r2, #9
 800970a:	6032      	str	r2, [r6, #0]
 800970c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009710:	81a3      	strh	r3, [r4, #12]
 8009712:	f04f 30ff 	mov.w	r0, #4294967295
 8009716:	e03e      	b.n	8009796 <__swsetup_r+0xba>
 8009718:	4b25      	ldr	r3, [pc, #148]	; (80097b0 <__swsetup_r+0xd4>)
 800971a:	429c      	cmp	r4, r3
 800971c:	d101      	bne.n	8009722 <__swsetup_r+0x46>
 800971e:	68ac      	ldr	r4, [r5, #8]
 8009720:	e7eb      	b.n	80096fa <__swsetup_r+0x1e>
 8009722:	4b24      	ldr	r3, [pc, #144]	; (80097b4 <__swsetup_r+0xd8>)
 8009724:	429c      	cmp	r4, r3
 8009726:	bf08      	it	eq
 8009728:	68ec      	ldreq	r4, [r5, #12]
 800972a:	e7e6      	b.n	80096fa <__swsetup_r+0x1e>
 800972c:	0751      	lsls	r1, r2, #29
 800972e:	d512      	bpl.n	8009756 <__swsetup_r+0x7a>
 8009730:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009732:	b141      	cbz	r1, 8009746 <__swsetup_r+0x6a>
 8009734:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009738:	4299      	cmp	r1, r3
 800973a:	d002      	beq.n	8009742 <__swsetup_r+0x66>
 800973c:	4630      	mov	r0, r6
 800973e:	f001 faf1 	bl	800ad24 <_free_r>
 8009742:	2300      	movs	r3, #0
 8009744:	6363      	str	r3, [r4, #52]	; 0x34
 8009746:	89a3      	ldrh	r3, [r4, #12]
 8009748:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800974c:	81a3      	strh	r3, [r4, #12]
 800974e:	2300      	movs	r3, #0
 8009750:	6063      	str	r3, [r4, #4]
 8009752:	6923      	ldr	r3, [r4, #16]
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	89a3      	ldrh	r3, [r4, #12]
 8009758:	f043 0308 	orr.w	r3, r3, #8
 800975c:	81a3      	strh	r3, [r4, #12]
 800975e:	6923      	ldr	r3, [r4, #16]
 8009760:	b94b      	cbnz	r3, 8009776 <__swsetup_r+0x9a>
 8009762:	89a3      	ldrh	r3, [r4, #12]
 8009764:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009768:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800976c:	d003      	beq.n	8009776 <__swsetup_r+0x9a>
 800976e:	4621      	mov	r1, r4
 8009770:	4630      	mov	r0, r6
 8009772:	f000 ffa5 	bl	800a6c0 <__smakebuf_r>
 8009776:	89a2      	ldrh	r2, [r4, #12]
 8009778:	f012 0301 	ands.w	r3, r2, #1
 800977c:	d00c      	beq.n	8009798 <__swsetup_r+0xbc>
 800977e:	2300      	movs	r3, #0
 8009780:	60a3      	str	r3, [r4, #8]
 8009782:	6963      	ldr	r3, [r4, #20]
 8009784:	425b      	negs	r3, r3
 8009786:	61a3      	str	r3, [r4, #24]
 8009788:	6923      	ldr	r3, [r4, #16]
 800978a:	b953      	cbnz	r3, 80097a2 <__swsetup_r+0xc6>
 800978c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009790:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009794:	d1ba      	bne.n	800970c <__swsetup_r+0x30>
 8009796:	bd70      	pop	{r4, r5, r6, pc}
 8009798:	0792      	lsls	r2, r2, #30
 800979a:	bf58      	it	pl
 800979c:	6963      	ldrpl	r3, [r4, #20]
 800979e:	60a3      	str	r3, [r4, #8]
 80097a0:	e7f2      	b.n	8009788 <__swsetup_r+0xac>
 80097a2:	2000      	movs	r0, #0
 80097a4:	e7f7      	b.n	8009796 <__swsetup_r+0xba>
 80097a6:	bf00      	nop
 80097a8:	20000020 	.word	0x20000020
 80097ac:	0800b598 	.word	0x0800b598
 80097b0:	0800b5b8 	.word	0x0800b5b8
 80097b4:	0800b578 	.word	0x0800b578

080097b8 <quorem>:
 80097b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097bc:	6903      	ldr	r3, [r0, #16]
 80097be:	690c      	ldr	r4, [r1, #16]
 80097c0:	42a3      	cmp	r3, r4
 80097c2:	4680      	mov	r8, r0
 80097c4:	f2c0 8082 	blt.w	80098cc <quorem+0x114>
 80097c8:	3c01      	subs	r4, #1
 80097ca:	f101 0714 	add.w	r7, r1, #20
 80097ce:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80097d2:	f100 0614 	add.w	r6, r0, #20
 80097d6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80097da:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80097de:	eb06 030c 	add.w	r3, r6, ip
 80097e2:	3501      	adds	r5, #1
 80097e4:	eb07 090c 	add.w	r9, r7, ip
 80097e8:	9301      	str	r3, [sp, #4]
 80097ea:	fbb0 f5f5 	udiv	r5, r0, r5
 80097ee:	b395      	cbz	r5, 8009856 <quorem+0x9e>
 80097f0:	f04f 0a00 	mov.w	sl, #0
 80097f4:	4638      	mov	r0, r7
 80097f6:	46b6      	mov	lr, r6
 80097f8:	46d3      	mov	fp, sl
 80097fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80097fe:	b293      	uxth	r3, r2
 8009800:	fb05 a303 	mla	r3, r5, r3, sl
 8009804:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009808:	b29b      	uxth	r3, r3
 800980a:	ebab 0303 	sub.w	r3, fp, r3
 800980e:	0c12      	lsrs	r2, r2, #16
 8009810:	f8de b000 	ldr.w	fp, [lr]
 8009814:	fb05 a202 	mla	r2, r5, r2, sl
 8009818:	fa13 f38b 	uxtah	r3, r3, fp
 800981c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009820:	fa1f fb82 	uxth.w	fp, r2
 8009824:	f8de 2000 	ldr.w	r2, [lr]
 8009828:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800982c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009830:	b29b      	uxth	r3, r3
 8009832:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009836:	4581      	cmp	r9, r0
 8009838:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800983c:	f84e 3b04 	str.w	r3, [lr], #4
 8009840:	d2db      	bcs.n	80097fa <quorem+0x42>
 8009842:	f856 300c 	ldr.w	r3, [r6, ip]
 8009846:	b933      	cbnz	r3, 8009856 <quorem+0x9e>
 8009848:	9b01      	ldr	r3, [sp, #4]
 800984a:	3b04      	subs	r3, #4
 800984c:	429e      	cmp	r6, r3
 800984e:	461a      	mov	r2, r3
 8009850:	d330      	bcc.n	80098b4 <quorem+0xfc>
 8009852:	f8c8 4010 	str.w	r4, [r8, #16]
 8009856:	4640      	mov	r0, r8
 8009858:	f001 f990 	bl	800ab7c <__mcmp>
 800985c:	2800      	cmp	r0, #0
 800985e:	db25      	blt.n	80098ac <quorem+0xf4>
 8009860:	3501      	adds	r5, #1
 8009862:	4630      	mov	r0, r6
 8009864:	f04f 0c00 	mov.w	ip, #0
 8009868:	f857 2b04 	ldr.w	r2, [r7], #4
 800986c:	f8d0 e000 	ldr.w	lr, [r0]
 8009870:	b293      	uxth	r3, r2
 8009872:	ebac 0303 	sub.w	r3, ip, r3
 8009876:	0c12      	lsrs	r2, r2, #16
 8009878:	fa13 f38e 	uxtah	r3, r3, lr
 800987c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009880:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009884:	b29b      	uxth	r3, r3
 8009886:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800988a:	45b9      	cmp	r9, r7
 800988c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009890:	f840 3b04 	str.w	r3, [r0], #4
 8009894:	d2e8      	bcs.n	8009868 <quorem+0xb0>
 8009896:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800989a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800989e:	b92a      	cbnz	r2, 80098ac <quorem+0xf4>
 80098a0:	3b04      	subs	r3, #4
 80098a2:	429e      	cmp	r6, r3
 80098a4:	461a      	mov	r2, r3
 80098a6:	d30b      	bcc.n	80098c0 <quorem+0x108>
 80098a8:	f8c8 4010 	str.w	r4, [r8, #16]
 80098ac:	4628      	mov	r0, r5
 80098ae:	b003      	add	sp, #12
 80098b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b4:	6812      	ldr	r2, [r2, #0]
 80098b6:	3b04      	subs	r3, #4
 80098b8:	2a00      	cmp	r2, #0
 80098ba:	d1ca      	bne.n	8009852 <quorem+0x9a>
 80098bc:	3c01      	subs	r4, #1
 80098be:	e7c5      	b.n	800984c <quorem+0x94>
 80098c0:	6812      	ldr	r2, [r2, #0]
 80098c2:	3b04      	subs	r3, #4
 80098c4:	2a00      	cmp	r2, #0
 80098c6:	d1ef      	bne.n	80098a8 <quorem+0xf0>
 80098c8:	3c01      	subs	r4, #1
 80098ca:	e7ea      	b.n	80098a2 <quorem+0xea>
 80098cc:	2000      	movs	r0, #0
 80098ce:	e7ee      	b.n	80098ae <quorem+0xf6>

080098d0 <_dtoa_r>:
 80098d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d4:	ec57 6b10 	vmov	r6, r7, d0
 80098d8:	b095      	sub	sp, #84	; 0x54
 80098da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80098dc:	9108      	str	r1, [sp, #32]
 80098de:	4604      	mov	r4, r0
 80098e0:	920a      	str	r2, [sp, #40]	; 0x28
 80098e2:	9311      	str	r3, [sp, #68]	; 0x44
 80098e4:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80098e8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80098ec:	b93d      	cbnz	r5, 80098fe <_dtoa_r+0x2e>
 80098ee:	2010      	movs	r0, #16
 80098f0:	f000 ff26 	bl	800a740 <malloc>
 80098f4:	6260      	str	r0, [r4, #36]	; 0x24
 80098f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80098fa:	6005      	str	r5, [r0, #0]
 80098fc:	60c5      	str	r5, [r0, #12]
 80098fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009900:	6819      	ldr	r1, [r3, #0]
 8009902:	b151      	cbz	r1, 800991a <_dtoa_r+0x4a>
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	604a      	str	r2, [r1, #4]
 8009908:	2301      	movs	r3, #1
 800990a:	4093      	lsls	r3, r2
 800990c:	608b      	str	r3, [r1, #8]
 800990e:	4620      	mov	r0, r4
 8009910:	f000 ff52 	bl	800a7b8 <_Bfree>
 8009914:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009916:	2200      	movs	r2, #0
 8009918:	601a      	str	r2, [r3, #0]
 800991a:	1e3b      	subs	r3, r7, #0
 800991c:	bfb9      	ittee	lt
 800991e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009922:	9303      	strlt	r3, [sp, #12]
 8009924:	2300      	movge	r3, #0
 8009926:	f8c8 3000 	strge.w	r3, [r8]
 800992a:	9d03      	ldr	r5, [sp, #12]
 800992c:	4bac      	ldr	r3, [pc, #688]	; (8009be0 <_dtoa_r+0x310>)
 800992e:	bfbc      	itt	lt
 8009930:	2201      	movlt	r2, #1
 8009932:	f8c8 2000 	strlt.w	r2, [r8]
 8009936:	43ab      	bics	r3, r5
 8009938:	d11b      	bne.n	8009972 <_dtoa_r+0xa2>
 800993a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800993c:	f242 730f 	movw	r3, #9999	; 0x270f
 8009940:	6013      	str	r3, [r2, #0]
 8009942:	9b02      	ldr	r3, [sp, #8]
 8009944:	b923      	cbnz	r3, 8009950 <_dtoa_r+0x80>
 8009946:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800994a:	2d00      	cmp	r5, #0
 800994c:	f000 84dd 	beq.w	800a30a <_dtoa_r+0xa3a>
 8009950:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009952:	b953      	cbnz	r3, 800996a <_dtoa_r+0x9a>
 8009954:	4ba3      	ldr	r3, [pc, #652]	; (8009be4 <_dtoa_r+0x314>)
 8009956:	e020      	b.n	800999a <_dtoa_r+0xca>
 8009958:	4ba3      	ldr	r3, [pc, #652]	; (8009be8 <_dtoa_r+0x318>)
 800995a:	9304      	str	r3, [sp, #16]
 800995c:	3308      	adds	r3, #8
 800995e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009960:	6013      	str	r3, [r2, #0]
 8009962:	9804      	ldr	r0, [sp, #16]
 8009964:	b015      	add	sp, #84	; 0x54
 8009966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800996a:	4b9e      	ldr	r3, [pc, #632]	; (8009be4 <_dtoa_r+0x314>)
 800996c:	9304      	str	r3, [sp, #16]
 800996e:	3303      	adds	r3, #3
 8009970:	e7f5      	b.n	800995e <_dtoa_r+0x8e>
 8009972:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009976:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800997a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800997e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009982:	d10c      	bne.n	800999e <_dtoa_r+0xce>
 8009984:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009986:	2301      	movs	r3, #1
 8009988:	6013      	str	r3, [r2, #0]
 800998a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800998c:	2b00      	cmp	r3, #0
 800998e:	f000 84b9 	beq.w	800a304 <_dtoa_r+0xa34>
 8009992:	4b96      	ldr	r3, [pc, #600]	; (8009bec <_dtoa_r+0x31c>)
 8009994:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009996:	6013      	str	r3, [r2, #0]
 8009998:	3b01      	subs	r3, #1
 800999a:	9304      	str	r3, [sp, #16]
 800999c:	e7e1      	b.n	8009962 <_dtoa_r+0x92>
 800999e:	a913      	add	r1, sp, #76	; 0x4c
 80099a0:	aa12      	add	r2, sp, #72	; 0x48
 80099a2:	ed9d 0b04 	vldr	d0, [sp, #16]
 80099a6:	4620      	mov	r0, r4
 80099a8:	f001 f95f 	bl	800ac6a <__d2b>
 80099ac:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80099b0:	9001      	str	r0, [sp, #4]
 80099b2:	9912      	ldr	r1, [sp, #72]	; 0x48
 80099b4:	2e00      	cmp	r6, #0
 80099b6:	d046      	beq.n	8009a46 <_dtoa_r+0x176>
 80099b8:	9805      	ldr	r0, [sp, #20]
 80099ba:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80099be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099c2:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 80099c6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80099ca:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80099ce:	2700      	movs	r7, #0
 80099d0:	ee07 aa90 	vmov	s15, sl
 80099d4:	ec43 2b16 	vmov	d6, r2, r3
 80099d8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80099dc:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8009bc8 <_dtoa_r+0x2f8>
 80099e0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80099e4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80099e8:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8009bd0 <_dtoa_r+0x300>
 80099ec:	eea7 6b04 	vfma.f64	d6, d7, d4
 80099f0:	eeb0 7b46 	vmov.f64	d7, d6
 80099f4:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8009bd8 <_dtoa_r+0x308>
 80099f8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80099fc:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009a00:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a08:	ee16 ba90 	vmov	fp, s13
 8009a0c:	d508      	bpl.n	8009a20 <_dtoa_r+0x150>
 8009a0e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009a12:	eeb4 6b47 	vcmp.f64	d6, d7
 8009a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a1a:	bf18      	it	ne
 8009a1c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8009a20:	f1bb 0f16 	cmp.w	fp, #22
 8009a24:	d834      	bhi.n	8009a90 <_dtoa_r+0x1c0>
 8009a26:	4b72      	ldr	r3, [pc, #456]	; (8009bf0 <_dtoa_r+0x320>)
 8009a28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009a2c:	ed93 7b00 	vldr	d7, [r3]
 8009a30:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009a34:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a3c:	dd01      	ble.n	8009a42 <_dtoa_r+0x172>
 8009a3e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009a42:	2300      	movs	r3, #0
 8009a44:	e025      	b.n	8009a92 <_dtoa_r+0x1c2>
 8009a46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009a48:	eb01 0a03 	add.w	sl, r1, r3
 8009a4c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8009a50:	2b20      	cmp	r3, #32
 8009a52:	dd17      	ble.n	8009a84 <_dtoa_r+0x1b4>
 8009a54:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009a58:	9a02      	ldr	r2, [sp, #8]
 8009a5a:	409d      	lsls	r5, r3
 8009a5c:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8009a60:	fa22 f303 	lsr.w	r3, r2, r3
 8009a64:	432b      	orrs	r3, r5
 8009a66:	ee07 3a90 	vmov	s15, r3
 8009a6a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009a6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a72:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a76:	9805      	ldr	r0, [sp, #20]
 8009a78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a7c:	2701      	movs	r7, #1
 8009a7e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8009a82:	e7a5      	b.n	80099d0 <_dtoa_r+0x100>
 8009a84:	9a02      	ldr	r2, [sp, #8]
 8009a86:	f1c3 0320 	rsb	r3, r3, #32
 8009a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a8e:	e7ea      	b.n	8009a66 <_dtoa_r+0x196>
 8009a90:	2301      	movs	r3, #1
 8009a92:	eba1 0a0a 	sub.w	sl, r1, sl
 8009a96:	9310      	str	r3, [sp, #64]	; 0x40
 8009a98:	f1ba 0301 	subs.w	r3, sl, #1
 8009a9c:	9307      	str	r3, [sp, #28]
 8009a9e:	bf43      	ittte	mi
 8009aa0:	2300      	movmi	r3, #0
 8009aa2:	f1ca 0a01 	rsbmi	sl, sl, #1
 8009aa6:	9307      	strmi	r3, [sp, #28]
 8009aa8:	f04f 0a00 	movpl.w	sl, #0
 8009aac:	f1bb 0f00 	cmp.w	fp, #0
 8009ab0:	db19      	blt.n	8009ae6 <_dtoa_r+0x216>
 8009ab2:	9b07      	ldr	r3, [sp, #28]
 8009ab4:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009ab8:	445b      	add	r3, fp
 8009aba:	9307      	str	r3, [sp, #28]
 8009abc:	f04f 0800 	mov.w	r8, #0
 8009ac0:	9b08      	ldr	r3, [sp, #32]
 8009ac2:	2b09      	cmp	r3, #9
 8009ac4:	d866      	bhi.n	8009b94 <_dtoa_r+0x2c4>
 8009ac6:	2b05      	cmp	r3, #5
 8009ac8:	bfc4      	itt	gt
 8009aca:	3b04      	subgt	r3, #4
 8009acc:	9308      	strgt	r3, [sp, #32]
 8009ace:	9b08      	ldr	r3, [sp, #32]
 8009ad0:	f1a3 0302 	sub.w	r3, r3, #2
 8009ad4:	bfcc      	ite	gt
 8009ad6:	2500      	movgt	r5, #0
 8009ad8:	2501      	movle	r5, #1
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d866      	bhi.n	8009bac <_dtoa_r+0x2dc>
 8009ade:	e8df f003 	tbb	[pc, r3]
 8009ae2:	5755      	.short	0x5755
 8009ae4:	4909      	.short	0x4909
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	ebaa 0a0b 	sub.w	sl, sl, fp
 8009aec:	f1cb 0800 	rsb	r8, fp, #0
 8009af0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009af2:	e7e5      	b.n	8009ac0 <_dtoa_r+0x1f0>
 8009af4:	2301      	movs	r3, #1
 8009af6:	9309      	str	r3, [sp, #36]	; 0x24
 8009af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	dd59      	ble.n	8009bb2 <_dtoa_r+0x2e2>
 8009afe:	9306      	str	r3, [sp, #24]
 8009b00:	4699      	mov	r9, r3
 8009b02:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b04:	2200      	movs	r2, #0
 8009b06:	6072      	str	r2, [r6, #4]
 8009b08:	2204      	movs	r2, #4
 8009b0a:	f102 0014 	add.w	r0, r2, #20
 8009b0e:	4298      	cmp	r0, r3
 8009b10:	6871      	ldr	r1, [r6, #4]
 8009b12:	d953      	bls.n	8009bbc <_dtoa_r+0x2ec>
 8009b14:	4620      	mov	r0, r4
 8009b16:	f000 fe1b 	bl	800a750 <_Balloc>
 8009b1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b1c:	6030      	str	r0, [r6, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	9304      	str	r3, [sp, #16]
 8009b22:	f1b9 0f0e 	cmp.w	r9, #14
 8009b26:	f200 80c2 	bhi.w	8009cae <_dtoa_r+0x3de>
 8009b2a:	2d00      	cmp	r5, #0
 8009b2c:	f000 80bf 	beq.w	8009cae <_dtoa_r+0x3de>
 8009b30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009b34:	f1bb 0f00 	cmp.w	fp, #0
 8009b38:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8009b3c:	f340 80e6 	ble.w	8009d0c <_dtoa_r+0x43c>
 8009b40:	4a2b      	ldr	r2, [pc, #172]	; (8009bf0 <_dtoa_r+0x320>)
 8009b42:	f00b 030f 	and.w	r3, fp, #15
 8009b46:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009b4a:	ed93 7b00 	vldr	d7, [r3]
 8009b4e:	ea4f 132b 	mov.w	r3, fp, asr #4
 8009b52:	06da      	lsls	r2, r3, #27
 8009b54:	f140 80d8 	bpl.w	8009d08 <_dtoa_r+0x438>
 8009b58:	4a26      	ldr	r2, [pc, #152]	; (8009bf4 <_dtoa_r+0x324>)
 8009b5a:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8009b5e:	ed92 6b08 	vldr	d6, [r2, #32]
 8009b62:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8009b66:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009b6a:	f003 030f 	and.w	r3, r3, #15
 8009b6e:	2203      	movs	r2, #3
 8009b70:	4920      	ldr	r1, [pc, #128]	; (8009bf4 <_dtoa_r+0x324>)
 8009b72:	e04a      	b.n	8009c0a <_dtoa_r+0x33a>
 8009b74:	2301      	movs	r3, #1
 8009b76:	9309      	str	r3, [sp, #36]	; 0x24
 8009b78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b7a:	445b      	add	r3, fp
 8009b7c:	f103 0901 	add.w	r9, r3, #1
 8009b80:	9306      	str	r3, [sp, #24]
 8009b82:	464b      	mov	r3, r9
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	bfb8      	it	lt
 8009b88:	2301      	movlt	r3, #1
 8009b8a:	e7ba      	b.n	8009b02 <_dtoa_r+0x232>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	e7b2      	b.n	8009af6 <_dtoa_r+0x226>
 8009b90:	2300      	movs	r3, #0
 8009b92:	e7f0      	b.n	8009b76 <_dtoa_r+0x2a6>
 8009b94:	2501      	movs	r5, #1
 8009b96:	2300      	movs	r3, #0
 8009b98:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8009b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8009ba0:	9306      	str	r3, [sp, #24]
 8009ba2:	4699      	mov	r9, r3
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	2312      	movs	r3, #18
 8009ba8:	920a      	str	r2, [sp, #40]	; 0x28
 8009baa:	e7aa      	b.n	8009b02 <_dtoa_r+0x232>
 8009bac:	2301      	movs	r3, #1
 8009bae:	9309      	str	r3, [sp, #36]	; 0x24
 8009bb0:	e7f4      	b.n	8009b9c <_dtoa_r+0x2cc>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	9306      	str	r3, [sp, #24]
 8009bb6:	4699      	mov	r9, r3
 8009bb8:	461a      	mov	r2, r3
 8009bba:	e7f5      	b.n	8009ba8 <_dtoa_r+0x2d8>
 8009bbc:	3101      	adds	r1, #1
 8009bbe:	6071      	str	r1, [r6, #4]
 8009bc0:	0052      	lsls	r2, r2, #1
 8009bc2:	e7a2      	b.n	8009b0a <_dtoa_r+0x23a>
 8009bc4:	f3af 8000 	nop.w
 8009bc8:	636f4361 	.word	0x636f4361
 8009bcc:	3fd287a7 	.word	0x3fd287a7
 8009bd0:	8b60c8b3 	.word	0x8b60c8b3
 8009bd4:	3fc68a28 	.word	0x3fc68a28
 8009bd8:	509f79fb 	.word	0x509f79fb
 8009bdc:	3fd34413 	.word	0x3fd34413
 8009be0:	7ff00000 	.word	0x7ff00000
 8009be4:	0800b571 	.word	0x0800b571
 8009be8:	0800b568 	.word	0x0800b568
 8009bec:	0800b545 	.word	0x0800b545
 8009bf0:	0800b600 	.word	0x0800b600
 8009bf4:	0800b5d8 	.word	0x0800b5d8
 8009bf8:	07de      	lsls	r6, r3, #31
 8009bfa:	d504      	bpl.n	8009c06 <_dtoa_r+0x336>
 8009bfc:	ed91 6b00 	vldr	d6, [r1]
 8009c00:	3201      	adds	r2, #1
 8009c02:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009c06:	105b      	asrs	r3, r3, #1
 8009c08:	3108      	adds	r1, #8
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1f4      	bne.n	8009bf8 <_dtoa_r+0x328>
 8009c0e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009c12:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009c16:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009c1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f000 80a7 	beq.w	8009d70 <_dtoa_r+0x4a0>
 8009c22:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8009c26:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009c2a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c32:	f140 809d 	bpl.w	8009d70 <_dtoa_r+0x4a0>
 8009c36:	f1b9 0f00 	cmp.w	r9, #0
 8009c3a:	f000 8099 	beq.w	8009d70 <_dtoa_r+0x4a0>
 8009c3e:	9b06      	ldr	r3, [sp, #24]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	dd30      	ble.n	8009ca6 <_dtoa_r+0x3d6>
 8009c44:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8009c48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009c4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009c50:	9d06      	ldr	r5, [sp, #24]
 8009c52:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009c56:	3201      	adds	r2, #1
 8009c58:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009c5c:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8009c60:	ee07 2a90 	vmov	s15, r2
 8009c64:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009c68:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009c6c:	ed8d 5b02 	vstr	d5, [sp, #8]
 8009c70:	9a03      	ldr	r2, [sp, #12]
 8009c72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c76:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8009c7a:	2d00      	cmp	r5, #0
 8009c7c:	d17b      	bne.n	8009d76 <_dtoa_r+0x4a6>
 8009c7e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009c82:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009c86:	ec41 0b17 	vmov	d7, r0, r1
 8009c8a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c92:	f300 8253 	bgt.w	800a13c <_dtoa_r+0x86c>
 8009c96:	eeb1 7b47 	vneg.f64	d7, d7
 8009c9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ca2:	f100 8249 	bmi.w	800a138 <_dtoa_r+0x868>
 8009ca6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009caa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009cae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f2c0 8119 	blt.w	8009ee8 <_dtoa_r+0x618>
 8009cb6:	f1bb 0f0e 	cmp.w	fp, #14
 8009cba:	f300 8115 	bgt.w	8009ee8 <_dtoa_r+0x618>
 8009cbe:	4bc3      	ldr	r3, [pc, #780]	; (8009fcc <_dtoa_r+0x6fc>)
 8009cc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009cc4:	ed93 6b00 	vldr	d6, [r3]
 8009cc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f280 80ba 	bge.w	8009e44 <_dtoa_r+0x574>
 8009cd0:	f1b9 0f00 	cmp.w	r9, #0
 8009cd4:	f300 80b6 	bgt.w	8009e44 <_dtoa_r+0x574>
 8009cd8:	f040 822d 	bne.w	800a136 <_dtoa_r+0x866>
 8009cdc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009ce0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009ce4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ce8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf0:	464d      	mov	r5, r9
 8009cf2:	464f      	mov	r7, r9
 8009cf4:	f280 8204 	bge.w	800a100 <_dtoa_r+0x830>
 8009cf8:	9b04      	ldr	r3, [sp, #16]
 8009cfa:	9a04      	ldr	r2, [sp, #16]
 8009cfc:	1c5e      	adds	r6, r3, #1
 8009cfe:	2331      	movs	r3, #49	; 0x31
 8009d00:	7013      	strb	r3, [r2, #0]
 8009d02:	f10b 0b01 	add.w	fp, fp, #1
 8009d06:	e1ff      	b.n	800a108 <_dtoa_r+0x838>
 8009d08:	2202      	movs	r2, #2
 8009d0a:	e731      	b.n	8009b70 <_dtoa_r+0x2a0>
 8009d0c:	d02e      	beq.n	8009d6c <_dtoa_r+0x49c>
 8009d0e:	f1cb 0300 	rsb	r3, fp, #0
 8009d12:	4aae      	ldr	r2, [pc, #696]	; (8009fcc <_dtoa_r+0x6fc>)
 8009d14:	f003 010f 	and.w	r1, r3, #15
 8009d18:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009d1c:	ed92 7b00 	vldr	d7, [r2]
 8009d20:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8009d24:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009d28:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009d2c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8009d30:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8009d34:	49a6      	ldr	r1, [pc, #664]	; (8009fd0 <_dtoa_r+0x700>)
 8009d36:	111b      	asrs	r3, r3, #4
 8009d38:	2000      	movs	r0, #0
 8009d3a:	2202      	movs	r2, #2
 8009d3c:	b93b      	cbnz	r3, 8009d4e <_dtoa_r+0x47e>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	f43f af6b 	beq.w	8009c1a <_dtoa_r+0x34a>
 8009d44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d4c:	e765      	b.n	8009c1a <_dtoa_r+0x34a>
 8009d4e:	07dd      	lsls	r5, r3, #31
 8009d50:	d509      	bpl.n	8009d66 <_dtoa_r+0x496>
 8009d52:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8009d56:	ed91 7b00 	vldr	d7, [r1]
 8009d5a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009d5e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009d62:	3201      	adds	r2, #1
 8009d64:	2001      	movs	r0, #1
 8009d66:	105b      	asrs	r3, r3, #1
 8009d68:	3108      	adds	r1, #8
 8009d6a:	e7e7      	b.n	8009d3c <_dtoa_r+0x46c>
 8009d6c:	2202      	movs	r2, #2
 8009d6e:	e754      	b.n	8009c1a <_dtoa_r+0x34a>
 8009d70:	465b      	mov	r3, fp
 8009d72:	464d      	mov	r5, r9
 8009d74:	e770      	b.n	8009c58 <_dtoa_r+0x388>
 8009d76:	4a95      	ldr	r2, [pc, #596]	; (8009fcc <_dtoa_r+0x6fc>)
 8009d78:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8009d7c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d82:	ec41 0b17 	vmov	d7, r0, r1
 8009d86:	b35a      	cbz	r2, 8009de0 <_dtoa_r+0x510>
 8009d88:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009d8c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009d90:	9e04      	ldr	r6, [sp, #16]
 8009d92:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009d96:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009d9a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009d9e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009da2:	ee14 2a90 	vmov	r2, s9
 8009da6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009daa:	3230      	adds	r2, #48	; 0x30
 8009dac:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009db0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009db8:	f806 2b01 	strb.w	r2, [r6], #1
 8009dbc:	d43b      	bmi.n	8009e36 <_dtoa_r+0x566>
 8009dbe:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009dc2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dca:	d472      	bmi.n	8009eb2 <_dtoa_r+0x5e2>
 8009dcc:	9a04      	ldr	r2, [sp, #16]
 8009dce:	1ab2      	subs	r2, r6, r2
 8009dd0:	4295      	cmp	r5, r2
 8009dd2:	f77f af68 	ble.w	8009ca6 <_dtoa_r+0x3d6>
 8009dd6:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009dda:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009dde:	e7de      	b.n	8009d9e <_dtoa_r+0x4ce>
 8009de0:	9a04      	ldr	r2, [sp, #16]
 8009de2:	ee24 7b07 	vmul.f64	d7, d4, d7
 8009de6:	1956      	adds	r6, r2, r5
 8009de8:	4611      	mov	r1, r2
 8009dea:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009dee:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009df2:	ee14 2a90 	vmov	r2, s9
 8009df6:	3230      	adds	r2, #48	; 0x30
 8009df8:	f801 2b01 	strb.w	r2, [r1], #1
 8009dfc:	42b1      	cmp	r1, r6
 8009dfe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009e02:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009e06:	d11a      	bne.n	8009e3e <_dtoa_r+0x56e>
 8009e08:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8009e0c:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009e10:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e18:	dc4b      	bgt.n	8009eb2 <_dtoa_r+0x5e2>
 8009e1a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009e1e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e26:	f57f af3e 	bpl.w	8009ca6 <_dtoa_r+0x3d6>
 8009e2a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009e2e:	2a30      	cmp	r2, #48	; 0x30
 8009e30:	f106 31ff 	add.w	r1, r6, #4294967295
 8009e34:	d001      	beq.n	8009e3a <_dtoa_r+0x56a>
 8009e36:	469b      	mov	fp, r3
 8009e38:	e02a      	b.n	8009e90 <_dtoa_r+0x5c0>
 8009e3a:	460e      	mov	r6, r1
 8009e3c:	e7f5      	b.n	8009e2a <_dtoa_r+0x55a>
 8009e3e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009e42:	e7d4      	b.n	8009dee <_dtoa_r+0x51e>
 8009e44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e48:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8009e4c:	9e04      	ldr	r6, [sp, #16]
 8009e4e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009e52:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009e56:	ee15 3a10 	vmov	r3, s10
 8009e5a:	3330      	adds	r3, #48	; 0x30
 8009e5c:	f806 3b01 	strb.w	r3, [r6], #1
 8009e60:	9b04      	ldr	r3, [sp, #16]
 8009e62:	1af3      	subs	r3, r6, r3
 8009e64:	4599      	cmp	r9, r3
 8009e66:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009e6a:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009e6e:	d133      	bne.n	8009ed8 <_dtoa_r+0x608>
 8009e70:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009e74:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e7c:	dc18      	bgt.n	8009eb0 <_dtoa_r+0x5e0>
 8009e7e:	eeb4 7b46 	vcmp.f64	d7, d6
 8009e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e86:	d103      	bne.n	8009e90 <_dtoa_r+0x5c0>
 8009e88:	ee15 3a10 	vmov	r3, s10
 8009e8c:	07db      	lsls	r3, r3, #31
 8009e8e:	d40f      	bmi.n	8009eb0 <_dtoa_r+0x5e0>
 8009e90:	9901      	ldr	r1, [sp, #4]
 8009e92:	4620      	mov	r0, r4
 8009e94:	f000 fc90 	bl	800a7b8 <_Bfree>
 8009e98:	2300      	movs	r3, #0
 8009e9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009e9c:	7033      	strb	r3, [r6, #0]
 8009e9e:	f10b 0301 	add.w	r3, fp, #1
 8009ea2:	6013      	str	r3, [r2, #0]
 8009ea4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	f43f ad5b 	beq.w	8009962 <_dtoa_r+0x92>
 8009eac:	601e      	str	r6, [r3, #0]
 8009eae:	e558      	b.n	8009962 <_dtoa_r+0x92>
 8009eb0:	465b      	mov	r3, fp
 8009eb2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009eb6:	2939      	cmp	r1, #57	; 0x39
 8009eb8:	f106 32ff 	add.w	r2, r6, #4294967295
 8009ebc:	d106      	bne.n	8009ecc <_dtoa_r+0x5fc>
 8009ebe:	9904      	ldr	r1, [sp, #16]
 8009ec0:	4291      	cmp	r1, r2
 8009ec2:	d107      	bne.n	8009ed4 <_dtoa_r+0x604>
 8009ec4:	2230      	movs	r2, #48	; 0x30
 8009ec6:	700a      	strb	r2, [r1, #0]
 8009ec8:	3301      	adds	r3, #1
 8009eca:	460a      	mov	r2, r1
 8009ecc:	7811      	ldrb	r1, [r2, #0]
 8009ece:	3101      	adds	r1, #1
 8009ed0:	7011      	strb	r1, [r2, #0]
 8009ed2:	e7b0      	b.n	8009e36 <_dtoa_r+0x566>
 8009ed4:	4616      	mov	r6, r2
 8009ed6:	e7ec      	b.n	8009eb2 <_dtoa_r+0x5e2>
 8009ed8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009edc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ee4:	d1b3      	bne.n	8009e4e <_dtoa_r+0x57e>
 8009ee6:	e7d3      	b.n	8009e90 <_dtoa_r+0x5c0>
 8009ee8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009eea:	2a00      	cmp	r2, #0
 8009eec:	f000 808d 	beq.w	800a00a <_dtoa_r+0x73a>
 8009ef0:	9a08      	ldr	r2, [sp, #32]
 8009ef2:	2a01      	cmp	r2, #1
 8009ef4:	dc72      	bgt.n	8009fdc <_dtoa_r+0x70c>
 8009ef6:	2f00      	cmp	r7, #0
 8009ef8:	d06c      	beq.n	8009fd4 <_dtoa_r+0x704>
 8009efa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009efe:	4645      	mov	r5, r8
 8009f00:	4656      	mov	r6, sl
 8009f02:	9a07      	ldr	r2, [sp, #28]
 8009f04:	2101      	movs	r1, #1
 8009f06:	441a      	add	r2, r3
 8009f08:	4620      	mov	r0, r4
 8009f0a:	449a      	add	sl, r3
 8009f0c:	9207      	str	r2, [sp, #28]
 8009f0e:	f000 fcf3 	bl	800a8f8 <__i2b>
 8009f12:	4607      	mov	r7, r0
 8009f14:	2e00      	cmp	r6, #0
 8009f16:	dd0b      	ble.n	8009f30 <_dtoa_r+0x660>
 8009f18:	9b07      	ldr	r3, [sp, #28]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	dd08      	ble.n	8009f30 <_dtoa_r+0x660>
 8009f1e:	42b3      	cmp	r3, r6
 8009f20:	9a07      	ldr	r2, [sp, #28]
 8009f22:	bfa8      	it	ge
 8009f24:	4633      	movge	r3, r6
 8009f26:	ebaa 0a03 	sub.w	sl, sl, r3
 8009f2a:	1af6      	subs	r6, r6, r3
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	9307      	str	r3, [sp, #28]
 8009f30:	f1b8 0f00 	cmp.w	r8, #0
 8009f34:	d01d      	beq.n	8009f72 <_dtoa_r+0x6a2>
 8009f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d06a      	beq.n	800a012 <_dtoa_r+0x742>
 8009f3c:	b18d      	cbz	r5, 8009f62 <_dtoa_r+0x692>
 8009f3e:	4639      	mov	r1, r7
 8009f40:	462a      	mov	r2, r5
 8009f42:	4620      	mov	r0, r4
 8009f44:	f000 fd78 	bl	800aa38 <__pow5mult>
 8009f48:	9a01      	ldr	r2, [sp, #4]
 8009f4a:	4601      	mov	r1, r0
 8009f4c:	4607      	mov	r7, r0
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f000 fcdb 	bl	800a90a <__multiply>
 8009f54:	9901      	ldr	r1, [sp, #4]
 8009f56:	900c      	str	r0, [sp, #48]	; 0x30
 8009f58:	4620      	mov	r0, r4
 8009f5a:	f000 fc2d 	bl	800a7b8 <_Bfree>
 8009f5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f60:	9301      	str	r3, [sp, #4]
 8009f62:	ebb8 0205 	subs.w	r2, r8, r5
 8009f66:	d004      	beq.n	8009f72 <_dtoa_r+0x6a2>
 8009f68:	9901      	ldr	r1, [sp, #4]
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	f000 fd64 	bl	800aa38 <__pow5mult>
 8009f70:	9001      	str	r0, [sp, #4]
 8009f72:	2101      	movs	r1, #1
 8009f74:	4620      	mov	r0, r4
 8009f76:	f000 fcbf 	bl	800a8f8 <__i2b>
 8009f7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	f000 81ca 	beq.w	800a318 <_dtoa_r+0xa48>
 8009f84:	461a      	mov	r2, r3
 8009f86:	4601      	mov	r1, r0
 8009f88:	4620      	mov	r0, r4
 8009f8a:	f000 fd55 	bl	800aa38 <__pow5mult>
 8009f8e:	9b08      	ldr	r3, [sp, #32]
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	4605      	mov	r5, r0
 8009f94:	dc44      	bgt.n	800a020 <_dtoa_r+0x750>
 8009f96:	9b02      	ldr	r3, [sp, #8]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d13c      	bne.n	800a016 <_dtoa_r+0x746>
 8009f9c:	9b03      	ldr	r3, [sp, #12]
 8009f9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d137      	bne.n	800a016 <_dtoa_r+0x746>
 8009fa6:	9b03      	ldr	r3, [sp, #12]
 8009fa8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009fac:	0d1b      	lsrs	r3, r3, #20
 8009fae:	051b      	lsls	r3, r3, #20
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d033      	beq.n	800a01c <_dtoa_r+0x74c>
 8009fb4:	9b07      	ldr	r3, [sp, #28]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	f10a 0a01 	add.w	sl, sl, #1
 8009fbc:	9307      	str	r3, [sp, #28]
 8009fbe:	f04f 0801 	mov.w	r8, #1
 8009fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fc4:	bb73      	cbnz	r3, 800a024 <_dtoa_r+0x754>
 8009fc6:	2001      	movs	r0, #1
 8009fc8:	e034      	b.n	800a034 <_dtoa_r+0x764>
 8009fca:	bf00      	nop
 8009fcc:	0800b600 	.word	0x0800b600
 8009fd0:	0800b5d8 	.word	0x0800b5d8
 8009fd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009fd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009fda:	e790      	b.n	8009efe <_dtoa_r+0x62e>
 8009fdc:	f109 35ff 	add.w	r5, r9, #4294967295
 8009fe0:	45a8      	cmp	r8, r5
 8009fe2:	bfbf      	itttt	lt
 8009fe4:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8009fe6:	eba5 0808 	sublt.w	r8, r5, r8
 8009fea:	4443      	addlt	r3, r8
 8009fec:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8009fee:	bfb6      	itet	lt
 8009ff0:	46a8      	movlt	r8, r5
 8009ff2:	eba8 0505 	subge.w	r5, r8, r5
 8009ff6:	2500      	movlt	r5, #0
 8009ff8:	f1b9 0f00 	cmp.w	r9, #0
 8009ffc:	bfb9      	ittee	lt
 8009ffe:	ebaa 0609 	sublt.w	r6, sl, r9
 800a002:	2300      	movlt	r3, #0
 800a004:	4656      	movge	r6, sl
 800a006:	464b      	movge	r3, r9
 800a008:	e77b      	b.n	8009f02 <_dtoa_r+0x632>
 800a00a:	4645      	mov	r5, r8
 800a00c:	4656      	mov	r6, sl
 800a00e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a010:	e780      	b.n	8009f14 <_dtoa_r+0x644>
 800a012:	4642      	mov	r2, r8
 800a014:	e7a8      	b.n	8009f68 <_dtoa_r+0x698>
 800a016:	f04f 0800 	mov.w	r8, #0
 800a01a:	e7d2      	b.n	8009fc2 <_dtoa_r+0x6f2>
 800a01c:	4698      	mov	r8, r3
 800a01e:	e7d0      	b.n	8009fc2 <_dtoa_r+0x6f2>
 800a020:	f04f 0800 	mov.w	r8, #0
 800a024:	692b      	ldr	r3, [r5, #16]
 800a026:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a02a:	6918      	ldr	r0, [r3, #16]
 800a02c:	f000 fc16 	bl	800a85c <__hi0bits>
 800a030:	f1c0 0020 	rsb	r0, r0, #32
 800a034:	9b07      	ldr	r3, [sp, #28]
 800a036:	4418      	add	r0, r3
 800a038:	f010 001f 	ands.w	r0, r0, #31
 800a03c:	d047      	beq.n	800a0ce <_dtoa_r+0x7fe>
 800a03e:	f1c0 0320 	rsb	r3, r0, #32
 800a042:	2b04      	cmp	r3, #4
 800a044:	dd3b      	ble.n	800a0be <_dtoa_r+0x7ee>
 800a046:	9b07      	ldr	r3, [sp, #28]
 800a048:	f1c0 001c 	rsb	r0, r0, #28
 800a04c:	4482      	add	sl, r0
 800a04e:	4406      	add	r6, r0
 800a050:	4403      	add	r3, r0
 800a052:	9307      	str	r3, [sp, #28]
 800a054:	f1ba 0f00 	cmp.w	sl, #0
 800a058:	dd05      	ble.n	800a066 <_dtoa_r+0x796>
 800a05a:	4652      	mov	r2, sl
 800a05c:	9901      	ldr	r1, [sp, #4]
 800a05e:	4620      	mov	r0, r4
 800a060:	f000 fd38 	bl	800aad4 <__lshift>
 800a064:	9001      	str	r0, [sp, #4]
 800a066:	9b07      	ldr	r3, [sp, #28]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dd05      	ble.n	800a078 <_dtoa_r+0x7a8>
 800a06c:	4629      	mov	r1, r5
 800a06e:	461a      	mov	r2, r3
 800a070:	4620      	mov	r0, r4
 800a072:	f000 fd2f 	bl	800aad4 <__lshift>
 800a076:	4605      	mov	r5, r0
 800a078:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a07a:	b353      	cbz	r3, 800a0d2 <_dtoa_r+0x802>
 800a07c:	4629      	mov	r1, r5
 800a07e:	9801      	ldr	r0, [sp, #4]
 800a080:	f000 fd7c 	bl	800ab7c <__mcmp>
 800a084:	2800      	cmp	r0, #0
 800a086:	da24      	bge.n	800a0d2 <_dtoa_r+0x802>
 800a088:	2300      	movs	r3, #0
 800a08a:	220a      	movs	r2, #10
 800a08c:	9901      	ldr	r1, [sp, #4]
 800a08e:	4620      	mov	r0, r4
 800a090:	f000 fba9 	bl	800a7e6 <__multadd>
 800a094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a096:	9001      	str	r0, [sp, #4]
 800a098:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	f000 8142 	beq.w	800a326 <_dtoa_r+0xa56>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	4639      	mov	r1, r7
 800a0a6:	220a      	movs	r2, #10
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	f000 fb9c 	bl	800a7e6 <__multadd>
 800a0ae:	9b06      	ldr	r3, [sp, #24]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	4607      	mov	r7, r0
 800a0b4:	dc4b      	bgt.n	800a14e <_dtoa_r+0x87e>
 800a0b6:	9b08      	ldr	r3, [sp, #32]
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	dd48      	ble.n	800a14e <_dtoa_r+0x87e>
 800a0bc:	e011      	b.n	800a0e2 <_dtoa_r+0x812>
 800a0be:	d0c9      	beq.n	800a054 <_dtoa_r+0x784>
 800a0c0:	9a07      	ldr	r2, [sp, #28]
 800a0c2:	331c      	adds	r3, #28
 800a0c4:	441a      	add	r2, r3
 800a0c6:	449a      	add	sl, r3
 800a0c8:	441e      	add	r6, r3
 800a0ca:	4613      	mov	r3, r2
 800a0cc:	e7c1      	b.n	800a052 <_dtoa_r+0x782>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	e7f6      	b.n	800a0c0 <_dtoa_r+0x7f0>
 800a0d2:	f1b9 0f00 	cmp.w	r9, #0
 800a0d6:	dc34      	bgt.n	800a142 <_dtoa_r+0x872>
 800a0d8:	9b08      	ldr	r3, [sp, #32]
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	dd31      	ble.n	800a142 <_dtoa_r+0x872>
 800a0de:	f8cd 9018 	str.w	r9, [sp, #24]
 800a0e2:	9b06      	ldr	r3, [sp, #24]
 800a0e4:	b963      	cbnz	r3, 800a100 <_dtoa_r+0x830>
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	2205      	movs	r2, #5
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	f000 fb7b 	bl	800a7e6 <__multadd>
 800a0f0:	4601      	mov	r1, r0
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	9801      	ldr	r0, [sp, #4]
 800a0f6:	f000 fd41 	bl	800ab7c <__mcmp>
 800a0fa:	2800      	cmp	r0, #0
 800a0fc:	f73f adfc 	bgt.w	8009cf8 <_dtoa_r+0x428>
 800a100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a102:	9e04      	ldr	r6, [sp, #16]
 800a104:	ea6f 0b03 	mvn.w	fp, r3
 800a108:	f04f 0900 	mov.w	r9, #0
 800a10c:	4629      	mov	r1, r5
 800a10e:	4620      	mov	r0, r4
 800a110:	f000 fb52 	bl	800a7b8 <_Bfree>
 800a114:	2f00      	cmp	r7, #0
 800a116:	f43f aebb 	beq.w	8009e90 <_dtoa_r+0x5c0>
 800a11a:	f1b9 0f00 	cmp.w	r9, #0
 800a11e:	d005      	beq.n	800a12c <_dtoa_r+0x85c>
 800a120:	45b9      	cmp	r9, r7
 800a122:	d003      	beq.n	800a12c <_dtoa_r+0x85c>
 800a124:	4649      	mov	r1, r9
 800a126:	4620      	mov	r0, r4
 800a128:	f000 fb46 	bl	800a7b8 <_Bfree>
 800a12c:	4639      	mov	r1, r7
 800a12e:	4620      	mov	r0, r4
 800a130:	f000 fb42 	bl	800a7b8 <_Bfree>
 800a134:	e6ac      	b.n	8009e90 <_dtoa_r+0x5c0>
 800a136:	2500      	movs	r5, #0
 800a138:	462f      	mov	r7, r5
 800a13a:	e7e1      	b.n	800a100 <_dtoa_r+0x830>
 800a13c:	469b      	mov	fp, r3
 800a13e:	462f      	mov	r7, r5
 800a140:	e5da      	b.n	8009cf8 <_dtoa_r+0x428>
 800a142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a144:	f8cd 9018 	str.w	r9, [sp, #24]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	f000 80f3 	beq.w	800a334 <_dtoa_r+0xa64>
 800a14e:	2e00      	cmp	r6, #0
 800a150:	dd05      	ble.n	800a15e <_dtoa_r+0x88e>
 800a152:	4639      	mov	r1, r7
 800a154:	4632      	mov	r2, r6
 800a156:	4620      	mov	r0, r4
 800a158:	f000 fcbc 	bl	800aad4 <__lshift>
 800a15c:	4607      	mov	r7, r0
 800a15e:	f1b8 0f00 	cmp.w	r8, #0
 800a162:	d04c      	beq.n	800a1fe <_dtoa_r+0x92e>
 800a164:	6879      	ldr	r1, [r7, #4]
 800a166:	4620      	mov	r0, r4
 800a168:	f000 faf2 	bl	800a750 <_Balloc>
 800a16c:	693a      	ldr	r2, [r7, #16]
 800a16e:	3202      	adds	r2, #2
 800a170:	4606      	mov	r6, r0
 800a172:	0092      	lsls	r2, r2, #2
 800a174:	f107 010c 	add.w	r1, r7, #12
 800a178:	300c      	adds	r0, #12
 800a17a:	f7fe fd93 	bl	8008ca4 <memcpy>
 800a17e:	2201      	movs	r2, #1
 800a180:	4631      	mov	r1, r6
 800a182:	4620      	mov	r0, r4
 800a184:	f000 fca6 	bl	800aad4 <__lshift>
 800a188:	9b02      	ldr	r3, [sp, #8]
 800a18a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a18e:	f003 0301 	and.w	r3, r3, #1
 800a192:	46b9      	mov	r9, r7
 800a194:	9307      	str	r3, [sp, #28]
 800a196:	4607      	mov	r7, r0
 800a198:	4629      	mov	r1, r5
 800a19a:	9801      	ldr	r0, [sp, #4]
 800a19c:	f7ff fb0c 	bl	80097b8 <quorem>
 800a1a0:	4649      	mov	r1, r9
 800a1a2:	4606      	mov	r6, r0
 800a1a4:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a1a8:	9801      	ldr	r0, [sp, #4]
 800a1aa:	f000 fce7 	bl	800ab7c <__mcmp>
 800a1ae:	463a      	mov	r2, r7
 800a1b0:	9002      	str	r0, [sp, #8]
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	f000 fcfb 	bl	800abb0 <__mdiff>
 800a1ba:	68c3      	ldr	r3, [r0, #12]
 800a1bc:	4602      	mov	r2, r0
 800a1be:	bb03      	cbnz	r3, 800a202 <_dtoa_r+0x932>
 800a1c0:	4601      	mov	r1, r0
 800a1c2:	9009      	str	r0, [sp, #36]	; 0x24
 800a1c4:	9801      	ldr	r0, [sp, #4]
 800a1c6:	f000 fcd9 	bl	800ab7c <__mcmp>
 800a1ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	4611      	mov	r1, r2
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1d4:	f000 faf0 	bl	800a7b8 <_Bfree>
 800a1d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1da:	b9a3      	cbnz	r3, 800a206 <_dtoa_r+0x936>
 800a1dc:	9a08      	ldr	r2, [sp, #32]
 800a1de:	b992      	cbnz	r2, 800a206 <_dtoa_r+0x936>
 800a1e0:	9a07      	ldr	r2, [sp, #28]
 800a1e2:	b982      	cbnz	r2, 800a206 <_dtoa_r+0x936>
 800a1e4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a1e8:	d029      	beq.n	800a23e <_dtoa_r+0x96e>
 800a1ea:	9b02      	ldr	r3, [sp, #8]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	dd01      	ble.n	800a1f4 <_dtoa_r+0x924>
 800a1f0:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800a1f4:	f10a 0601 	add.w	r6, sl, #1
 800a1f8:	f88a 8000 	strb.w	r8, [sl]
 800a1fc:	e786      	b.n	800a10c <_dtoa_r+0x83c>
 800a1fe:	4638      	mov	r0, r7
 800a200:	e7c2      	b.n	800a188 <_dtoa_r+0x8b8>
 800a202:	2301      	movs	r3, #1
 800a204:	e7e3      	b.n	800a1ce <_dtoa_r+0x8fe>
 800a206:	9a02      	ldr	r2, [sp, #8]
 800a208:	2a00      	cmp	r2, #0
 800a20a:	db04      	blt.n	800a216 <_dtoa_r+0x946>
 800a20c:	d124      	bne.n	800a258 <_dtoa_r+0x988>
 800a20e:	9a08      	ldr	r2, [sp, #32]
 800a210:	bb12      	cbnz	r2, 800a258 <_dtoa_r+0x988>
 800a212:	9a07      	ldr	r2, [sp, #28]
 800a214:	bb02      	cbnz	r2, 800a258 <_dtoa_r+0x988>
 800a216:	2b00      	cmp	r3, #0
 800a218:	ddec      	ble.n	800a1f4 <_dtoa_r+0x924>
 800a21a:	2201      	movs	r2, #1
 800a21c:	9901      	ldr	r1, [sp, #4]
 800a21e:	4620      	mov	r0, r4
 800a220:	f000 fc58 	bl	800aad4 <__lshift>
 800a224:	4629      	mov	r1, r5
 800a226:	9001      	str	r0, [sp, #4]
 800a228:	f000 fca8 	bl	800ab7c <__mcmp>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	dc03      	bgt.n	800a238 <_dtoa_r+0x968>
 800a230:	d1e0      	bne.n	800a1f4 <_dtoa_r+0x924>
 800a232:	f018 0f01 	tst.w	r8, #1
 800a236:	d0dd      	beq.n	800a1f4 <_dtoa_r+0x924>
 800a238:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a23c:	d1d8      	bne.n	800a1f0 <_dtoa_r+0x920>
 800a23e:	2339      	movs	r3, #57	; 0x39
 800a240:	f10a 0601 	add.w	r6, sl, #1
 800a244:	f88a 3000 	strb.w	r3, [sl]
 800a248:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a24c:	2b39      	cmp	r3, #57	; 0x39
 800a24e:	f106 32ff 	add.w	r2, r6, #4294967295
 800a252:	d04c      	beq.n	800a2ee <_dtoa_r+0xa1e>
 800a254:	3301      	adds	r3, #1
 800a256:	e051      	b.n	800a2fc <_dtoa_r+0xa2c>
 800a258:	2b00      	cmp	r3, #0
 800a25a:	f10a 0601 	add.w	r6, sl, #1
 800a25e:	dd05      	ble.n	800a26c <_dtoa_r+0x99c>
 800a260:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a264:	d0eb      	beq.n	800a23e <_dtoa_r+0x96e>
 800a266:	f108 0801 	add.w	r8, r8, #1
 800a26a:	e7c5      	b.n	800a1f8 <_dtoa_r+0x928>
 800a26c:	9b04      	ldr	r3, [sp, #16]
 800a26e:	9a06      	ldr	r2, [sp, #24]
 800a270:	f806 8c01 	strb.w	r8, [r6, #-1]
 800a274:	1af3      	subs	r3, r6, r3
 800a276:	4293      	cmp	r3, r2
 800a278:	d021      	beq.n	800a2be <_dtoa_r+0x9ee>
 800a27a:	2300      	movs	r3, #0
 800a27c:	220a      	movs	r2, #10
 800a27e:	9901      	ldr	r1, [sp, #4]
 800a280:	4620      	mov	r0, r4
 800a282:	f000 fab0 	bl	800a7e6 <__multadd>
 800a286:	45b9      	cmp	r9, r7
 800a288:	9001      	str	r0, [sp, #4]
 800a28a:	f04f 0300 	mov.w	r3, #0
 800a28e:	f04f 020a 	mov.w	r2, #10
 800a292:	4649      	mov	r1, r9
 800a294:	4620      	mov	r0, r4
 800a296:	d105      	bne.n	800a2a4 <_dtoa_r+0x9d4>
 800a298:	f000 faa5 	bl	800a7e6 <__multadd>
 800a29c:	4681      	mov	r9, r0
 800a29e:	4607      	mov	r7, r0
 800a2a0:	46b2      	mov	sl, r6
 800a2a2:	e779      	b.n	800a198 <_dtoa_r+0x8c8>
 800a2a4:	f000 fa9f 	bl	800a7e6 <__multadd>
 800a2a8:	4639      	mov	r1, r7
 800a2aa:	4681      	mov	r9, r0
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	220a      	movs	r2, #10
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	f000 fa98 	bl	800a7e6 <__multadd>
 800a2b6:	4607      	mov	r7, r0
 800a2b8:	e7f2      	b.n	800a2a0 <_dtoa_r+0x9d0>
 800a2ba:	f04f 0900 	mov.w	r9, #0
 800a2be:	2201      	movs	r2, #1
 800a2c0:	9901      	ldr	r1, [sp, #4]
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f000 fc06 	bl	800aad4 <__lshift>
 800a2c8:	4629      	mov	r1, r5
 800a2ca:	9001      	str	r0, [sp, #4]
 800a2cc:	f000 fc56 	bl	800ab7c <__mcmp>
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	dcb9      	bgt.n	800a248 <_dtoa_r+0x978>
 800a2d4:	d102      	bne.n	800a2dc <_dtoa_r+0xa0c>
 800a2d6:	f018 0f01 	tst.w	r8, #1
 800a2da:	d1b5      	bne.n	800a248 <_dtoa_r+0x978>
 800a2dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a2e0:	2b30      	cmp	r3, #48	; 0x30
 800a2e2:	f106 32ff 	add.w	r2, r6, #4294967295
 800a2e6:	f47f af11 	bne.w	800a10c <_dtoa_r+0x83c>
 800a2ea:	4616      	mov	r6, r2
 800a2ec:	e7f6      	b.n	800a2dc <_dtoa_r+0xa0c>
 800a2ee:	9b04      	ldr	r3, [sp, #16]
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d105      	bne.n	800a300 <_dtoa_r+0xa30>
 800a2f4:	9a04      	ldr	r2, [sp, #16]
 800a2f6:	f10b 0b01 	add.w	fp, fp, #1
 800a2fa:	2331      	movs	r3, #49	; 0x31
 800a2fc:	7013      	strb	r3, [r2, #0]
 800a2fe:	e705      	b.n	800a10c <_dtoa_r+0x83c>
 800a300:	4616      	mov	r6, r2
 800a302:	e7a1      	b.n	800a248 <_dtoa_r+0x978>
 800a304:	4b16      	ldr	r3, [pc, #88]	; (800a360 <_dtoa_r+0xa90>)
 800a306:	f7ff bb48 	b.w	800999a <_dtoa_r+0xca>
 800a30a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	f47f ab23 	bne.w	8009958 <_dtoa_r+0x88>
 800a312:	4b14      	ldr	r3, [pc, #80]	; (800a364 <_dtoa_r+0xa94>)
 800a314:	f7ff bb41 	b.w	800999a <_dtoa_r+0xca>
 800a318:	9b08      	ldr	r3, [sp, #32]
 800a31a:	2b01      	cmp	r3, #1
 800a31c:	f77f ae3b 	ble.w	8009f96 <_dtoa_r+0x6c6>
 800a320:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800a324:	e64f      	b.n	8009fc6 <_dtoa_r+0x6f6>
 800a326:	9b06      	ldr	r3, [sp, #24]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	dc03      	bgt.n	800a334 <_dtoa_r+0xa64>
 800a32c:	9b08      	ldr	r3, [sp, #32]
 800a32e:	2b02      	cmp	r3, #2
 800a330:	f73f aed7 	bgt.w	800a0e2 <_dtoa_r+0x812>
 800a334:	9e04      	ldr	r6, [sp, #16]
 800a336:	9801      	ldr	r0, [sp, #4]
 800a338:	4629      	mov	r1, r5
 800a33a:	f7ff fa3d 	bl	80097b8 <quorem>
 800a33e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a342:	f806 8b01 	strb.w	r8, [r6], #1
 800a346:	9b04      	ldr	r3, [sp, #16]
 800a348:	9a06      	ldr	r2, [sp, #24]
 800a34a:	1af3      	subs	r3, r6, r3
 800a34c:	429a      	cmp	r2, r3
 800a34e:	ddb4      	ble.n	800a2ba <_dtoa_r+0x9ea>
 800a350:	2300      	movs	r3, #0
 800a352:	220a      	movs	r2, #10
 800a354:	9901      	ldr	r1, [sp, #4]
 800a356:	4620      	mov	r0, r4
 800a358:	f000 fa45 	bl	800a7e6 <__multadd>
 800a35c:	9001      	str	r0, [sp, #4]
 800a35e:	e7ea      	b.n	800a336 <_dtoa_r+0xa66>
 800a360:	0800b544 	.word	0x0800b544
 800a364:	0800b568 	.word	0x0800b568

0800a368 <__sflush_r>:
 800a368:	898a      	ldrh	r2, [r1, #12]
 800a36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a36e:	4605      	mov	r5, r0
 800a370:	0710      	lsls	r0, r2, #28
 800a372:	460c      	mov	r4, r1
 800a374:	d458      	bmi.n	800a428 <__sflush_r+0xc0>
 800a376:	684b      	ldr	r3, [r1, #4]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	dc05      	bgt.n	800a388 <__sflush_r+0x20>
 800a37c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a37e:	2b00      	cmp	r3, #0
 800a380:	dc02      	bgt.n	800a388 <__sflush_r+0x20>
 800a382:	2000      	movs	r0, #0
 800a384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a388:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a38a:	2e00      	cmp	r6, #0
 800a38c:	d0f9      	beq.n	800a382 <__sflush_r+0x1a>
 800a38e:	2300      	movs	r3, #0
 800a390:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a394:	682f      	ldr	r7, [r5, #0]
 800a396:	6a21      	ldr	r1, [r4, #32]
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	d032      	beq.n	800a402 <__sflush_r+0x9a>
 800a39c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a39e:	89a3      	ldrh	r3, [r4, #12]
 800a3a0:	075a      	lsls	r2, r3, #29
 800a3a2:	d505      	bpl.n	800a3b0 <__sflush_r+0x48>
 800a3a4:	6863      	ldr	r3, [r4, #4]
 800a3a6:	1ac0      	subs	r0, r0, r3
 800a3a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a3aa:	b10b      	cbz	r3, 800a3b0 <__sflush_r+0x48>
 800a3ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a3ae:	1ac0      	subs	r0, r0, r3
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a3b6:	6a21      	ldr	r1, [r4, #32]
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	47b0      	blx	r6
 800a3bc:	1c43      	adds	r3, r0, #1
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	d106      	bne.n	800a3d0 <__sflush_r+0x68>
 800a3c2:	6829      	ldr	r1, [r5, #0]
 800a3c4:	291d      	cmp	r1, #29
 800a3c6:	d848      	bhi.n	800a45a <__sflush_r+0xf2>
 800a3c8:	4a29      	ldr	r2, [pc, #164]	; (800a470 <__sflush_r+0x108>)
 800a3ca:	40ca      	lsrs	r2, r1
 800a3cc:	07d6      	lsls	r6, r2, #31
 800a3ce:	d544      	bpl.n	800a45a <__sflush_r+0xf2>
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	6062      	str	r2, [r4, #4]
 800a3d4:	04d9      	lsls	r1, r3, #19
 800a3d6:	6922      	ldr	r2, [r4, #16]
 800a3d8:	6022      	str	r2, [r4, #0]
 800a3da:	d504      	bpl.n	800a3e6 <__sflush_r+0x7e>
 800a3dc:	1c42      	adds	r2, r0, #1
 800a3de:	d101      	bne.n	800a3e4 <__sflush_r+0x7c>
 800a3e0:	682b      	ldr	r3, [r5, #0]
 800a3e2:	b903      	cbnz	r3, 800a3e6 <__sflush_r+0x7e>
 800a3e4:	6560      	str	r0, [r4, #84]	; 0x54
 800a3e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3e8:	602f      	str	r7, [r5, #0]
 800a3ea:	2900      	cmp	r1, #0
 800a3ec:	d0c9      	beq.n	800a382 <__sflush_r+0x1a>
 800a3ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3f2:	4299      	cmp	r1, r3
 800a3f4:	d002      	beq.n	800a3fc <__sflush_r+0x94>
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	f000 fc94 	bl	800ad24 <_free_r>
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	6360      	str	r0, [r4, #52]	; 0x34
 800a400:	e7c0      	b.n	800a384 <__sflush_r+0x1c>
 800a402:	2301      	movs	r3, #1
 800a404:	4628      	mov	r0, r5
 800a406:	47b0      	blx	r6
 800a408:	1c41      	adds	r1, r0, #1
 800a40a:	d1c8      	bne.n	800a39e <__sflush_r+0x36>
 800a40c:	682b      	ldr	r3, [r5, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d0c5      	beq.n	800a39e <__sflush_r+0x36>
 800a412:	2b1d      	cmp	r3, #29
 800a414:	d001      	beq.n	800a41a <__sflush_r+0xb2>
 800a416:	2b16      	cmp	r3, #22
 800a418:	d101      	bne.n	800a41e <__sflush_r+0xb6>
 800a41a:	602f      	str	r7, [r5, #0]
 800a41c:	e7b1      	b.n	800a382 <__sflush_r+0x1a>
 800a41e:	89a3      	ldrh	r3, [r4, #12]
 800a420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a424:	81a3      	strh	r3, [r4, #12]
 800a426:	e7ad      	b.n	800a384 <__sflush_r+0x1c>
 800a428:	690f      	ldr	r7, [r1, #16]
 800a42a:	2f00      	cmp	r7, #0
 800a42c:	d0a9      	beq.n	800a382 <__sflush_r+0x1a>
 800a42e:	0793      	lsls	r3, r2, #30
 800a430:	680e      	ldr	r6, [r1, #0]
 800a432:	bf08      	it	eq
 800a434:	694b      	ldreq	r3, [r1, #20]
 800a436:	600f      	str	r7, [r1, #0]
 800a438:	bf18      	it	ne
 800a43a:	2300      	movne	r3, #0
 800a43c:	eba6 0807 	sub.w	r8, r6, r7
 800a440:	608b      	str	r3, [r1, #8]
 800a442:	f1b8 0f00 	cmp.w	r8, #0
 800a446:	dd9c      	ble.n	800a382 <__sflush_r+0x1a>
 800a448:	4643      	mov	r3, r8
 800a44a:	463a      	mov	r2, r7
 800a44c:	6a21      	ldr	r1, [r4, #32]
 800a44e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a450:	4628      	mov	r0, r5
 800a452:	47b0      	blx	r6
 800a454:	2800      	cmp	r0, #0
 800a456:	dc06      	bgt.n	800a466 <__sflush_r+0xfe>
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a45e:	81a3      	strh	r3, [r4, #12]
 800a460:	f04f 30ff 	mov.w	r0, #4294967295
 800a464:	e78e      	b.n	800a384 <__sflush_r+0x1c>
 800a466:	4407      	add	r7, r0
 800a468:	eba8 0800 	sub.w	r8, r8, r0
 800a46c:	e7e9      	b.n	800a442 <__sflush_r+0xda>
 800a46e:	bf00      	nop
 800a470:	20400001 	.word	0x20400001

0800a474 <_fflush_r>:
 800a474:	b538      	push	{r3, r4, r5, lr}
 800a476:	690b      	ldr	r3, [r1, #16]
 800a478:	4605      	mov	r5, r0
 800a47a:	460c      	mov	r4, r1
 800a47c:	b1db      	cbz	r3, 800a4b6 <_fflush_r+0x42>
 800a47e:	b118      	cbz	r0, 800a488 <_fflush_r+0x14>
 800a480:	6983      	ldr	r3, [r0, #24]
 800a482:	b90b      	cbnz	r3, 800a488 <_fflush_r+0x14>
 800a484:	f000 f860 	bl	800a548 <__sinit>
 800a488:	4b0c      	ldr	r3, [pc, #48]	; (800a4bc <_fflush_r+0x48>)
 800a48a:	429c      	cmp	r4, r3
 800a48c:	d109      	bne.n	800a4a2 <_fflush_r+0x2e>
 800a48e:	686c      	ldr	r4, [r5, #4]
 800a490:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a494:	b17b      	cbz	r3, 800a4b6 <_fflush_r+0x42>
 800a496:	4621      	mov	r1, r4
 800a498:	4628      	mov	r0, r5
 800a49a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a49e:	f7ff bf63 	b.w	800a368 <__sflush_r>
 800a4a2:	4b07      	ldr	r3, [pc, #28]	; (800a4c0 <_fflush_r+0x4c>)
 800a4a4:	429c      	cmp	r4, r3
 800a4a6:	d101      	bne.n	800a4ac <_fflush_r+0x38>
 800a4a8:	68ac      	ldr	r4, [r5, #8]
 800a4aa:	e7f1      	b.n	800a490 <_fflush_r+0x1c>
 800a4ac:	4b05      	ldr	r3, [pc, #20]	; (800a4c4 <_fflush_r+0x50>)
 800a4ae:	429c      	cmp	r4, r3
 800a4b0:	bf08      	it	eq
 800a4b2:	68ec      	ldreq	r4, [r5, #12]
 800a4b4:	e7ec      	b.n	800a490 <_fflush_r+0x1c>
 800a4b6:	2000      	movs	r0, #0
 800a4b8:	bd38      	pop	{r3, r4, r5, pc}
 800a4ba:	bf00      	nop
 800a4bc:	0800b598 	.word	0x0800b598
 800a4c0:	0800b5b8 	.word	0x0800b5b8
 800a4c4:	0800b578 	.word	0x0800b578

0800a4c8 <std>:
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	b510      	push	{r4, lr}
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	e9c0 3300 	strd	r3, r3, [r0]
 800a4d2:	6083      	str	r3, [r0, #8]
 800a4d4:	8181      	strh	r1, [r0, #12]
 800a4d6:	6643      	str	r3, [r0, #100]	; 0x64
 800a4d8:	81c2      	strh	r2, [r0, #14]
 800a4da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4de:	6183      	str	r3, [r0, #24]
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	2208      	movs	r2, #8
 800a4e4:	305c      	adds	r0, #92	; 0x5c
 800a4e6:	f7fe fbe8 	bl	8008cba <memset>
 800a4ea:	4b05      	ldr	r3, [pc, #20]	; (800a500 <std+0x38>)
 800a4ec:	6263      	str	r3, [r4, #36]	; 0x24
 800a4ee:	4b05      	ldr	r3, [pc, #20]	; (800a504 <std+0x3c>)
 800a4f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4f2:	4b05      	ldr	r3, [pc, #20]	; (800a508 <std+0x40>)
 800a4f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4f6:	4b05      	ldr	r3, [pc, #20]	; (800a50c <std+0x44>)
 800a4f8:	6224      	str	r4, [r4, #32]
 800a4fa:	6323      	str	r3, [r4, #48]	; 0x30
 800a4fc:	bd10      	pop	{r4, pc}
 800a4fe:	bf00      	nop
 800a500:	0800b115 	.word	0x0800b115
 800a504:	0800b137 	.word	0x0800b137
 800a508:	0800b16f 	.word	0x0800b16f
 800a50c:	0800b193 	.word	0x0800b193

0800a510 <_cleanup_r>:
 800a510:	4901      	ldr	r1, [pc, #4]	; (800a518 <_cleanup_r+0x8>)
 800a512:	f000 b885 	b.w	800a620 <_fwalk_reent>
 800a516:	bf00      	nop
 800a518:	0800a475 	.word	0x0800a475

0800a51c <__sfmoreglue>:
 800a51c:	b570      	push	{r4, r5, r6, lr}
 800a51e:	1e4a      	subs	r2, r1, #1
 800a520:	2568      	movs	r5, #104	; 0x68
 800a522:	4355      	muls	r5, r2
 800a524:	460e      	mov	r6, r1
 800a526:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a52a:	f000 fc49 	bl	800adc0 <_malloc_r>
 800a52e:	4604      	mov	r4, r0
 800a530:	b140      	cbz	r0, 800a544 <__sfmoreglue+0x28>
 800a532:	2100      	movs	r1, #0
 800a534:	e9c0 1600 	strd	r1, r6, [r0]
 800a538:	300c      	adds	r0, #12
 800a53a:	60a0      	str	r0, [r4, #8]
 800a53c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a540:	f7fe fbbb 	bl	8008cba <memset>
 800a544:	4620      	mov	r0, r4
 800a546:	bd70      	pop	{r4, r5, r6, pc}

0800a548 <__sinit>:
 800a548:	6983      	ldr	r3, [r0, #24]
 800a54a:	b510      	push	{r4, lr}
 800a54c:	4604      	mov	r4, r0
 800a54e:	bb33      	cbnz	r3, 800a59e <__sinit+0x56>
 800a550:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a554:	6503      	str	r3, [r0, #80]	; 0x50
 800a556:	4b12      	ldr	r3, [pc, #72]	; (800a5a0 <__sinit+0x58>)
 800a558:	4a12      	ldr	r2, [pc, #72]	; (800a5a4 <__sinit+0x5c>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	6282      	str	r2, [r0, #40]	; 0x28
 800a55e:	4298      	cmp	r0, r3
 800a560:	bf04      	itt	eq
 800a562:	2301      	moveq	r3, #1
 800a564:	6183      	streq	r3, [r0, #24]
 800a566:	f000 f81f 	bl	800a5a8 <__sfp>
 800a56a:	6060      	str	r0, [r4, #4]
 800a56c:	4620      	mov	r0, r4
 800a56e:	f000 f81b 	bl	800a5a8 <__sfp>
 800a572:	60a0      	str	r0, [r4, #8]
 800a574:	4620      	mov	r0, r4
 800a576:	f000 f817 	bl	800a5a8 <__sfp>
 800a57a:	2200      	movs	r2, #0
 800a57c:	60e0      	str	r0, [r4, #12]
 800a57e:	2104      	movs	r1, #4
 800a580:	6860      	ldr	r0, [r4, #4]
 800a582:	f7ff ffa1 	bl	800a4c8 <std>
 800a586:	2201      	movs	r2, #1
 800a588:	2109      	movs	r1, #9
 800a58a:	68a0      	ldr	r0, [r4, #8]
 800a58c:	f7ff ff9c 	bl	800a4c8 <std>
 800a590:	2202      	movs	r2, #2
 800a592:	2112      	movs	r1, #18
 800a594:	68e0      	ldr	r0, [r4, #12]
 800a596:	f7ff ff97 	bl	800a4c8 <std>
 800a59a:	2301      	movs	r3, #1
 800a59c:	61a3      	str	r3, [r4, #24]
 800a59e:	bd10      	pop	{r4, pc}
 800a5a0:	0800b530 	.word	0x0800b530
 800a5a4:	0800a511 	.word	0x0800a511

0800a5a8 <__sfp>:
 800a5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5aa:	4b1b      	ldr	r3, [pc, #108]	; (800a618 <__sfp+0x70>)
 800a5ac:	681e      	ldr	r6, [r3, #0]
 800a5ae:	69b3      	ldr	r3, [r6, #24]
 800a5b0:	4607      	mov	r7, r0
 800a5b2:	b913      	cbnz	r3, 800a5ba <__sfp+0x12>
 800a5b4:	4630      	mov	r0, r6
 800a5b6:	f7ff ffc7 	bl	800a548 <__sinit>
 800a5ba:	3648      	adds	r6, #72	; 0x48
 800a5bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a5c0:	3b01      	subs	r3, #1
 800a5c2:	d503      	bpl.n	800a5cc <__sfp+0x24>
 800a5c4:	6833      	ldr	r3, [r6, #0]
 800a5c6:	b133      	cbz	r3, 800a5d6 <__sfp+0x2e>
 800a5c8:	6836      	ldr	r6, [r6, #0]
 800a5ca:	e7f7      	b.n	800a5bc <__sfp+0x14>
 800a5cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a5d0:	b16d      	cbz	r5, 800a5ee <__sfp+0x46>
 800a5d2:	3468      	adds	r4, #104	; 0x68
 800a5d4:	e7f4      	b.n	800a5c0 <__sfp+0x18>
 800a5d6:	2104      	movs	r1, #4
 800a5d8:	4638      	mov	r0, r7
 800a5da:	f7ff ff9f 	bl	800a51c <__sfmoreglue>
 800a5de:	6030      	str	r0, [r6, #0]
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	d1f1      	bne.n	800a5c8 <__sfp+0x20>
 800a5e4:	230c      	movs	r3, #12
 800a5e6:	603b      	str	r3, [r7, #0]
 800a5e8:	4604      	mov	r4, r0
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5ee:	4b0b      	ldr	r3, [pc, #44]	; (800a61c <__sfp+0x74>)
 800a5f0:	6665      	str	r5, [r4, #100]	; 0x64
 800a5f2:	e9c4 5500 	strd	r5, r5, [r4]
 800a5f6:	60a5      	str	r5, [r4, #8]
 800a5f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a5fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a600:	2208      	movs	r2, #8
 800a602:	4629      	mov	r1, r5
 800a604:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a608:	f7fe fb57 	bl	8008cba <memset>
 800a60c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a610:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a614:	e7e9      	b.n	800a5ea <__sfp+0x42>
 800a616:	bf00      	nop
 800a618:	0800b530 	.word	0x0800b530
 800a61c:	ffff0001 	.word	0xffff0001

0800a620 <_fwalk_reent>:
 800a620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a624:	4680      	mov	r8, r0
 800a626:	4689      	mov	r9, r1
 800a628:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a62c:	2600      	movs	r6, #0
 800a62e:	b914      	cbnz	r4, 800a636 <_fwalk_reent+0x16>
 800a630:	4630      	mov	r0, r6
 800a632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a636:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a63a:	3f01      	subs	r7, #1
 800a63c:	d501      	bpl.n	800a642 <_fwalk_reent+0x22>
 800a63e:	6824      	ldr	r4, [r4, #0]
 800a640:	e7f5      	b.n	800a62e <_fwalk_reent+0xe>
 800a642:	89ab      	ldrh	r3, [r5, #12]
 800a644:	2b01      	cmp	r3, #1
 800a646:	d907      	bls.n	800a658 <_fwalk_reent+0x38>
 800a648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a64c:	3301      	adds	r3, #1
 800a64e:	d003      	beq.n	800a658 <_fwalk_reent+0x38>
 800a650:	4629      	mov	r1, r5
 800a652:	4640      	mov	r0, r8
 800a654:	47c8      	blx	r9
 800a656:	4306      	orrs	r6, r0
 800a658:	3568      	adds	r5, #104	; 0x68
 800a65a:	e7ee      	b.n	800a63a <_fwalk_reent+0x1a>

0800a65c <_localeconv_r>:
 800a65c:	4b04      	ldr	r3, [pc, #16]	; (800a670 <_localeconv_r+0x14>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	6a18      	ldr	r0, [r3, #32]
 800a662:	4b04      	ldr	r3, [pc, #16]	; (800a674 <_localeconv_r+0x18>)
 800a664:	2800      	cmp	r0, #0
 800a666:	bf08      	it	eq
 800a668:	4618      	moveq	r0, r3
 800a66a:	30f0      	adds	r0, #240	; 0xf0
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	20000020 	.word	0x20000020
 800a674:	20000084 	.word	0x20000084

0800a678 <__swhatbuf_r>:
 800a678:	b570      	push	{r4, r5, r6, lr}
 800a67a:	460e      	mov	r6, r1
 800a67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a680:	2900      	cmp	r1, #0
 800a682:	b096      	sub	sp, #88	; 0x58
 800a684:	4614      	mov	r4, r2
 800a686:	461d      	mov	r5, r3
 800a688:	da07      	bge.n	800a69a <__swhatbuf_r+0x22>
 800a68a:	2300      	movs	r3, #0
 800a68c:	602b      	str	r3, [r5, #0]
 800a68e:	89b3      	ldrh	r3, [r6, #12]
 800a690:	061a      	lsls	r2, r3, #24
 800a692:	d410      	bmi.n	800a6b6 <__swhatbuf_r+0x3e>
 800a694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a698:	e00e      	b.n	800a6b8 <__swhatbuf_r+0x40>
 800a69a:	466a      	mov	r2, sp
 800a69c:	f000 fda0 	bl	800b1e0 <_fstat_r>
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	dbf2      	blt.n	800a68a <__swhatbuf_r+0x12>
 800a6a4:	9a01      	ldr	r2, [sp, #4]
 800a6a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a6aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a6ae:	425a      	negs	r2, r3
 800a6b0:	415a      	adcs	r2, r3
 800a6b2:	602a      	str	r2, [r5, #0]
 800a6b4:	e7ee      	b.n	800a694 <__swhatbuf_r+0x1c>
 800a6b6:	2340      	movs	r3, #64	; 0x40
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	6023      	str	r3, [r4, #0]
 800a6bc:	b016      	add	sp, #88	; 0x58
 800a6be:	bd70      	pop	{r4, r5, r6, pc}

0800a6c0 <__smakebuf_r>:
 800a6c0:	898b      	ldrh	r3, [r1, #12]
 800a6c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6c4:	079d      	lsls	r5, r3, #30
 800a6c6:	4606      	mov	r6, r0
 800a6c8:	460c      	mov	r4, r1
 800a6ca:	d507      	bpl.n	800a6dc <__smakebuf_r+0x1c>
 800a6cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6d0:	6023      	str	r3, [r4, #0]
 800a6d2:	6123      	str	r3, [r4, #16]
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	6163      	str	r3, [r4, #20]
 800a6d8:	b002      	add	sp, #8
 800a6da:	bd70      	pop	{r4, r5, r6, pc}
 800a6dc:	ab01      	add	r3, sp, #4
 800a6de:	466a      	mov	r2, sp
 800a6e0:	f7ff ffca 	bl	800a678 <__swhatbuf_r>
 800a6e4:	9900      	ldr	r1, [sp, #0]
 800a6e6:	4605      	mov	r5, r0
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f000 fb69 	bl	800adc0 <_malloc_r>
 800a6ee:	b948      	cbnz	r0, 800a704 <__smakebuf_r+0x44>
 800a6f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6f4:	059a      	lsls	r2, r3, #22
 800a6f6:	d4ef      	bmi.n	800a6d8 <__smakebuf_r+0x18>
 800a6f8:	f023 0303 	bic.w	r3, r3, #3
 800a6fc:	f043 0302 	orr.w	r3, r3, #2
 800a700:	81a3      	strh	r3, [r4, #12]
 800a702:	e7e3      	b.n	800a6cc <__smakebuf_r+0xc>
 800a704:	4b0d      	ldr	r3, [pc, #52]	; (800a73c <__smakebuf_r+0x7c>)
 800a706:	62b3      	str	r3, [r6, #40]	; 0x28
 800a708:	89a3      	ldrh	r3, [r4, #12]
 800a70a:	6020      	str	r0, [r4, #0]
 800a70c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a710:	81a3      	strh	r3, [r4, #12]
 800a712:	9b00      	ldr	r3, [sp, #0]
 800a714:	6163      	str	r3, [r4, #20]
 800a716:	9b01      	ldr	r3, [sp, #4]
 800a718:	6120      	str	r0, [r4, #16]
 800a71a:	b15b      	cbz	r3, 800a734 <__smakebuf_r+0x74>
 800a71c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a720:	4630      	mov	r0, r6
 800a722:	f000 fd6f 	bl	800b204 <_isatty_r>
 800a726:	b128      	cbz	r0, 800a734 <__smakebuf_r+0x74>
 800a728:	89a3      	ldrh	r3, [r4, #12]
 800a72a:	f023 0303 	bic.w	r3, r3, #3
 800a72e:	f043 0301 	orr.w	r3, r3, #1
 800a732:	81a3      	strh	r3, [r4, #12]
 800a734:	89a3      	ldrh	r3, [r4, #12]
 800a736:	431d      	orrs	r5, r3
 800a738:	81a5      	strh	r5, [r4, #12]
 800a73a:	e7cd      	b.n	800a6d8 <__smakebuf_r+0x18>
 800a73c:	0800a511 	.word	0x0800a511

0800a740 <malloc>:
 800a740:	4b02      	ldr	r3, [pc, #8]	; (800a74c <malloc+0xc>)
 800a742:	4601      	mov	r1, r0
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	f000 bb3b 	b.w	800adc0 <_malloc_r>
 800a74a:	bf00      	nop
 800a74c:	20000020 	.word	0x20000020

0800a750 <_Balloc>:
 800a750:	b570      	push	{r4, r5, r6, lr}
 800a752:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a754:	4604      	mov	r4, r0
 800a756:	460e      	mov	r6, r1
 800a758:	b93d      	cbnz	r5, 800a76a <_Balloc+0x1a>
 800a75a:	2010      	movs	r0, #16
 800a75c:	f7ff fff0 	bl	800a740 <malloc>
 800a760:	6260      	str	r0, [r4, #36]	; 0x24
 800a762:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a766:	6005      	str	r5, [r0, #0]
 800a768:	60c5      	str	r5, [r0, #12]
 800a76a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a76c:	68eb      	ldr	r3, [r5, #12]
 800a76e:	b183      	cbz	r3, 800a792 <_Balloc+0x42>
 800a770:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a778:	b9b8      	cbnz	r0, 800a7aa <_Balloc+0x5a>
 800a77a:	2101      	movs	r1, #1
 800a77c:	fa01 f506 	lsl.w	r5, r1, r6
 800a780:	1d6a      	adds	r2, r5, #5
 800a782:	0092      	lsls	r2, r2, #2
 800a784:	4620      	mov	r0, r4
 800a786:	f000 fabf 	bl	800ad08 <_calloc_r>
 800a78a:	b160      	cbz	r0, 800a7a6 <_Balloc+0x56>
 800a78c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a790:	e00e      	b.n	800a7b0 <_Balloc+0x60>
 800a792:	2221      	movs	r2, #33	; 0x21
 800a794:	2104      	movs	r1, #4
 800a796:	4620      	mov	r0, r4
 800a798:	f000 fab6 	bl	800ad08 <_calloc_r>
 800a79c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a79e:	60e8      	str	r0, [r5, #12]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d1e4      	bne.n	800a770 <_Balloc+0x20>
 800a7a6:	2000      	movs	r0, #0
 800a7a8:	bd70      	pop	{r4, r5, r6, pc}
 800a7aa:	6802      	ldr	r2, [r0, #0]
 800a7ac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7b6:	e7f7      	b.n	800a7a8 <_Balloc+0x58>

0800a7b8 <_Bfree>:
 800a7b8:	b570      	push	{r4, r5, r6, lr}
 800a7ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a7bc:	4606      	mov	r6, r0
 800a7be:	460d      	mov	r5, r1
 800a7c0:	b93c      	cbnz	r4, 800a7d2 <_Bfree+0x1a>
 800a7c2:	2010      	movs	r0, #16
 800a7c4:	f7ff ffbc 	bl	800a740 <malloc>
 800a7c8:	6270      	str	r0, [r6, #36]	; 0x24
 800a7ca:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7ce:	6004      	str	r4, [r0, #0]
 800a7d0:	60c4      	str	r4, [r0, #12]
 800a7d2:	b13d      	cbz	r5, 800a7e4 <_Bfree+0x2c>
 800a7d4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a7d6:	686a      	ldr	r2, [r5, #4]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a7de:	6029      	str	r1, [r5, #0]
 800a7e0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a7e4:	bd70      	pop	{r4, r5, r6, pc}

0800a7e6 <__multadd>:
 800a7e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ea:	690d      	ldr	r5, [r1, #16]
 800a7ec:	461f      	mov	r7, r3
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	f101 0c14 	add.w	ip, r1, #20
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f8dc 0000 	ldr.w	r0, [ip]
 800a7fc:	b281      	uxth	r1, r0
 800a7fe:	fb02 7101 	mla	r1, r2, r1, r7
 800a802:	0c0f      	lsrs	r7, r1, #16
 800a804:	0c00      	lsrs	r0, r0, #16
 800a806:	fb02 7000 	mla	r0, r2, r0, r7
 800a80a:	b289      	uxth	r1, r1
 800a80c:	3301      	adds	r3, #1
 800a80e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a812:	429d      	cmp	r5, r3
 800a814:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a818:	f84c 1b04 	str.w	r1, [ip], #4
 800a81c:	dcec      	bgt.n	800a7f8 <__multadd+0x12>
 800a81e:	b1d7      	cbz	r7, 800a856 <__multadd+0x70>
 800a820:	68a3      	ldr	r3, [r4, #8]
 800a822:	42ab      	cmp	r3, r5
 800a824:	dc12      	bgt.n	800a84c <__multadd+0x66>
 800a826:	6861      	ldr	r1, [r4, #4]
 800a828:	4630      	mov	r0, r6
 800a82a:	3101      	adds	r1, #1
 800a82c:	f7ff ff90 	bl	800a750 <_Balloc>
 800a830:	6922      	ldr	r2, [r4, #16]
 800a832:	3202      	adds	r2, #2
 800a834:	f104 010c 	add.w	r1, r4, #12
 800a838:	4680      	mov	r8, r0
 800a83a:	0092      	lsls	r2, r2, #2
 800a83c:	300c      	adds	r0, #12
 800a83e:	f7fe fa31 	bl	8008ca4 <memcpy>
 800a842:	4621      	mov	r1, r4
 800a844:	4630      	mov	r0, r6
 800a846:	f7ff ffb7 	bl	800a7b8 <_Bfree>
 800a84a:	4644      	mov	r4, r8
 800a84c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a850:	3501      	adds	r5, #1
 800a852:	615f      	str	r7, [r3, #20]
 800a854:	6125      	str	r5, [r4, #16]
 800a856:	4620      	mov	r0, r4
 800a858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a85c <__hi0bits>:
 800a85c:	0c02      	lsrs	r2, r0, #16
 800a85e:	0412      	lsls	r2, r2, #16
 800a860:	4603      	mov	r3, r0
 800a862:	b9b2      	cbnz	r2, 800a892 <__hi0bits+0x36>
 800a864:	0403      	lsls	r3, r0, #16
 800a866:	2010      	movs	r0, #16
 800a868:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a86c:	bf04      	itt	eq
 800a86e:	021b      	lsleq	r3, r3, #8
 800a870:	3008      	addeq	r0, #8
 800a872:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a876:	bf04      	itt	eq
 800a878:	011b      	lsleq	r3, r3, #4
 800a87a:	3004      	addeq	r0, #4
 800a87c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a880:	bf04      	itt	eq
 800a882:	009b      	lsleq	r3, r3, #2
 800a884:	3002      	addeq	r0, #2
 800a886:	2b00      	cmp	r3, #0
 800a888:	db06      	blt.n	800a898 <__hi0bits+0x3c>
 800a88a:	005b      	lsls	r3, r3, #1
 800a88c:	d503      	bpl.n	800a896 <__hi0bits+0x3a>
 800a88e:	3001      	adds	r0, #1
 800a890:	4770      	bx	lr
 800a892:	2000      	movs	r0, #0
 800a894:	e7e8      	b.n	800a868 <__hi0bits+0xc>
 800a896:	2020      	movs	r0, #32
 800a898:	4770      	bx	lr

0800a89a <__lo0bits>:
 800a89a:	6803      	ldr	r3, [r0, #0]
 800a89c:	f013 0207 	ands.w	r2, r3, #7
 800a8a0:	4601      	mov	r1, r0
 800a8a2:	d00b      	beq.n	800a8bc <__lo0bits+0x22>
 800a8a4:	07da      	lsls	r2, r3, #31
 800a8a6:	d423      	bmi.n	800a8f0 <__lo0bits+0x56>
 800a8a8:	0798      	lsls	r0, r3, #30
 800a8aa:	bf49      	itett	mi
 800a8ac:	085b      	lsrmi	r3, r3, #1
 800a8ae:	089b      	lsrpl	r3, r3, #2
 800a8b0:	2001      	movmi	r0, #1
 800a8b2:	600b      	strmi	r3, [r1, #0]
 800a8b4:	bf5c      	itt	pl
 800a8b6:	600b      	strpl	r3, [r1, #0]
 800a8b8:	2002      	movpl	r0, #2
 800a8ba:	4770      	bx	lr
 800a8bc:	b298      	uxth	r0, r3
 800a8be:	b9a8      	cbnz	r0, 800a8ec <__lo0bits+0x52>
 800a8c0:	0c1b      	lsrs	r3, r3, #16
 800a8c2:	2010      	movs	r0, #16
 800a8c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a8c8:	bf04      	itt	eq
 800a8ca:	0a1b      	lsreq	r3, r3, #8
 800a8cc:	3008      	addeq	r0, #8
 800a8ce:	071a      	lsls	r2, r3, #28
 800a8d0:	bf04      	itt	eq
 800a8d2:	091b      	lsreq	r3, r3, #4
 800a8d4:	3004      	addeq	r0, #4
 800a8d6:	079a      	lsls	r2, r3, #30
 800a8d8:	bf04      	itt	eq
 800a8da:	089b      	lsreq	r3, r3, #2
 800a8dc:	3002      	addeq	r0, #2
 800a8de:	07da      	lsls	r2, r3, #31
 800a8e0:	d402      	bmi.n	800a8e8 <__lo0bits+0x4e>
 800a8e2:	085b      	lsrs	r3, r3, #1
 800a8e4:	d006      	beq.n	800a8f4 <__lo0bits+0x5a>
 800a8e6:	3001      	adds	r0, #1
 800a8e8:	600b      	str	r3, [r1, #0]
 800a8ea:	4770      	bx	lr
 800a8ec:	4610      	mov	r0, r2
 800a8ee:	e7e9      	b.n	800a8c4 <__lo0bits+0x2a>
 800a8f0:	2000      	movs	r0, #0
 800a8f2:	4770      	bx	lr
 800a8f4:	2020      	movs	r0, #32
 800a8f6:	4770      	bx	lr

0800a8f8 <__i2b>:
 800a8f8:	b510      	push	{r4, lr}
 800a8fa:	460c      	mov	r4, r1
 800a8fc:	2101      	movs	r1, #1
 800a8fe:	f7ff ff27 	bl	800a750 <_Balloc>
 800a902:	2201      	movs	r2, #1
 800a904:	6144      	str	r4, [r0, #20]
 800a906:	6102      	str	r2, [r0, #16]
 800a908:	bd10      	pop	{r4, pc}

0800a90a <__multiply>:
 800a90a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a90e:	4614      	mov	r4, r2
 800a910:	690a      	ldr	r2, [r1, #16]
 800a912:	6923      	ldr	r3, [r4, #16]
 800a914:	429a      	cmp	r2, r3
 800a916:	bfb8      	it	lt
 800a918:	460b      	movlt	r3, r1
 800a91a:	4688      	mov	r8, r1
 800a91c:	bfbc      	itt	lt
 800a91e:	46a0      	movlt	r8, r4
 800a920:	461c      	movlt	r4, r3
 800a922:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a926:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a92a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a92e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a932:	eb07 0609 	add.w	r6, r7, r9
 800a936:	42b3      	cmp	r3, r6
 800a938:	bfb8      	it	lt
 800a93a:	3101      	addlt	r1, #1
 800a93c:	f7ff ff08 	bl	800a750 <_Balloc>
 800a940:	f100 0514 	add.w	r5, r0, #20
 800a944:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a948:	462b      	mov	r3, r5
 800a94a:	2200      	movs	r2, #0
 800a94c:	4573      	cmp	r3, lr
 800a94e:	d316      	bcc.n	800a97e <__multiply+0x74>
 800a950:	f104 0214 	add.w	r2, r4, #20
 800a954:	f108 0114 	add.w	r1, r8, #20
 800a958:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a95c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a960:	9300      	str	r3, [sp, #0]
 800a962:	9b00      	ldr	r3, [sp, #0]
 800a964:	9201      	str	r2, [sp, #4]
 800a966:	4293      	cmp	r3, r2
 800a968:	d80c      	bhi.n	800a984 <__multiply+0x7a>
 800a96a:	2e00      	cmp	r6, #0
 800a96c:	dd03      	ble.n	800a976 <__multiply+0x6c>
 800a96e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a972:	2b00      	cmp	r3, #0
 800a974:	d05d      	beq.n	800aa32 <__multiply+0x128>
 800a976:	6106      	str	r6, [r0, #16]
 800a978:	b003      	add	sp, #12
 800a97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a97e:	f843 2b04 	str.w	r2, [r3], #4
 800a982:	e7e3      	b.n	800a94c <__multiply+0x42>
 800a984:	f8b2 b000 	ldrh.w	fp, [r2]
 800a988:	f1bb 0f00 	cmp.w	fp, #0
 800a98c:	d023      	beq.n	800a9d6 <__multiply+0xcc>
 800a98e:	4689      	mov	r9, r1
 800a990:	46ac      	mov	ip, r5
 800a992:	f04f 0800 	mov.w	r8, #0
 800a996:	f859 4b04 	ldr.w	r4, [r9], #4
 800a99a:	f8dc a000 	ldr.w	sl, [ip]
 800a99e:	b2a3      	uxth	r3, r4
 800a9a0:	fa1f fa8a 	uxth.w	sl, sl
 800a9a4:	fb0b a303 	mla	r3, fp, r3, sl
 800a9a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a9ac:	f8dc 4000 	ldr.w	r4, [ip]
 800a9b0:	4443      	add	r3, r8
 800a9b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a9b6:	fb0b 840a 	mla	r4, fp, sl, r8
 800a9ba:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a9be:	46e2      	mov	sl, ip
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a9c6:	454f      	cmp	r7, r9
 800a9c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a9cc:	f84a 3b04 	str.w	r3, [sl], #4
 800a9d0:	d82b      	bhi.n	800aa2a <__multiply+0x120>
 800a9d2:	f8cc 8004 	str.w	r8, [ip, #4]
 800a9d6:	9b01      	ldr	r3, [sp, #4]
 800a9d8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a9dc:	3204      	adds	r2, #4
 800a9de:	f1ba 0f00 	cmp.w	sl, #0
 800a9e2:	d020      	beq.n	800aa26 <__multiply+0x11c>
 800a9e4:	682b      	ldr	r3, [r5, #0]
 800a9e6:	4689      	mov	r9, r1
 800a9e8:	46a8      	mov	r8, r5
 800a9ea:	f04f 0b00 	mov.w	fp, #0
 800a9ee:	f8b9 c000 	ldrh.w	ip, [r9]
 800a9f2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a9f6:	fb0a 440c 	mla	r4, sl, ip, r4
 800a9fa:	445c      	add	r4, fp
 800a9fc:	46c4      	mov	ip, r8
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aa04:	f84c 3b04 	str.w	r3, [ip], #4
 800aa08:	f859 3b04 	ldr.w	r3, [r9], #4
 800aa0c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800aa10:	0c1b      	lsrs	r3, r3, #16
 800aa12:	fb0a b303 	mla	r3, sl, r3, fp
 800aa16:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800aa1a:	454f      	cmp	r7, r9
 800aa1c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800aa20:	d805      	bhi.n	800aa2e <__multiply+0x124>
 800aa22:	f8c8 3004 	str.w	r3, [r8, #4]
 800aa26:	3504      	adds	r5, #4
 800aa28:	e79b      	b.n	800a962 <__multiply+0x58>
 800aa2a:	46d4      	mov	ip, sl
 800aa2c:	e7b3      	b.n	800a996 <__multiply+0x8c>
 800aa2e:	46e0      	mov	r8, ip
 800aa30:	e7dd      	b.n	800a9ee <__multiply+0xe4>
 800aa32:	3e01      	subs	r6, #1
 800aa34:	e799      	b.n	800a96a <__multiply+0x60>
	...

0800aa38 <__pow5mult>:
 800aa38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa3c:	4615      	mov	r5, r2
 800aa3e:	f012 0203 	ands.w	r2, r2, #3
 800aa42:	4606      	mov	r6, r0
 800aa44:	460f      	mov	r7, r1
 800aa46:	d007      	beq.n	800aa58 <__pow5mult+0x20>
 800aa48:	3a01      	subs	r2, #1
 800aa4a:	4c21      	ldr	r4, [pc, #132]	; (800aad0 <__pow5mult+0x98>)
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa52:	f7ff fec8 	bl	800a7e6 <__multadd>
 800aa56:	4607      	mov	r7, r0
 800aa58:	10ad      	asrs	r5, r5, #2
 800aa5a:	d035      	beq.n	800aac8 <__pow5mult+0x90>
 800aa5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa5e:	b93c      	cbnz	r4, 800aa70 <__pow5mult+0x38>
 800aa60:	2010      	movs	r0, #16
 800aa62:	f7ff fe6d 	bl	800a740 <malloc>
 800aa66:	6270      	str	r0, [r6, #36]	; 0x24
 800aa68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa6c:	6004      	str	r4, [r0, #0]
 800aa6e:	60c4      	str	r4, [r0, #12]
 800aa70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa78:	b94c      	cbnz	r4, 800aa8e <__pow5mult+0x56>
 800aa7a:	f240 2171 	movw	r1, #625	; 0x271
 800aa7e:	4630      	mov	r0, r6
 800aa80:	f7ff ff3a 	bl	800a8f8 <__i2b>
 800aa84:	2300      	movs	r3, #0
 800aa86:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa8a:	4604      	mov	r4, r0
 800aa8c:	6003      	str	r3, [r0, #0]
 800aa8e:	f04f 0800 	mov.w	r8, #0
 800aa92:	07eb      	lsls	r3, r5, #31
 800aa94:	d50a      	bpl.n	800aaac <__pow5mult+0x74>
 800aa96:	4639      	mov	r1, r7
 800aa98:	4622      	mov	r2, r4
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f7ff ff35 	bl	800a90a <__multiply>
 800aaa0:	4639      	mov	r1, r7
 800aaa2:	4681      	mov	r9, r0
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	f7ff fe87 	bl	800a7b8 <_Bfree>
 800aaaa:	464f      	mov	r7, r9
 800aaac:	106d      	asrs	r5, r5, #1
 800aaae:	d00b      	beq.n	800aac8 <__pow5mult+0x90>
 800aab0:	6820      	ldr	r0, [r4, #0]
 800aab2:	b938      	cbnz	r0, 800aac4 <__pow5mult+0x8c>
 800aab4:	4622      	mov	r2, r4
 800aab6:	4621      	mov	r1, r4
 800aab8:	4630      	mov	r0, r6
 800aaba:	f7ff ff26 	bl	800a90a <__multiply>
 800aabe:	6020      	str	r0, [r4, #0]
 800aac0:	f8c0 8000 	str.w	r8, [r0]
 800aac4:	4604      	mov	r4, r0
 800aac6:	e7e4      	b.n	800aa92 <__pow5mult+0x5a>
 800aac8:	4638      	mov	r0, r7
 800aaca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aace:	bf00      	nop
 800aad0:	0800b6c8 	.word	0x0800b6c8

0800aad4 <__lshift>:
 800aad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aad8:	460c      	mov	r4, r1
 800aada:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aade:	6923      	ldr	r3, [r4, #16]
 800aae0:	6849      	ldr	r1, [r1, #4]
 800aae2:	eb0a 0903 	add.w	r9, sl, r3
 800aae6:	68a3      	ldr	r3, [r4, #8]
 800aae8:	4607      	mov	r7, r0
 800aaea:	4616      	mov	r6, r2
 800aaec:	f109 0501 	add.w	r5, r9, #1
 800aaf0:	42ab      	cmp	r3, r5
 800aaf2:	db32      	blt.n	800ab5a <__lshift+0x86>
 800aaf4:	4638      	mov	r0, r7
 800aaf6:	f7ff fe2b 	bl	800a750 <_Balloc>
 800aafa:	2300      	movs	r3, #0
 800aafc:	4680      	mov	r8, r0
 800aafe:	f100 0114 	add.w	r1, r0, #20
 800ab02:	461a      	mov	r2, r3
 800ab04:	4553      	cmp	r3, sl
 800ab06:	db2b      	blt.n	800ab60 <__lshift+0x8c>
 800ab08:	6920      	ldr	r0, [r4, #16]
 800ab0a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab0e:	f104 0314 	add.w	r3, r4, #20
 800ab12:	f016 021f 	ands.w	r2, r6, #31
 800ab16:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab1a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab1e:	d025      	beq.n	800ab6c <__lshift+0x98>
 800ab20:	f1c2 0e20 	rsb	lr, r2, #32
 800ab24:	2000      	movs	r0, #0
 800ab26:	681e      	ldr	r6, [r3, #0]
 800ab28:	468a      	mov	sl, r1
 800ab2a:	4096      	lsls	r6, r2
 800ab2c:	4330      	orrs	r0, r6
 800ab2e:	f84a 0b04 	str.w	r0, [sl], #4
 800ab32:	f853 0b04 	ldr.w	r0, [r3], #4
 800ab36:	459c      	cmp	ip, r3
 800ab38:	fa20 f00e 	lsr.w	r0, r0, lr
 800ab3c:	d814      	bhi.n	800ab68 <__lshift+0x94>
 800ab3e:	6048      	str	r0, [r1, #4]
 800ab40:	b108      	cbz	r0, 800ab46 <__lshift+0x72>
 800ab42:	f109 0502 	add.w	r5, r9, #2
 800ab46:	3d01      	subs	r5, #1
 800ab48:	4638      	mov	r0, r7
 800ab4a:	f8c8 5010 	str.w	r5, [r8, #16]
 800ab4e:	4621      	mov	r1, r4
 800ab50:	f7ff fe32 	bl	800a7b8 <_Bfree>
 800ab54:	4640      	mov	r0, r8
 800ab56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab5a:	3101      	adds	r1, #1
 800ab5c:	005b      	lsls	r3, r3, #1
 800ab5e:	e7c7      	b.n	800aaf0 <__lshift+0x1c>
 800ab60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ab64:	3301      	adds	r3, #1
 800ab66:	e7cd      	b.n	800ab04 <__lshift+0x30>
 800ab68:	4651      	mov	r1, sl
 800ab6a:	e7dc      	b.n	800ab26 <__lshift+0x52>
 800ab6c:	3904      	subs	r1, #4
 800ab6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab72:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab76:	459c      	cmp	ip, r3
 800ab78:	d8f9      	bhi.n	800ab6e <__lshift+0x9a>
 800ab7a:	e7e4      	b.n	800ab46 <__lshift+0x72>

0800ab7c <__mcmp>:
 800ab7c:	6903      	ldr	r3, [r0, #16]
 800ab7e:	690a      	ldr	r2, [r1, #16]
 800ab80:	1a9b      	subs	r3, r3, r2
 800ab82:	b530      	push	{r4, r5, lr}
 800ab84:	d10c      	bne.n	800aba0 <__mcmp+0x24>
 800ab86:	0092      	lsls	r2, r2, #2
 800ab88:	3014      	adds	r0, #20
 800ab8a:	3114      	adds	r1, #20
 800ab8c:	1884      	adds	r4, r0, r2
 800ab8e:	4411      	add	r1, r2
 800ab90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab98:	4295      	cmp	r5, r2
 800ab9a:	d003      	beq.n	800aba4 <__mcmp+0x28>
 800ab9c:	d305      	bcc.n	800abaa <__mcmp+0x2e>
 800ab9e:	2301      	movs	r3, #1
 800aba0:	4618      	mov	r0, r3
 800aba2:	bd30      	pop	{r4, r5, pc}
 800aba4:	42a0      	cmp	r0, r4
 800aba6:	d3f3      	bcc.n	800ab90 <__mcmp+0x14>
 800aba8:	e7fa      	b.n	800aba0 <__mcmp+0x24>
 800abaa:	f04f 33ff 	mov.w	r3, #4294967295
 800abae:	e7f7      	b.n	800aba0 <__mcmp+0x24>

0800abb0 <__mdiff>:
 800abb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abb4:	460d      	mov	r5, r1
 800abb6:	4607      	mov	r7, r0
 800abb8:	4611      	mov	r1, r2
 800abba:	4628      	mov	r0, r5
 800abbc:	4614      	mov	r4, r2
 800abbe:	f7ff ffdd 	bl	800ab7c <__mcmp>
 800abc2:	1e06      	subs	r6, r0, #0
 800abc4:	d108      	bne.n	800abd8 <__mdiff+0x28>
 800abc6:	4631      	mov	r1, r6
 800abc8:	4638      	mov	r0, r7
 800abca:	f7ff fdc1 	bl	800a750 <_Balloc>
 800abce:	2301      	movs	r3, #1
 800abd0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800abd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abd8:	bfa4      	itt	ge
 800abda:	4623      	movge	r3, r4
 800abdc:	462c      	movge	r4, r5
 800abde:	4638      	mov	r0, r7
 800abe0:	6861      	ldr	r1, [r4, #4]
 800abe2:	bfa6      	itte	ge
 800abe4:	461d      	movge	r5, r3
 800abe6:	2600      	movge	r6, #0
 800abe8:	2601      	movlt	r6, #1
 800abea:	f7ff fdb1 	bl	800a750 <_Balloc>
 800abee:	692b      	ldr	r3, [r5, #16]
 800abf0:	60c6      	str	r6, [r0, #12]
 800abf2:	6926      	ldr	r6, [r4, #16]
 800abf4:	f105 0914 	add.w	r9, r5, #20
 800abf8:	f104 0214 	add.w	r2, r4, #20
 800abfc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ac00:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ac04:	f100 0514 	add.w	r5, r0, #20
 800ac08:	f04f 0e00 	mov.w	lr, #0
 800ac0c:	f852 ab04 	ldr.w	sl, [r2], #4
 800ac10:	f859 4b04 	ldr.w	r4, [r9], #4
 800ac14:	fa1e f18a 	uxtah	r1, lr, sl
 800ac18:	b2a3      	uxth	r3, r4
 800ac1a:	1ac9      	subs	r1, r1, r3
 800ac1c:	0c23      	lsrs	r3, r4, #16
 800ac1e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ac22:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ac26:	b289      	uxth	r1, r1
 800ac28:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ac2c:	45c8      	cmp	r8, r9
 800ac2e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ac32:	4694      	mov	ip, r2
 800ac34:	f845 3b04 	str.w	r3, [r5], #4
 800ac38:	d8e8      	bhi.n	800ac0c <__mdiff+0x5c>
 800ac3a:	45bc      	cmp	ip, r7
 800ac3c:	d304      	bcc.n	800ac48 <__mdiff+0x98>
 800ac3e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ac42:	b183      	cbz	r3, 800ac66 <__mdiff+0xb6>
 800ac44:	6106      	str	r6, [r0, #16]
 800ac46:	e7c5      	b.n	800abd4 <__mdiff+0x24>
 800ac48:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ac4c:	fa1e f381 	uxtah	r3, lr, r1
 800ac50:	141a      	asrs	r2, r3, #16
 800ac52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac5c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ac60:	f845 3b04 	str.w	r3, [r5], #4
 800ac64:	e7e9      	b.n	800ac3a <__mdiff+0x8a>
 800ac66:	3e01      	subs	r6, #1
 800ac68:	e7e9      	b.n	800ac3e <__mdiff+0x8e>

0800ac6a <__d2b>:
 800ac6a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac6e:	460e      	mov	r6, r1
 800ac70:	2101      	movs	r1, #1
 800ac72:	ec59 8b10 	vmov	r8, r9, d0
 800ac76:	4615      	mov	r5, r2
 800ac78:	f7ff fd6a 	bl	800a750 <_Balloc>
 800ac7c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ac80:	4607      	mov	r7, r0
 800ac82:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac86:	bb34      	cbnz	r4, 800acd6 <__d2b+0x6c>
 800ac88:	9301      	str	r3, [sp, #4]
 800ac8a:	f1b8 0300 	subs.w	r3, r8, #0
 800ac8e:	d027      	beq.n	800ace0 <__d2b+0x76>
 800ac90:	a802      	add	r0, sp, #8
 800ac92:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ac96:	f7ff fe00 	bl	800a89a <__lo0bits>
 800ac9a:	9900      	ldr	r1, [sp, #0]
 800ac9c:	b1f0      	cbz	r0, 800acdc <__d2b+0x72>
 800ac9e:	9a01      	ldr	r2, [sp, #4]
 800aca0:	f1c0 0320 	rsb	r3, r0, #32
 800aca4:	fa02 f303 	lsl.w	r3, r2, r3
 800aca8:	430b      	orrs	r3, r1
 800acaa:	40c2      	lsrs	r2, r0
 800acac:	617b      	str	r3, [r7, #20]
 800acae:	9201      	str	r2, [sp, #4]
 800acb0:	9b01      	ldr	r3, [sp, #4]
 800acb2:	61bb      	str	r3, [r7, #24]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	bf14      	ite	ne
 800acb8:	2102      	movne	r1, #2
 800acba:	2101      	moveq	r1, #1
 800acbc:	6139      	str	r1, [r7, #16]
 800acbe:	b1c4      	cbz	r4, 800acf2 <__d2b+0x88>
 800acc0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800acc4:	4404      	add	r4, r0
 800acc6:	6034      	str	r4, [r6, #0]
 800acc8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800accc:	6028      	str	r0, [r5, #0]
 800acce:	4638      	mov	r0, r7
 800acd0:	b003      	add	sp, #12
 800acd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acda:	e7d5      	b.n	800ac88 <__d2b+0x1e>
 800acdc:	6179      	str	r1, [r7, #20]
 800acde:	e7e7      	b.n	800acb0 <__d2b+0x46>
 800ace0:	a801      	add	r0, sp, #4
 800ace2:	f7ff fdda 	bl	800a89a <__lo0bits>
 800ace6:	9b01      	ldr	r3, [sp, #4]
 800ace8:	617b      	str	r3, [r7, #20]
 800acea:	2101      	movs	r1, #1
 800acec:	6139      	str	r1, [r7, #16]
 800acee:	3020      	adds	r0, #32
 800acf0:	e7e5      	b.n	800acbe <__d2b+0x54>
 800acf2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800acf6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800acfa:	6030      	str	r0, [r6, #0]
 800acfc:	6918      	ldr	r0, [r3, #16]
 800acfe:	f7ff fdad 	bl	800a85c <__hi0bits>
 800ad02:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ad06:	e7e1      	b.n	800accc <__d2b+0x62>

0800ad08 <_calloc_r>:
 800ad08:	b538      	push	{r3, r4, r5, lr}
 800ad0a:	fb02 f401 	mul.w	r4, r2, r1
 800ad0e:	4621      	mov	r1, r4
 800ad10:	f000 f856 	bl	800adc0 <_malloc_r>
 800ad14:	4605      	mov	r5, r0
 800ad16:	b118      	cbz	r0, 800ad20 <_calloc_r+0x18>
 800ad18:	4622      	mov	r2, r4
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	f7fd ffcd 	bl	8008cba <memset>
 800ad20:	4628      	mov	r0, r5
 800ad22:	bd38      	pop	{r3, r4, r5, pc}

0800ad24 <_free_r>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	4605      	mov	r5, r0
 800ad28:	2900      	cmp	r1, #0
 800ad2a:	d045      	beq.n	800adb8 <_free_r+0x94>
 800ad2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad30:	1f0c      	subs	r4, r1, #4
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	bfb8      	it	lt
 800ad36:	18e4      	addlt	r4, r4, r3
 800ad38:	f000 fa98 	bl	800b26c <__malloc_lock>
 800ad3c:	4a1f      	ldr	r2, [pc, #124]	; (800adbc <_free_r+0x98>)
 800ad3e:	6813      	ldr	r3, [r2, #0]
 800ad40:	4610      	mov	r0, r2
 800ad42:	b933      	cbnz	r3, 800ad52 <_free_r+0x2e>
 800ad44:	6063      	str	r3, [r4, #4]
 800ad46:	6014      	str	r4, [r2, #0]
 800ad48:	4628      	mov	r0, r5
 800ad4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad4e:	f000 ba8e 	b.w	800b26e <__malloc_unlock>
 800ad52:	42a3      	cmp	r3, r4
 800ad54:	d90c      	bls.n	800ad70 <_free_r+0x4c>
 800ad56:	6821      	ldr	r1, [r4, #0]
 800ad58:	1862      	adds	r2, r4, r1
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	bf04      	itt	eq
 800ad5e:	681a      	ldreq	r2, [r3, #0]
 800ad60:	685b      	ldreq	r3, [r3, #4]
 800ad62:	6063      	str	r3, [r4, #4]
 800ad64:	bf04      	itt	eq
 800ad66:	1852      	addeq	r2, r2, r1
 800ad68:	6022      	streq	r2, [r4, #0]
 800ad6a:	6004      	str	r4, [r0, #0]
 800ad6c:	e7ec      	b.n	800ad48 <_free_r+0x24>
 800ad6e:	4613      	mov	r3, r2
 800ad70:	685a      	ldr	r2, [r3, #4]
 800ad72:	b10a      	cbz	r2, 800ad78 <_free_r+0x54>
 800ad74:	42a2      	cmp	r2, r4
 800ad76:	d9fa      	bls.n	800ad6e <_free_r+0x4a>
 800ad78:	6819      	ldr	r1, [r3, #0]
 800ad7a:	1858      	adds	r0, r3, r1
 800ad7c:	42a0      	cmp	r0, r4
 800ad7e:	d10b      	bne.n	800ad98 <_free_r+0x74>
 800ad80:	6820      	ldr	r0, [r4, #0]
 800ad82:	4401      	add	r1, r0
 800ad84:	1858      	adds	r0, r3, r1
 800ad86:	4282      	cmp	r2, r0
 800ad88:	6019      	str	r1, [r3, #0]
 800ad8a:	d1dd      	bne.n	800ad48 <_free_r+0x24>
 800ad8c:	6810      	ldr	r0, [r2, #0]
 800ad8e:	6852      	ldr	r2, [r2, #4]
 800ad90:	605a      	str	r2, [r3, #4]
 800ad92:	4401      	add	r1, r0
 800ad94:	6019      	str	r1, [r3, #0]
 800ad96:	e7d7      	b.n	800ad48 <_free_r+0x24>
 800ad98:	d902      	bls.n	800ada0 <_free_r+0x7c>
 800ad9a:	230c      	movs	r3, #12
 800ad9c:	602b      	str	r3, [r5, #0]
 800ad9e:	e7d3      	b.n	800ad48 <_free_r+0x24>
 800ada0:	6820      	ldr	r0, [r4, #0]
 800ada2:	1821      	adds	r1, r4, r0
 800ada4:	428a      	cmp	r2, r1
 800ada6:	bf04      	itt	eq
 800ada8:	6811      	ldreq	r1, [r2, #0]
 800adaa:	6852      	ldreq	r2, [r2, #4]
 800adac:	6062      	str	r2, [r4, #4]
 800adae:	bf04      	itt	eq
 800adb0:	1809      	addeq	r1, r1, r0
 800adb2:	6021      	streq	r1, [r4, #0]
 800adb4:	605c      	str	r4, [r3, #4]
 800adb6:	e7c7      	b.n	800ad48 <_free_r+0x24>
 800adb8:	bd38      	pop	{r3, r4, r5, pc}
 800adba:	bf00      	nop
 800adbc:	2004689c 	.word	0x2004689c

0800adc0 <_malloc_r>:
 800adc0:	b570      	push	{r4, r5, r6, lr}
 800adc2:	1ccd      	adds	r5, r1, #3
 800adc4:	f025 0503 	bic.w	r5, r5, #3
 800adc8:	3508      	adds	r5, #8
 800adca:	2d0c      	cmp	r5, #12
 800adcc:	bf38      	it	cc
 800adce:	250c      	movcc	r5, #12
 800add0:	2d00      	cmp	r5, #0
 800add2:	4606      	mov	r6, r0
 800add4:	db01      	blt.n	800adda <_malloc_r+0x1a>
 800add6:	42a9      	cmp	r1, r5
 800add8:	d903      	bls.n	800ade2 <_malloc_r+0x22>
 800adda:	230c      	movs	r3, #12
 800addc:	6033      	str	r3, [r6, #0]
 800adde:	2000      	movs	r0, #0
 800ade0:	bd70      	pop	{r4, r5, r6, pc}
 800ade2:	f000 fa43 	bl	800b26c <__malloc_lock>
 800ade6:	4a21      	ldr	r2, [pc, #132]	; (800ae6c <_malloc_r+0xac>)
 800ade8:	6814      	ldr	r4, [r2, #0]
 800adea:	4621      	mov	r1, r4
 800adec:	b991      	cbnz	r1, 800ae14 <_malloc_r+0x54>
 800adee:	4c20      	ldr	r4, [pc, #128]	; (800ae70 <_malloc_r+0xb0>)
 800adf0:	6823      	ldr	r3, [r4, #0]
 800adf2:	b91b      	cbnz	r3, 800adfc <_malloc_r+0x3c>
 800adf4:	4630      	mov	r0, r6
 800adf6:	f000 f97d 	bl	800b0f4 <_sbrk_r>
 800adfa:	6020      	str	r0, [r4, #0]
 800adfc:	4629      	mov	r1, r5
 800adfe:	4630      	mov	r0, r6
 800ae00:	f000 f978 	bl	800b0f4 <_sbrk_r>
 800ae04:	1c43      	adds	r3, r0, #1
 800ae06:	d124      	bne.n	800ae52 <_malloc_r+0x92>
 800ae08:	230c      	movs	r3, #12
 800ae0a:	6033      	str	r3, [r6, #0]
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f000 fa2e 	bl	800b26e <__malloc_unlock>
 800ae12:	e7e4      	b.n	800adde <_malloc_r+0x1e>
 800ae14:	680b      	ldr	r3, [r1, #0]
 800ae16:	1b5b      	subs	r3, r3, r5
 800ae18:	d418      	bmi.n	800ae4c <_malloc_r+0x8c>
 800ae1a:	2b0b      	cmp	r3, #11
 800ae1c:	d90f      	bls.n	800ae3e <_malloc_r+0x7e>
 800ae1e:	600b      	str	r3, [r1, #0]
 800ae20:	50cd      	str	r5, [r1, r3]
 800ae22:	18cc      	adds	r4, r1, r3
 800ae24:	4630      	mov	r0, r6
 800ae26:	f000 fa22 	bl	800b26e <__malloc_unlock>
 800ae2a:	f104 000b 	add.w	r0, r4, #11
 800ae2e:	1d23      	adds	r3, r4, #4
 800ae30:	f020 0007 	bic.w	r0, r0, #7
 800ae34:	1ac3      	subs	r3, r0, r3
 800ae36:	d0d3      	beq.n	800ade0 <_malloc_r+0x20>
 800ae38:	425a      	negs	r2, r3
 800ae3a:	50e2      	str	r2, [r4, r3]
 800ae3c:	e7d0      	b.n	800ade0 <_malloc_r+0x20>
 800ae3e:	428c      	cmp	r4, r1
 800ae40:	684b      	ldr	r3, [r1, #4]
 800ae42:	bf16      	itet	ne
 800ae44:	6063      	strne	r3, [r4, #4]
 800ae46:	6013      	streq	r3, [r2, #0]
 800ae48:	460c      	movne	r4, r1
 800ae4a:	e7eb      	b.n	800ae24 <_malloc_r+0x64>
 800ae4c:	460c      	mov	r4, r1
 800ae4e:	6849      	ldr	r1, [r1, #4]
 800ae50:	e7cc      	b.n	800adec <_malloc_r+0x2c>
 800ae52:	1cc4      	adds	r4, r0, #3
 800ae54:	f024 0403 	bic.w	r4, r4, #3
 800ae58:	42a0      	cmp	r0, r4
 800ae5a:	d005      	beq.n	800ae68 <_malloc_r+0xa8>
 800ae5c:	1a21      	subs	r1, r4, r0
 800ae5e:	4630      	mov	r0, r6
 800ae60:	f000 f948 	bl	800b0f4 <_sbrk_r>
 800ae64:	3001      	adds	r0, #1
 800ae66:	d0cf      	beq.n	800ae08 <_malloc_r+0x48>
 800ae68:	6025      	str	r5, [r4, #0]
 800ae6a:	e7db      	b.n	800ae24 <_malloc_r+0x64>
 800ae6c:	2004689c 	.word	0x2004689c
 800ae70:	200468a0 	.word	0x200468a0

0800ae74 <__sfputc_r>:
 800ae74:	6893      	ldr	r3, [r2, #8]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	b410      	push	{r4}
 800ae7c:	6093      	str	r3, [r2, #8]
 800ae7e:	da08      	bge.n	800ae92 <__sfputc_r+0x1e>
 800ae80:	6994      	ldr	r4, [r2, #24]
 800ae82:	42a3      	cmp	r3, r4
 800ae84:	db01      	blt.n	800ae8a <__sfputc_r+0x16>
 800ae86:	290a      	cmp	r1, #10
 800ae88:	d103      	bne.n	800ae92 <__sfputc_r+0x1e>
 800ae8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae8e:	f7fe bbd3 	b.w	8009638 <__swbuf_r>
 800ae92:	6813      	ldr	r3, [r2, #0]
 800ae94:	1c58      	adds	r0, r3, #1
 800ae96:	6010      	str	r0, [r2, #0]
 800ae98:	7019      	strb	r1, [r3, #0]
 800ae9a:	4608      	mov	r0, r1
 800ae9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aea0:	4770      	bx	lr

0800aea2 <__sfputs_r>:
 800aea2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea4:	4606      	mov	r6, r0
 800aea6:	460f      	mov	r7, r1
 800aea8:	4614      	mov	r4, r2
 800aeaa:	18d5      	adds	r5, r2, r3
 800aeac:	42ac      	cmp	r4, r5
 800aeae:	d101      	bne.n	800aeb4 <__sfputs_r+0x12>
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e007      	b.n	800aec4 <__sfputs_r+0x22>
 800aeb4:	463a      	mov	r2, r7
 800aeb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeba:	4630      	mov	r0, r6
 800aebc:	f7ff ffda 	bl	800ae74 <__sfputc_r>
 800aec0:	1c43      	adds	r3, r0, #1
 800aec2:	d1f3      	bne.n	800aeac <__sfputs_r+0xa>
 800aec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aec8 <_vfiprintf_r>:
 800aec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aecc:	460c      	mov	r4, r1
 800aece:	b09d      	sub	sp, #116	; 0x74
 800aed0:	4617      	mov	r7, r2
 800aed2:	461d      	mov	r5, r3
 800aed4:	4606      	mov	r6, r0
 800aed6:	b118      	cbz	r0, 800aee0 <_vfiprintf_r+0x18>
 800aed8:	6983      	ldr	r3, [r0, #24]
 800aeda:	b90b      	cbnz	r3, 800aee0 <_vfiprintf_r+0x18>
 800aedc:	f7ff fb34 	bl	800a548 <__sinit>
 800aee0:	4b7c      	ldr	r3, [pc, #496]	; (800b0d4 <_vfiprintf_r+0x20c>)
 800aee2:	429c      	cmp	r4, r3
 800aee4:	d158      	bne.n	800af98 <_vfiprintf_r+0xd0>
 800aee6:	6874      	ldr	r4, [r6, #4]
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	0718      	lsls	r0, r3, #28
 800aeec:	d55e      	bpl.n	800afac <_vfiprintf_r+0xe4>
 800aeee:	6923      	ldr	r3, [r4, #16]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d05b      	beq.n	800afac <_vfiprintf_r+0xe4>
 800aef4:	2300      	movs	r3, #0
 800aef6:	9309      	str	r3, [sp, #36]	; 0x24
 800aef8:	2320      	movs	r3, #32
 800aefa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aefe:	2330      	movs	r3, #48	; 0x30
 800af00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af04:	9503      	str	r5, [sp, #12]
 800af06:	f04f 0b01 	mov.w	fp, #1
 800af0a:	46b8      	mov	r8, r7
 800af0c:	4645      	mov	r5, r8
 800af0e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800af12:	b10b      	cbz	r3, 800af18 <_vfiprintf_r+0x50>
 800af14:	2b25      	cmp	r3, #37	; 0x25
 800af16:	d154      	bne.n	800afc2 <_vfiprintf_r+0xfa>
 800af18:	ebb8 0a07 	subs.w	sl, r8, r7
 800af1c:	d00b      	beq.n	800af36 <_vfiprintf_r+0x6e>
 800af1e:	4653      	mov	r3, sl
 800af20:	463a      	mov	r2, r7
 800af22:	4621      	mov	r1, r4
 800af24:	4630      	mov	r0, r6
 800af26:	f7ff ffbc 	bl	800aea2 <__sfputs_r>
 800af2a:	3001      	adds	r0, #1
 800af2c:	f000 80c2 	beq.w	800b0b4 <_vfiprintf_r+0x1ec>
 800af30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af32:	4453      	add	r3, sl
 800af34:	9309      	str	r3, [sp, #36]	; 0x24
 800af36:	f898 3000 	ldrb.w	r3, [r8]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f000 80ba 	beq.w	800b0b4 <_vfiprintf_r+0x1ec>
 800af40:	2300      	movs	r3, #0
 800af42:	f04f 32ff 	mov.w	r2, #4294967295
 800af46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af4a:	9304      	str	r3, [sp, #16]
 800af4c:	9307      	str	r3, [sp, #28]
 800af4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af52:	931a      	str	r3, [sp, #104]	; 0x68
 800af54:	46a8      	mov	r8, r5
 800af56:	2205      	movs	r2, #5
 800af58:	f818 1b01 	ldrb.w	r1, [r8], #1
 800af5c:	485e      	ldr	r0, [pc, #376]	; (800b0d8 <_vfiprintf_r+0x210>)
 800af5e:	f7f5 f977 	bl	8000250 <memchr>
 800af62:	9b04      	ldr	r3, [sp, #16]
 800af64:	bb78      	cbnz	r0, 800afc6 <_vfiprintf_r+0xfe>
 800af66:	06d9      	lsls	r1, r3, #27
 800af68:	bf44      	itt	mi
 800af6a:	2220      	movmi	r2, #32
 800af6c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800af70:	071a      	lsls	r2, r3, #28
 800af72:	bf44      	itt	mi
 800af74:	222b      	movmi	r2, #43	; 0x2b
 800af76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800af7a:	782a      	ldrb	r2, [r5, #0]
 800af7c:	2a2a      	cmp	r2, #42	; 0x2a
 800af7e:	d02a      	beq.n	800afd6 <_vfiprintf_r+0x10e>
 800af80:	9a07      	ldr	r2, [sp, #28]
 800af82:	46a8      	mov	r8, r5
 800af84:	2000      	movs	r0, #0
 800af86:	250a      	movs	r5, #10
 800af88:	4641      	mov	r1, r8
 800af8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af8e:	3b30      	subs	r3, #48	; 0x30
 800af90:	2b09      	cmp	r3, #9
 800af92:	d969      	bls.n	800b068 <_vfiprintf_r+0x1a0>
 800af94:	b360      	cbz	r0, 800aff0 <_vfiprintf_r+0x128>
 800af96:	e024      	b.n	800afe2 <_vfiprintf_r+0x11a>
 800af98:	4b50      	ldr	r3, [pc, #320]	; (800b0dc <_vfiprintf_r+0x214>)
 800af9a:	429c      	cmp	r4, r3
 800af9c:	d101      	bne.n	800afa2 <_vfiprintf_r+0xda>
 800af9e:	68b4      	ldr	r4, [r6, #8]
 800afa0:	e7a2      	b.n	800aee8 <_vfiprintf_r+0x20>
 800afa2:	4b4f      	ldr	r3, [pc, #316]	; (800b0e0 <_vfiprintf_r+0x218>)
 800afa4:	429c      	cmp	r4, r3
 800afa6:	bf08      	it	eq
 800afa8:	68f4      	ldreq	r4, [r6, #12]
 800afaa:	e79d      	b.n	800aee8 <_vfiprintf_r+0x20>
 800afac:	4621      	mov	r1, r4
 800afae:	4630      	mov	r0, r6
 800afb0:	f7fe fb94 	bl	80096dc <__swsetup_r>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d09d      	beq.n	800aef4 <_vfiprintf_r+0x2c>
 800afb8:	f04f 30ff 	mov.w	r0, #4294967295
 800afbc:	b01d      	add	sp, #116	; 0x74
 800afbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afc2:	46a8      	mov	r8, r5
 800afc4:	e7a2      	b.n	800af0c <_vfiprintf_r+0x44>
 800afc6:	4a44      	ldr	r2, [pc, #272]	; (800b0d8 <_vfiprintf_r+0x210>)
 800afc8:	1a80      	subs	r0, r0, r2
 800afca:	fa0b f000 	lsl.w	r0, fp, r0
 800afce:	4318      	orrs	r0, r3
 800afd0:	9004      	str	r0, [sp, #16]
 800afd2:	4645      	mov	r5, r8
 800afd4:	e7be      	b.n	800af54 <_vfiprintf_r+0x8c>
 800afd6:	9a03      	ldr	r2, [sp, #12]
 800afd8:	1d11      	adds	r1, r2, #4
 800afda:	6812      	ldr	r2, [r2, #0]
 800afdc:	9103      	str	r1, [sp, #12]
 800afde:	2a00      	cmp	r2, #0
 800afe0:	db01      	blt.n	800afe6 <_vfiprintf_r+0x11e>
 800afe2:	9207      	str	r2, [sp, #28]
 800afe4:	e004      	b.n	800aff0 <_vfiprintf_r+0x128>
 800afe6:	4252      	negs	r2, r2
 800afe8:	f043 0302 	orr.w	r3, r3, #2
 800afec:	9207      	str	r2, [sp, #28]
 800afee:	9304      	str	r3, [sp, #16]
 800aff0:	f898 3000 	ldrb.w	r3, [r8]
 800aff4:	2b2e      	cmp	r3, #46	; 0x2e
 800aff6:	d10e      	bne.n	800b016 <_vfiprintf_r+0x14e>
 800aff8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800affc:	2b2a      	cmp	r3, #42	; 0x2a
 800affe:	d138      	bne.n	800b072 <_vfiprintf_r+0x1aa>
 800b000:	9b03      	ldr	r3, [sp, #12]
 800b002:	1d1a      	adds	r2, r3, #4
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	9203      	str	r2, [sp, #12]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	bfb8      	it	lt
 800b00c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b010:	f108 0802 	add.w	r8, r8, #2
 800b014:	9305      	str	r3, [sp, #20]
 800b016:	4d33      	ldr	r5, [pc, #204]	; (800b0e4 <_vfiprintf_r+0x21c>)
 800b018:	f898 1000 	ldrb.w	r1, [r8]
 800b01c:	2203      	movs	r2, #3
 800b01e:	4628      	mov	r0, r5
 800b020:	f7f5 f916 	bl	8000250 <memchr>
 800b024:	b140      	cbz	r0, 800b038 <_vfiprintf_r+0x170>
 800b026:	2340      	movs	r3, #64	; 0x40
 800b028:	1b40      	subs	r0, r0, r5
 800b02a:	fa03 f000 	lsl.w	r0, r3, r0
 800b02e:	9b04      	ldr	r3, [sp, #16]
 800b030:	4303      	orrs	r3, r0
 800b032:	f108 0801 	add.w	r8, r8, #1
 800b036:	9304      	str	r3, [sp, #16]
 800b038:	f898 1000 	ldrb.w	r1, [r8]
 800b03c:	482a      	ldr	r0, [pc, #168]	; (800b0e8 <_vfiprintf_r+0x220>)
 800b03e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b042:	2206      	movs	r2, #6
 800b044:	f108 0701 	add.w	r7, r8, #1
 800b048:	f7f5 f902 	bl	8000250 <memchr>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	d037      	beq.n	800b0c0 <_vfiprintf_r+0x1f8>
 800b050:	4b26      	ldr	r3, [pc, #152]	; (800b0ec <_vfiprintf_r+0x224>)
 800b052:	bb1b      	cbnz	r3, 800b09c <_vfiprintf_r+0x1d4>
 800b054:	9b03      	ldr	r3, [sp, #12]
 800b056:	3307      	adds	r3, #7
 800b058:	f023 0307 	bic.w	r3, r3, #7
 800b05c:	3308      	adds	r3, #8
 800b05e:	9303      	str	r3, [sp, #12]
 800b060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b062:	444b      	add	r3, r9
 800b064:	9309      	str	r3, [sp, #36]	; 0x24
 800b066:	e750      	b.n	800af0a <_vfiprintf_r+0x42>
 800b068:	fb05 3202 	mla	r2, r5, r2, r3
 800b06c:	2001      	movs	r0, #1
 800b06e:	4688      	mov	r8, r1
 800b070:	e78a      	b.n	800af88 <_vfiprintf_r+0xc0>
 800b072:	2300      	movs	r3, #0
 800b074:	f108 0801 	add.w	r8, r8, #1
 800b078:	9305      	str	r3, [sp, #20]
 800b07a:	4619      	mov	r1, r3
 800b07c:	250a      	movs	r5, #10
 800b07e:	4640      	mov	r0, r8
 800b080:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b084:	3a30      	subs	r2, #48	; 0x30
 800b086:	2a09      	cmp	r2, #9
 800b088:	d903      	bls.n	800b092 <_vfiprintf_r+0x1ca>
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d0c3      	beq.n	800b016 <_vfiprintf_r+0x14e>
 800b08e:	9105      	str	r1, [sp, #20]
 800b090:	e7c1      	b.n	800b016 <_vfiprintf_r+0x14e>
 800b092:	fb05 2101 	mla	r1, r5, r1, r2
 800b096:	2301      	movs	r3, #1
 800b098:	4680      	mov	r8, r0
 800b09a:	e7f0      	b.n	800b07e <_vfiprintf_r+0x1b6>
 800b09c:	ab03      	add	r3, sp, #12
 800b09e:	9300      	str	r3, [sp, #0]
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4b13      	ldr	r3, [pc, #76]	; (800b0f0 <_vfiprintf_r+0x228>)
 800b0a4:	a904      	add	r1, sp, #16
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	f7fd fe96 	bl	8008dd8 <_printf_float>
 800b0ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b0b0:	4681      	mov	r9, r0
 800b0b2:	d1d5      	bne.n	800b060 <_vfiprintf_r+0x198>
 800b0b4:	89a3      	ldrh	r3, [r4, #12]
 800b0b6:	065b      	lsls	r3, r3, #25
 800b0b8:	f53f af7e 	bmi.w	800afb8 <_vfiprintf_r+0xf0>
 800b0bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b0be:	e77d      	b.n	800afbc <_vfiprintf_r+0xf4>
 800b0c0:	ab03      	add	r3, sp, #12
 800b0c2:	9300      	str	r3, [sp, #0]
 800b0c4:	4622      	mov	r2, r4
 800b0c6:	4b0a      	ldr	r3, [pc, #40]	; (800b0f0 <_vfiprintf_r+0x228>)
 800b0c8:	a904      	add	r1, sp, #16
 800b0ca:	4630      	mov	r0, r6
 800b0cc:	f7fe f926 	bl	800931c <_printf_i>
 800b0d0:	e7ec      	b.n	800b0ac <_vfiprintf_r+0x1e4>
 800b0d2:	bf00      	nop
 800b0d4:	0800b598 	.word	0x0800b598
 800b0d8:	0800b6d4 	.word	0x0800b6d4
 800b0dc:	0800b5b8 	.word	0x0800b5b8
 800b0e0:	0800b578 	.word	0x0800b578
 800b0e4:	0800b6da 	.word	0x0800b6da
 800b0e8:	0800b6de 	.word	0x0800b6de
 800b0ec:	08008dd9 	.word	0x08008dd9
 800b0f0:	0800aea3 	.word	0x0800aea3

0800b0f4 <_sbrk_r>:
 800b0f4:	b538      	push	{r3, r4, r5, lr}
 800b0f6:	4c06      	ldr	r4, [pc, #24]	; (800b110 <_sbrk_r+0x1c>)
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	4605      	mov	r5, r0
 800b0fc:	4608      	mov	r0, r1
 800b0fe:	6023      	str	r3, [r4, #0]
 800b100:	f7f9 f98c 	bl	800441c <_sbrk>
 800b104:	1c43      	adds	r3, r0, #1
 800b106:	d102      	bne.n	800b10e <_sbrk_r+0x1a>
 800b108:	6823      	ldr	r3, [r4, #0]
 800b10a:	b103      	cbz	r3, 800b10e <_sbrk_r+0x1a>
 800b10c:	602b      	str	r3, [r5, #0]
 800b10e:	bd38      	pop	{r3, r4, r5, pc}
 800b110:	20046fc8 	.word	0x20046fc8

0800b114 <__sread>:
 800b114:	b510      	push	{r4, lr}
 800b116:	460c      	mov	r4, r1
 800b118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b11c:	f000 f8a8 	bl	800b270 <_read_r>
 800b120:	2800      	cmp	r0, #0
 800b122:	bfab      	itete	ge
 800b124:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b126:	89a3      	ldrhlt	r3, [r4, #12]
 800b128:	181b      	addge	r3, r3, r0
 800b12a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b12e:	bfac      	ite	ge
 800b130:	6563      	strge	r3, [r4, #84]	; 0x54
 800b132:	81a3      	strhlt	r3, [r4, #12]
 800b134:	bd10      	pop	{r4, pc}

0800b136 <__swrite>:
 800b136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b13a:	461f      	mov	r7, r3
 800b13c:	898b      	ldrh	r3, [r1, #12]
 800b13e:	05db      	lsls	r3, r3, #23
 800b140:	4605      	mov	r5, r0
 800b142:	460c      	mov	r4, r1
 800b144:	4616      	mov	r6, r2
 800b146:	d505      	bpl.n	800b154 <__swrite+0x1e>
 800b148:	2302      	movs	r3, #2
 800b14a:	2200      	movs	r2, #0
 800b14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b150:	f000 f868 	bl	800b224 <_lseek_r>
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b15a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b15e:	81a3      	strh	r3, [r4, #12]
 800b160:	4632      	mov	r2, r6
 800b162:	463b      	mov	r3, r7
 800b164:	4628      	mov	r0, r5
 800b166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b16a:	f000 b817 	b.w	800b19c <_write_r>

0800b16e <__sseek>:
 800b16e:	b510      	push	{r4, lr}
 800b170:	460c      	mov	r4, r1
 800b172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b176:	f000 f855 	bl	800b224 <_lseek_r>
 800b17a:	1c43      	adds	r3, r0, #1
 800b17c:	89a3      	ldrh	r3, [r4, #12]
 800b17e:	bf15      	itete	ne
 800b180:	6560      	strne	r0, [r4, #84]	; 0x54
 800b182:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b186:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b18a:	81a3      	strheq	r3, [r4, #12]
 800b18c:	bf18      	it	ne
 800b18e:	81a3      	strhne	r3, [r4, #12]
 800b190:	bd10      	pop	{r4, pc}

0800b192 <__sclose>:
 800b192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b196:	f000 b813 	b.w	800b1c0 <_close_r>
	...

0800b19c <_write_r>:
 800b19c:	b538      	push	{r3, r4, r5, lr}
 800b19e:	4c07      	ldr	r4, [pc, #28]	; (800b1bc <_write_r+0x20>)
 800b1a0:	4605      	mov	r5, r0
 800b1a2:	4608      	mov	r0, r1
 800b1a4:	4611      	mov	r1, r2
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	6022      	str	r2, [r4, #0]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	f7f9 f8e5 	bl	800437a <_write>
 800b1b0:	1c43      	adds	r3, r0, #1
 800b1b2:	d102      	bne.n	800b1ba <_write_r+0x1e>
 800b1b4:	6823      	ldr	r3, [r4, #0]
 800b1b6:	b103      	cbz	r3, 800b1ba <_write_r+0x1e>
 800b1b8:	602b      	str	r3, [r5, #0]
 800b1ba:	bd38      	pop	{r3, r4, r5, pc}
 800b1bc:	20046fc8 	.word	0x20046fc8

0800b1c0 <_close_r>:
 800b1c0:	b538      	push	{r3, r4, r5, lr}
 800b1c2:	4c06      	ldr	r4, [pc, #24]	; (800b1dc <_close_r+0x1c>)
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	4605      	mov	r5, r0
 800b1c8:	4608      	mov	r0, r1
 800b1ca:	6023      	str	r3, [r4, #0]
 800b1cc:	f7f9 f8f1 	bl	80043b2 <_close>
 800b1d0:	1c43      	adds	r3, r0, #1
 800b1d2:	d102      	bne.n	800b1da <_close_r+0x1a>
 800b1d4:	6823      	ldr	r3, [r4, #0]
 800b1d6:	b103      	cbz	r3, 800b1da <_close_r+0x1a>
 800b1d8:	602b      	str	r3, [r5, #0]
 800b1da:	bd38      	pop	{r3, r4, r5, pc}
 800b1dc:	20046fc8 	.word	0x20046fc8

0800b1e0 <_fstat_r>:
 800b1e0:	b538      	push	{r3, r4, r5, lr}
 800b1e2:	4c07      	ldr	r4, [pc, #28]	; (800b200 <_fstat_r+0x20>)
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	4605      	mov	r5, r0
 800b1e8:	4608      	mov	r0, r1
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	f7f9 f8ec 	bl	80043ca <_fstat>
 800b1f2:	1c43      	adds	r3, r0, #1
 800b1f4:	d102      	bne.n	800b1fc <_fstat_r+0x1c>
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	b103      	cbz	r3, 800b1fc <_fstat_r+0x1c>
 800b1fa:	602b      	str	r3, [r5, #0]
 800b1fc:	bd38      	pop	{r3, r4, r5, pc}
 800b1fe:	bf00      	nop
 800b200:	20046fc8 	.word	0x20046fc8

0800b204 <_isatty_r>:
 800b204:	b538      	push	{r3, r4, r5, lr}
 800b206:	4c06      	ldr	r4, [pc, #24]	; (800b220 <_isatty_r+0x1c>)
 800b208:	2300      	movs	r3, #0
 800b20a:	4605      	mov	r5, r0
 800b20c:	4608      	mov	r0, r1
 800b20e:	6023      	str	r3, [r4, #0]
 800b210:	f7f9 f8eb 	bl	80043ea <_isatty>
 800b214:	1c43      	adds	r3, r0, #1
 800b216:	d102      	bne.n	800b21e <_isatty_r+0x1a>
 800b218:	6823      	ldr	r3, [r4, #0]
 800b21a:	b103      	cbz	r3, 800b21e <_isatty_r+0x1a>
 800b21c:	602b      	str	r3, [r5, #0]
 800b21e:	bd38      	pop	{r3, r4, r5, pc}
 800b220:	20046fc8 	.word	0x20046fc8

0800b224 <_lseek_r>:
 800b224:	b538      	push	{r3, r4, r5, lr}
 800b226:	4c07      	ldr	r4, [pc, #28]	; (800b244 <_lseek_r+0x20>)
 800b228:	4605      	mov	r5, r0
 800b22a:	4608      	mov	r0, r1
 800b22c:	4611      	mov	r1, r2
 800b22e:	2200      	movs	r2, #0
 800b230:	6022      	str	r2, [r4, #0]
 800b232:	461a      	mov	r2, r3
 800b234:	f7f9 f8e4 	bl	8004400 <_lseek>
 800b238:	1c43      	adds	r3, r0, #1
 800b23a:	d102      	bne.n	800b242 <_lseek_r+0x1e>
 800b23c:	6823      	ldr	r3, [r4, #0]
 800b23e:	b103      	cbz	r3, 800b242 <_lseek_r+0x1e>
 800b240:	602b      	str	r3, [r5, #0]
 800b242:	bd38      	pop	{r3, r4, r5, pc}
 800b244:	20046fc8 	.word	0x20046fc8

0800b248 <__ascii_mbtowc>:
 800b248:	b082      	sub	sp, #8
 800b24a:	b901      	cbnz	r1, 800b24e <__ascii_mbtowc+0x6>
 800b24c:	a901      	add	r1, sp, #4
 800b24e:	b142      	cbz	r2, 800b262 <__ascii_mbtowc+0x1a>
 800b250:	b14b      	cbz	r3, 800b266 <__ascii_mbtowc+0x1e>
 800b252:	7813      	ldrb	r3, [r2, #0]
 800b254:	600b      	str	r3, [r1, #0]
 800b256:	7812      	ldrb	r2, [r2, #0]
 800b258:	1c10      	adds	r0, r2, #0
 800b25a:	bf18      	it	ne
 800b25c:	2001      	movne	r0, #1
 800b25e:	b002      	add	sp, #8
 800b260:	4770      	bx	lr
 800b262:	4610      	mov	r0, r2
 800b264:	e7fb      	b.n	800b25e <__ascii_mbtowc+0x16>
 800b266:	f06f 0001 	mvn.w	r0, #1
 800b26a:	e7f8      	b.n	800b25e <__ascii_mbtowc+0x16>

0800b26c <__malloc_lock>:
 800b26c:	4770      	bx	lr

0800b26e <__malloc_unlock>:
 800b26e:	4770      	bx	lr

0800b270 <_read_r>:
 800b270:	b538      	push	{r3, r4, r5, lr}
 800b272:	4c07      	ldr	r4, [pc, #28]	; (800b290 <_read_r+0x20>)
 800b274:	4605      	mov	r5, r0
 800b276:	4608      	mov	r0, r1
 800b278:	4611      	mov	r1, r2
 800b27a:	2200      	movs	r2, #0
 800b27c:	6022      	str	r2, [r4, #0]
 800b27e:	461a      	mov	r2, r3
 800b280:	f7f9 f85e 	bl	8004340 <_read>
 800b284:	1c43      	adds	r3, r0, #1
 800b286:	d102      	bne.n	800b28e <_read_r+0x1e>
 800b288:	6823      	ldr	r3, [r4, #0]
 800b28a:	b103      	cbz	r3, 800b28e <_read_r+0x1e>
 800b28c:	602b      	str	r3, [r5, #0]
 800b28e:	bd38      	pop	{r3, r4, r5, pc}
 800b290:	20046fc8 	.word	0x20046fc8

0800b294 <__ascii_wctomb>:
 800b294:	b149      	cbz	r1, 800b2aa <__ascii_wctomb+0x16>
 800b296:	2aff      	cmp	r2, #255	; 0xff
 800b298:	bf85      	ittet	hi
 800b29a:	238a      	movhi	r3, #138	; 0x8a
 800b29c:	6003      	strhi	r3, [r0, #0]
 800b29e:	700a      	strbls	r2, [r1, #0]
 800b2a0:	f04f 30ff 	movhi.w	r0, #4294967295
 800b2a4:	bf98      	it	ls
 800b2a6:	2001      	movls	r0, #1
 800b2a8:	4770      	bx	lr
 800b2aa:	4608      	mov	r0, r1
 800b2ac:	4770      	bx	lr
	...

0800b2b0 <_init>:
 800b2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2b2:	bf00      	nop
 800b2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2b6:	bc08      	pop	{r3}
 800b2b8:	469e      	mov	lr, r3
 800b2ba:	4770      	bx	lr

0800b2bc <_fini>:
 800b2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2be:	bf00      	nop
 800b2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2c2:	bc08      	pop	{r3}
 800b2c4:	469e      	mov	lr, r3
 800b2c6:	4770      	bx	lr
