{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 14:17:08 2013 " "Info: Processing started: Mon Dec 09 14:17:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Electric_bend -c Electric_bend " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Electric_bend -c Electric_bend" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } } { "g:/main_tools/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/main_tools/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register data\[3\]\[1\] register MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp 39.82 MHz 25.112 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 39.82 MHz between source register \"data\[3\]\[1\]\" and destination register \"MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp\" (period= 25.112 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.847 ns + Longest register register " "Info: + Longest register to register delay is 11.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[3\]\[1\] 1 REG LC_X7_Y7_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N1; Fanout = 7; REG Node = 'data\[3\]\[1\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3][1] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.200 ns) 1.113 ns MOTOR_CONTROL:M1C\|PWM:motor_vref\|Equal1~0 2 COMB LC_X7_Y7_N0 1 " "Info: 2: + IC(0.913 ns) + CELL(0.200 ns) = 1.113 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'MOTOR_CONTROL:M1C\|PWM:motor_vref\|Equal1~0'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.113 ns" { data[3][1] MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~0 } "NODE_NAME" } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.677 ns) + CELL(0.740 ns) 5.530 ns MOTOR_CONTROL:M1C\|PWM:motor_vref\|Equal1~4 3 COMB LC_X7_Y9_N9 1 " "Info: 3: + IC(3.677 ns) + CELL(0.740 ns) = 5.530 ns; Loc. = LC_X7_Y9_N9; Fanout = 1; COMB Node = 'MOTOR_CONTROL:M1C\|PWM:motor_vref\|Equal1~4'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.417 ns" { MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~0 MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~4 } "NODE_NAME" } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.511 ns) 8.492 ns MOTOR_CONTROL:M1C\|PWM:motor_vref\|Equal1~10 4 COMB LC_X9_Y7_N0 2 " "Info: 4: + IC(2.451 ns) + CELL(0.511 ns) = 8.492 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'MOTOR_CONTROL:M1C\|PWM:motor_vref\|Equal1~10'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.962 ns" { MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~4 MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~10 } "NODE_NAME" } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.511 ns) 10.951 ns MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp~0 5 COMB LC_X8_Y7_N8 1 " "Info: 5: + IC(1.948 ns) + CELL(0.511 ns) = 10.951 ns; Loc. = LC_X8_Y7_N8; Fanout = 1; COMB Node = 'MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp~0'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.459 ns" { MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~10 MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp~0 } "NODE_NAME" } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 11.847 ns MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp 6 REG LC_X8_Y7_N9 2 " "Info: 6: + IC(0.305 ns) + CELL(0.591 ns) = 11.847 ns; Loc. = LC_X8_Y7_N9; Fanout = 2; REG Node = 'MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.896 ns" { MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp~0 MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.553 ns ( 21.55 % ) " "Info: Total cell delay = 2.553 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.294 ns ( 78.45 % ) " "Info: Total interconnect delay = 9.294 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.847 ns" { data[3][1] MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~0 MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~4 MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~10 MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp~0 MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.847 ns" { data[3][1] {} MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~0 {} MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~4 {} MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~10 {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp~0 {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp {} } { 0.000ns 0.913ns 3.677ns 2.451ns 1.948ns 0.305ns } { 0.000ns 0.200ns 0.740ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.699 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_91 226 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 226; CLK Node = 'CLK'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp 2 REG LC_X8_Y7_N9 2 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X8_Y7_N9; Fanout = 2; REG Node = 'MOTOR_CONTROL:M1C\|PWM:motor_vref\|pwm_temp'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.536 ns" { CLK MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.699 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_91 226 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 226; CLK Node = 'CLK'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns data\[3\]\[1\] 2 REG LC_X7_Y7_N1 7 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X7_Y7_N1; Fanout = 7; REG Node = 'data\[3\]\[1\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.536 ns" { CLK data[3][1] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[3][1] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[3][1] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[3][1] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[3][1] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } } { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.847 ns" { data[3][1] MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~0 MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~4 MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~10 MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp~0 MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.847 ns" { data[3][1] {} MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~0 {} MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~4 {} MOTOR_CONTROL:M1C|PWM:motor_vref|Equal1~10 {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp~0 {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp {} } { 0.000ns 0.913ns 3.677ns 2.451ns 1.948ns 0.305ns } { 0.000ns 0.200ns 0.740ns 0.511ns 0.511ns 0.591ns } "" } } { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} MOTOR_CONTROL:M1C|PWM:motor_vref|pwm_temp {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[3][1] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[3][1] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_reg\[0\] FSMC_A\[1\] CLK 15.868 ns register " "Info: tsu for register \"port_reg\[0\]\" (data pin = \"FSMC_A\[1\]\", clock pin = \"CLK\") is 15.868 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.234 ns + Longest pin register " "Info: + Longest pin to register delay is 19.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns FSMC_A\[1\] 1 PIN PIN_41 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 30; PIN Node = 'FSMC_A\[1\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSMC_A[1] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.337 ns) + CELL(0.914 ns) 5.383 ns Equal0~0 2 COMB LC_X9_Y5_N5 3 " "Info: 2: + IC(3.337 ns) + CELL(0.914 ns) = 5.383 ns; Loc. = LC_X9_Y5_N5; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.251 ns" { FSMC_A[1] Equal0~0 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.511 ns) 6.695 ns always0~1 3 COMB LC_X9_Y5_N4 51 " "Info: 3: + IC(0.801 ns) + CELL(0.511 ns) = 6.695 ns; Loc. = LC_X9_Y5_N4; Fanout = 51; COMB Node = 'always0~1'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.312 ns" { Equal0~0 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.200 ns) 10.205 ns data~53 4 COMB LC_X13_Y9_N6 2 " "Info: 4: + IC(3.310 ns) + CELL(0.200 ns) = 10.205 ns; Loc. = LC_X13_Y9_N6; Fanout = 2; COMB Node = 'data~53'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.510 ns" { always0~1 data~53 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.914 ns) 11.811 ns data~56 5 COMB LC_X13_Y9_N9 1 " "Info: 5: + IC(0.692 ns) + CELL(0.914 ns) = 11.811 ns; Loc. = LC_X13_Y9_N9; Fanout = 1; COMB Node = 'data~56'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { data~53 data~56 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.511 ns) 13.545 ns Mux7~6 6 COMB LC_X13_Y9_N0 1 " "Info: 6: + IC(1.223 ns) + CELL(0.511 ns) = 13.545 ns; Loc. = LC_X13_Y9_N0; Fanout = 1; COMB Node = 'Mux7~6'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.734 ns" { data~56 Mux7~6 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.050 ns Mux7~7 7 COMB LC_X13_Y9_N1 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 14.050 ns; Loc. = LC_X13_Y9_N1; Fanout = 1; COMB Node = 'Mux7~7'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux7~6 Mux7~7 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.114 ns) + CELL(0.511 ns) 17.675 ns Mux7~8 8 COMB LC_X15_Y7_N6 1 " "Info: 8: + IC(3.114 ns) + CELL(0.511 ns) = 17.675 ns; Loc. = LC_X15_Y7_N6; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.625 ns" { Mux7~7 Mux7~8 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.804 ns) 19.234 ns port_reg\[0\] 9 REG LC_X15_Y7_N7 1 " "Info: 9: + IC(0.755 ns) + CELL(0.804 ns) = 19.234 ns; Loc. = LC_X15_Y7_N7; Fanout = 1; REG Node = 'port_reg\[0\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { Mux7~8 port_reg[0] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.697 ns ( 29.62 % ) " "Info: Total cell delay = 5.697 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.537 ns ( 70.38 % ) " "Info: Total interconnect delay = 13.537 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "19.234 ns" { FSMC_A[1] Equal0~0 always0~1 data~53 data~56 Mux7~6 Mux7~7 Mux7~8 port_reg[0] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "19.234 ns" { FSMC_A[1] {} FSMC_A[1]~combout {} Equal0~0 {} always0~1 {} data~53 {} data~56 {} Mux7~6 {} Mux7~7 {} Mux7~8 {} port_reg[0] {} } { 0.000ns 0.000ns 3.337ns 0.801ns 3.310ns 0.692ns 1.223ns 0.305ns 3.114ns 0.755ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.914ns 0.511ns 0.200ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.699 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_91 226 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 226; CLK Node = 'CLK'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns port_reg\[0\] 2 REG LC_X15_Y7_N7 1 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X15_Y7_N7; Fanout = 1; REG Node = 'port_reg\[0\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.536 ns" { CLK port_reg[0] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK port_reg[0] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} port_reg[0] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "19.234 ns" { FSMC_A[1] Equal0~0 always0~1 data~53 data~56 Mux7~6 Mux7~7 Mux7~8 port_reg[0] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "19.234 ns" { FSMC_A[1] {} FSMC_A[1]~combout {} Equal0~0 {} always0~1 {} data~53 {} data~56 {} Mux7~6 {} Mux7~7 {} Mux7~8 {} port_reg[0] {} } { 0.000ns 0.000ns 3.337ns 0.801ns 3.310ns 0.692ns 1.223ns 0.305ns 3.114ns 0.755ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.914ns 0.511ns 0.200ns 0.511ns 0.804ns } "" } } { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK port_reg[0] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} port_reg[0] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK M1_BR data\[0\]\[2\] 10.429 ns register " "Info: tco from clock \"CLK\" to destination pin \"M1_BR\" through register \"data\[0\]\[2\]\" is 10.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.699 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_91 226 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 226; CLK Node = 'CLK'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns data\[0\]\[2\] 2 REG LC_X12_Y5_N6 3 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X12_Y5_N6; Fanout = 3; REG Node = 'data\[0\]\[2\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.536 ns" { CLK data[0][2] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[0][2] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[0][2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.354 ns + Longest register pin " "Info: + Longest register to pin delay is 6.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[0\]\[2\] 1 REG LC_X12_Y5_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N6; Fanout = 3; REG Node = 'data\[0\]\[2\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0][2] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.032 ns) + CELL(2.322 ns) 6.354 ns M1_BR 2 PIN PIN_95 0 " "Info: 2: + IC(4.032 ns) + CELL(2.322 ns) = 6.354 ns; Loc. = PIN_95; Fanout = 0; PIN Node = 'M1_BR'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.354 ns" { data[0][2] M1_BR } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 36.54 % ) " "Info: Total cell delay = 2.322 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.032 ns ( 63.46 % ) " "Info: Total interconnect delay = 4.032 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.354 ns" { data[0][2] M1_BR } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.354 ns" { data[0][2] {} M1_BR {} } { 0.000ns 4.032ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[0][2] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[0][2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.354 ns" { data[0][2] M1_BR } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.354 ns" { data[0][2] {} M1_BR {} } { 0.000ns 4.032ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data\[13\]\[2\] FSMC_D\[2\] CLK -1.202 ns register " "Info: th for register \"data\[13\]\[2\]\" (data pin = \"FSMC_D\[2\]\", clock pin = \"CLK\") is -1.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.699 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_91 226 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 226; CLK Node = 'CLK'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns data\[13\]\[2\] 2 REG LC_X12_Y4_N6 2 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X12_Y4_N6; Fanout = 2; REG Node = 'data\[13\]\[2\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.536 ns" { CLK data[13][2] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[13][2] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[13][2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.122 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSMC_D\[2\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'FSMC_D\[2\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSMC_D[2] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns FSMC_D\[2\]~2 2 COMB IOC_X8_Y3_N3 34 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y3_N3; Fanout = 34; COMB Node = 'FSMC_D\[2\]~2'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { FSMC_D[2] FSMC_D[2]~2 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.807 ns) + CELL(1.183 ns) 5.122 ns data\[13\]\[2\] 3 REG LC_X12_Y4_N6 2 " "Info: 3: + IC(2.807 ns) + CELL(1.183 ns) = 5.122 ns; Loc. = LC_X12_Y4_N6; Fanout = 2; REG Node = 'data\[13\]\[2\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.990 ns" { FSMC_D[2]~2 data[13][2] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 45.20 % ) " "Info: Total cell delay = 2.315 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 54.80 % ) " "Info: Total interconnect delay = 2.807 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.122 ns" { FSMC_D[2] FSMC_D[2]~2 data[13][2] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.122 ns" { FSMC_D[2] {} FSMC_D[2]~2 {} data[13][2] {} } { 0.000ns 0.000ns 2.807ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.699 ns" { CLK data[13][2] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.699 ns" { CLK {} CLK~combout {} data[13][2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.122 ns" { FSMC_D[2] FSMC_D[2]~2 data[13][2] } "NODE_NAME" } } { "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/main_tools/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.122 ns" { FSMC_D[2] {} FSMC_D[2]~2 {} data[13][2] {} } { 0.000ns 0.000ns 2.807ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 14:17:09 2013 " "Info: Processing ended: Mon Dec 09 14:17:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
