
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.53

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_data[7] (input port clocked by core_clock)
Endpoint: registers[27][7]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     5    0.05    0.00    0.00    0.20 v write_data[7] (in)
                                         write_data[7] (net)
                  0.00    0.00    0.20 v _8228_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _8228_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _1030_ (net)
                  0.06    0.00    0.39 v registers[27][7]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ registers[27][7]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_addr1[1] (input port clocked by core_clock)
Endpoint: read_data1[27]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.06    0.00    0.00    0.20 ^ read_addr1[1] (in)
                                         read_addr1[1] (net)
                  0.00    0.00    0.20 ^ _5010_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.14    0.55    0.39    0.59 ^ _5010_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1592_ (net)
                  0.55    0.00    0.59 ^ _5027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     5    0.10    0.40    0.31    0.89 v _5027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1609_ (net)
                  0.40    0.00    0.89 v _5323_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
    10    0.26    0.91    0.72    1.61 v _5323_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _1895_ (net)
                  0.91    0.00    1.61 v _5566_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.31    0.35    1.97 ^ _5566_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2129_ (net)
                  0.31    0.00    1.97 ^ _5567_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.03    0.43    0.18    2.15 v _5567_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _2130_ (net)
                  0.43    0.00    2.15 v _5578_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.19    2.33 ^ _5578_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0348_ (net)
                  0.17    0.00    2.33 ^ read_data1[27]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.33   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data1[27]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_addr1[1] (input port clocked by core_clock)
Endpoint: read_data1[27]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.06    0.00    0.00    0.20 ^ read_addr1[1] (in)
                                         read_addr1[1] (net)
                  0.00    0.00    0.20 ^ _5010_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.14    0.55    0.39    0.59 ^ _5010_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _1592_ (net)
                  0.55    0.00    0.59 ^ _5027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     5    0.10    0.40    0.31    0.89 v _5027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1609_ (net)
                  0.40    0.00    0.89 v _5323_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
    10    0.26    0.91    0.72    1.61 v _5323_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _1895_ (net)
                  0.91    0.00    1.61 v _5566_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.31    0.35    1.97 ^ _5566_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2129_ (net)
                  0.31    0.00    1.97 ^ _5567_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.03    0.43    0.18    2.15 v _5567_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _2130_ (net)
                  0.43    0.00    2.15 v _5578_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.19    2.33 ^ _5578_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0348_ (net)
                  0.17    0.00    2.33 ^ read_data1[27]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.33   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data1[27]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.53   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.06e-02   7.86e-04   6.46e-07   9.14e-02  75.5%
Combinational          1.49e-02   1.48e-02   1.09e-06   2.96e-02  24.5%
Clock                  0.00e+00   0.00e+00   5.82e-08   5.82e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-01   1.55e-02   1.80e-06   1.21e-01 100.0%
                          87.2%      12.8%       0.0%
