Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 16 22:19:26 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.274        0.000                      0                 4499        0.163        0.000                      0                 4499        4.500        0.000                       0                  1541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.274        0.000                      0                 4498        0.163        0.000                      0                 4498        9.500        0.000                       0                  1539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.027        0.000                      0                    1        0.284        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 3.904ns (21.668%)  route 14.113ns (78.332%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    26.346    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y154        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.346    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 3.904ns (21.668%)  route 14.113ns (78.332%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    26.346    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y154        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.346    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 3.904ns (21.668%)  route 14.113ns (78.332%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    26.346    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y154        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.346    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 3.904ns (21.668%)  route 14.113ns (78.332%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    26.346    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y154        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.346    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.006ns  (logic 3.904ns (21.682%)  route 14.102ns (78.318%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    26.334    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y155        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.334    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.006ns  (logic 3.904ns (21.682%)  route 14.102ns (78.318%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    26.334    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y155        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.334    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.006ns  (logic 3.904ns (21.682%)  route 14.102ns (78.318%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    26.334    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y155        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.334    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.006ns  (logic 3.904ns (21.682%)  route 14.102ns (78.318%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns = ( 27.722 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    26.334    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685    27.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.564    28.286    
                         clock uncertainty           -0.035    28.251    
    SLICE_X21Y155        FDRE (Setup_fdre_C_R)       -0.631    27.620    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.620    
                         arrival time                         -26.334    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.984ns  (logic 3.904ns (21.708%)  route 14.080ns (78.292%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 27.721 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    24.646    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.770 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    25.509    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    25.627 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.686    26.313    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y157        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.684    27.721    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y157        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.564    28.285    
                         clock uncertainty           -0.035    28.250    
    SLICE_X21Y157        FDRE (Setup_fdre_C_R)       -0.631    27.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.619    
                         arrival time                         -26.313    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/uart_instance/read_response_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.865ns  (logic 3.814ns (21.348%)  route 14.051ns (78.651%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.768ns = ( 27.768 - 20.000 ) 
    Source Clock Delay      (SCD):    8.328ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.814     8.328    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y159        FDRE                                         r  rvsteel_soc_instance/uart_instance/read_response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y159        FDRE (Prop_fdre_C_Q)         0.456     8.784 f  rvsteel_soc_instance/uart_instance/read_response_reg/Q
                         net (fo=2, routed)           1.286    10.071    rvsteel_soc_instance/system_bus_instance/device1_read_response
    SLICE_X15Y159        LUT4 (Prop_lut4_I3_O)        0.154    10.225 f  rvsteel_soc_instance/system_bus_instance/read_response/O
                         net (fo=1, routed)           0.621    10.845    rvsteel_soc_instance/system_bus_instance/read_response__0
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.327    11.172 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.705    11.878    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X14Y160        LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.758    12.760    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X18Y163        LUT6 (Prop_lut6_I3_O)        0.124    12.884 r  rvsteel_soc_instance/system_bus_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         1.751    14.635    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_1
    SLICE_X39Y180        LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10/O
                         net (fo=1, routed)           0.000    14.759    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_10_n_0
    SLICE_X39Y180        MUXF7 (Prop_muxf7_I1_O)      0.245    15.004 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5/O
                         net (fo=1, routed)           0.801    15.805    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[23]_i_5_n_0
    SLICE_X39Y179        LUT6 (Prop_lut6_I0_O)        0.298    16.103 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[23]_i_4/O
                         net (fo=5, routed)           1.614    17.717    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_52
    SLICE_X29Y164        LUT6 (Prop_lut6_I2_O)        0.124    17.841 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37/O
                         net (fo=1, routed)           0.000    17.841    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_37_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.242 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.242    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.454    18.924    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X27Y164        LUT3 (Prop_lut3_I2_O)        0.313    19.237 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9/O
                         net (fo=1, routed)           0.415    19.651    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_9_n_0
    SLICE_X23Y164        LUT6 (Prop_lut6_I4_O)        0.124    19.775 r  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          1.001    20.777    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X20Y173        LUT5 (Prop_lut5_I1_O)        0.124    20.901 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2/O
                         net (fo=2, routed)           0.655    21.555    rvsteel_soc_instance/rvsteel_core_instance/program_counter[24]_i_2_n_0
    SLICE_X15Y176        LUT6 (Prop_lut6_I4_O)        0.124    21.679 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1/O
                         net (fo=2, routed)           0.476    22.155    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[24]_i_1_n_0
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.124    22.279 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    22.937    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    23.061 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    23.618    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    23.742 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          1.401    25.143    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X11Y155        LUT3 (Prop_lut3_I0_O)        0.152    25.295 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           0.899    26.194    rvsteel_soc_instance/ram_instance/ADDRARDADDR[4]
    RAMB36_X0Y30         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    24.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    25.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.731    27.768    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y30         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.564    28.332    
                         clock uncertainty           -0.035    28.297    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    27.523    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.523    
                         arrival time                         -26.194    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.651     2.582    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDRE (Prop_fdre_C_Q)         0.141     2.723 r  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.110     2.833    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X10Y160        LUT6 (Prop_lut6_I5_O)        0.045     2.878 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.878    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1_n_0
    SLICE_X10Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.926     3.442    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                         clock pessimism             -0.847     2.595    
    SLICE_X10Y160        FDRE (Hold_fdre_C_D)         0.120     2.715    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.231%)  route 0.083ns (30.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.648     2.579    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X19Y164        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDRE (Prop_fdre_C_Q)         0.141     2.720 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]/Q
                         net (fo=4, routed)           0.083     2.802    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[31]_2[0]
    SLICE_X18Y164        LUT6 (Prop_lut6_I1_O)        0.045     2.847 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.847    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc[1]_i_1_n_0
    SLICE_X18Y164        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.923     3.439    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X18Y164        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[1]/C
                         clock pessimism             -0.847     2.592    
    SLICE_X18Y164        FDRE (Hold_fdre_C_D)         0.092     2.684    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.651     2.582    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDRE (Prop_fdre_C_Q)         0.141     2.723 r  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.114     2.837    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X10Y160        LUT6 (Prop_lut6_I1_O)        0.045     2.882 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.882    rvsteel_soc_instance/uart_instance/rx_bit_counter[1]_i_1_n_0
    SLICE_X10Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.926     3.442    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/C
                         clock pessimism             -0.847     2.595    
    SLICE_X10Y160        FDRE (Hold_fdre_C_D)         0.121     2.716    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.117     2.841    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/C
                         clock pessimism             -0.860     2.583    
    SLICE_X15Y158        FDRE (Hold_fdre_C_D)         0.047     2.630    rvsteel_soc_instance/uart_instance/rx_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X18Y156        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y156        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/tx_register_reg[3]/Q
                         net (fo=1, routed)           0.137     2.861    rvsteel_soc_instance/rvsteel_core_instance/Q[2]
    SLICE_X19Y156        LUT6 (Prop_lut6_I4_O)        0.045     2.906 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[2]_i_1/O
                         net (fo=1, routed)           0.000     2.906    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[2]
    SLICE_X19Y156        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.928     3.444    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X19Y156        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[2]/C
                         clock pessimism             -0.848     2.596    
    SLICE_X19Y156        FDRE (Hold_fdre_C_D)         0.091     2.687    rvsteel_soc_instance/uart_instance/tx_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.653     2.584    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X13Y156        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/Q
                         net (fo=3, routed)           0.126     2.851    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[6]
    SLICE_X13Y156        LUT4 (Prop_lut4_I0_O)        0.045     2.896 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.896    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[6]_i_1_n_0
    SLICE_X13Y156        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.928     3.444    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X13Y156        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/C
                         clock pessimism             -0.860     2.584    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.091     2.675    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.192ns (52.649%)  route 0.173ns (47.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.643     2.574    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X15Y172        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y172        FDRE (Prop_fdre_C_Q)         0.141     2.715 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/Q
                         net (fo=4, routed)           0.173     2.887    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][20]
    SLICE_X16Y172        LUT3 (Prop_lut3_I0_O)        0.051     2.938 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.938    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[19]
    SLICE_X16Y172        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.915     3.431    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X16Y172        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[21]/C
                         clock pessimism             -0.823     2.608    
    SLICE_X16Y172        FDRE (Hold_fdre_C_D)         0.107     2.715    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.146%)  route 0.122ns (48.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.128     2.711 r  rvsteel_soc_instance/uart_instance/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.122     2.833    rvsteel_soc_instance/uart_instance/p_2_in[5]
    SLICE_X14Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[6]/C
                         clock pessimism             -0.847     2.596    
    SLICE_X14Y158        FDRE (Hold_fdre_C_D)         0.011     2.607    rvsteel_soc_instance/uart_instance/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.290%)  route 0.177ns (55.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/rx_register_reg[1]/Q
                         net (fo=2, routed)           0.177     2.901    rvsteel_soc_instance/uart_instance/p_2_in[0]
    SLICE_X14Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[1]/C
                         clock pessimism             -0.847     2.596    
    SLICE_X14Y158        FDRE (Hold_fdre_C_D)         0.076     2.672    rvsteel_soc_instance/uart_instance/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.651     2.582    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y158        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y158        FDRE (Prop_fdre_C_Q)         0.141     2.723 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]/Q
                         net (fo=1, routed)           0.156     2.879    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg_n_0_[5]
    SLICE_X21Y158        LUT4 (Prop_lut4_I0_O)        0.042     2.921 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[5]_i_1/O
                         net (fo=2, routed)           0.000     2.921    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[5]_i_1_n_0
    SLICE_X21Y158        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X21Y158        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]/C
                         clock pessimism             -0.861     2.582    
    SLICE_X21Y158        FDRE (Hold_fdre_C_D)         0.101     2.683    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y30   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y31   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y30   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y31   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y159  rvsteel_soc_instance/ram_instance/read_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y158  rvsteel_soc_instance/ram_instance/write_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y158  rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y158  rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y159  rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y158  rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y158  rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y165  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.949    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     7.073    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.100    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 11.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564    11.483    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    11.624 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.083    clock_50mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.128 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.128    clock_50mhz_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.753    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    11.844    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.844    
                         arrival time                          12.128    
  -------------------------------------------------------------------
                         slack                                  0.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.455ns  (logic 3.979ns (61.634%)  route 2.477ns (38.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.418    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.514 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.815     8.329    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X18Y156        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y156        FDRE (Prop_fdre_C_Q)         0.456     8.785 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.477    11.262    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.785 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.785    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.364ns (66.042%)  route 0.702ns (33.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.905    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.931 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.652     2.583    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X18Y156        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y156        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.702     3.425    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.649 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.649    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1777 Endpoints
Min Delay          1777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 2.225ns (16.385%)  route 11.356ns (83.615%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    13.582    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 2.225ns (16.385%)  route 11.356ns (83.615%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    13.582    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 2.225ns (16.385%)  route 11.356ns (83.615%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    13.582    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 2.225ns (16.385%)  route 11.356ns (83.615%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.719    13.582    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y154        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.570ns  (logic 2.225ns (16.399%)  route 11.345ns (83.601%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    13.570    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.570ns  (logic 2.225ns (16.399%)  route 11.345ns (83.601%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    13.570    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.570ns  (logic 2.225ns (16.399%)  route 11.345ns (83.601%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    13.570    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.570ns  (logic 2.225ns (16.399%)  route 11.345ns (83.601%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.707    13.570    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.685     7.722    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.549ns  (logic 2.225ns (16.425%)  route 11.323ns (83.575%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        3.966     9.391    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124     9.515 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.658    10.173    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X13Y172        LUT4 (Prop_lut4_I0_O)        0.124    10.297 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.557    10.854    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X12Y170        LUT4 (Prop_lut4_I2_O)        0.124    10.978 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=56, routed)          0.904    11.882    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X16Y158        LUT6 (Prop_lut6_I2_O)        0.124    12.006 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.739    12.745    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[1]_0
    SLICE_X18Y156        LUT3 (Prop_lut3_I0_O)        0.118    12.863 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.686    13.549    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X21Y157        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.684     7.721    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X21Y157        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[16][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.520ns  (logic 1.611ns (11.919%)  route 11.908ns (88.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=33, routed)          3.814     5.301    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X21Y158        LUT2 (Prop_lut2_I0_O)        0.124     5.425 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1562, routed)        8.094    13.520    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X41Y157        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[16][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.927    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367     5.294 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.946    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.037 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.678     7.715    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X41Y157        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[16][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.294ns (26.832%)  route 0.801ns (73.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.801     1.095    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.300ns (24.649%)  route 0.917ns (75.351%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  reset_IBUF_inst/O
                         net (fo=33, routed)          0.917     1.173    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X12Y173        LUT6 (Prop_lut6_I5_O)        0.045     1.218 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[22]_i_1/O
                         net (fo=2, routed)           0.000     1.218    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[22]_i_1_n_0
    SLICE_X12Y173        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.913     3.429    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X12Y173        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[22]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.384ns (29.571%)  route 0.914ns (70.429%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.850     1.144    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT4 (Prop_lut4_I0_O)        0.045     1.189 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.064     1.253    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_4_n_0
    SLICE_X11Y160        LUT3 (Prop_lut3_I0_O)        0.045     1.298 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.000     1.298    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X11Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.926     3.442    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y160        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.339ns (25.961%)  route 0.966ns (74.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.255     1.305    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.928     3.444    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.339ns (25.961%)  route 0.966ns (74.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.255     1.305    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.928     3.444    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.339ns (25.961%)  route 0.966ns (74.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.255     1.305    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.928     3.444    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.339ns (25.961%)  route 0.966ns (74.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.255     1.305    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.928     3.444    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y155        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.339ns (25.766%)  route 0.976ns (74.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.265     1.315    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.339ns (25.766%)  route 0.976ns (74.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.265     1.315    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y158        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.339ns (25.669%)  route 0.981ns (74.331%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.711     1.005    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y160        LUT6 (Prop_lut6_I1_O)        0.045     1.050 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.270     1.320    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X10Y157        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clock_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.487    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.516 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.927     3.443    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y157        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C





