Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 16 14:56:10 2021
| Host         : Ferit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.476        0.000                      0                   72        0.231        0.000                      0                   72        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.476        0.000                      0                   72        0.231        0.000                      0                   72        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.504ns (39.308%)  route 2.322ns (60.692%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.363     9.140    sel
    SLICE_X0Y72          FDRE                                         r  timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  timer_reg[4]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.637    14.616    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.504ns (39.308%)  route 2.322ns (60.692%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.363     9.140    sel
    SLICE_X0Y72          FDRE                                         r  timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  timer_reg[5]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.637    14.616    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.504ns (39.308%)  route 2.322ns (60.692%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.363     9.140    sel
    SLICE_X0Y72          FDRE                                         r  timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  timer_reg[6]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.637    14.616    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.504ns (39.308%)  route 2.322ns (60.692%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.363     9.140    sel
    SLICE_X0Y72          FDRE                                         r  timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  timer_reg[7]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.637    14.616    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.504ns (37.455%)  route 2.512ns (62.545%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.552     9.329    sel
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.413    14.848    counter_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.504ns (37.455%)  route 2.512ns (62.545%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.552     9.329    sel
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.413    14.848    counter_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.504ns (40.446%)  route 2.215ns (59.554%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.255     9.032    sel
    SLICE_X0Y75          FDRE                                         r  timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.588    15.011    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[16]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.637    14.597    timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.504ns (40.446%)  route 2.215ns (59.554%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.255     9.032    sel
    SLICE_X0Y75          FDRE                                         r  timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.588    15.011    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[17]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.637    14.597    timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.504ns (40.446%)  route 2.215ns (59.554%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.255     9.032    sel
    SLICE_X0Y75          FDRE                                         r  timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.588    15.011    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[18]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.637    14.597    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.504ns (40.446%)  route 2.215ns (59.554%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  timer_reg[2]/Q
                         net (fo=2, routed)           0.950     6.720    timer_reg[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     6.844 r  timer[0]_i_30/O
                         net (fo=1, routed)           0.000     6.844    timer[0]_i_30_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.377 r  timer_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.377    timer_reg[0]_i_18_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  timer_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.503    timer_reg[0]_i_9_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.620    timer_reg[0]_i_3_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.777 r  timer_reg[0]_i_1/CO[1]
                         net (fo=36, routed)          1.255     9.032    sel
    SLICE_X0Y75          FDRE                                         r  timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.588    15.011    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[19]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.637    14.597    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.289%)  route 0.150ns (44.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_int_reg[1]/Q
                         net (fo=7, routed)           0.150     1.811    counter_OBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  counter_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    plusOp[5]
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    counter_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  timer_reg[14]/Q
                         net (fo=3, routed)           0.134     1.785    timer_reg[14]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    timer_reg[12]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  timer_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  timer_reg[18]/Q
                         net (fo=3, routed)           0.134     1.785    timer_reg[18]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    timer_reg[16]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[18]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timer_reg[26]/Q
                         net (fo=3, routed)           0.134     1.788    timer_reg[26]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    timer_reg[24]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  timer_reg[26]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  timer_reg[10]/Q
                         net (fo=3, routed)           0.134     1.786    timer_reg[10]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    timer_reg[8]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  timer_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  timer_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    timer_reg[22]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    timer_reg[20]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  timer_reg[22]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.865%)  route 0.167ns (42.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  counter_int_reg[7]/Q
                         net (fo=2, routed)           0.167     1.815    counter_OBUF[7]
    SLICE_X0Y65          LUT3 (Prop_lut3_I2_O)        0.102     1.917 r  counter_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.917    plusOp[7]
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.107     1.626    counter_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (43.973%)  route 0.238ns (56.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_int_reg[1]/Q
                         net (fo=7, routed)           0.238     1.899    counter_OBUF[1]
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.046     1.945 r  counter_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.945    plusOp[4]
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.107     1.639    counter_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  timer_reg[14]/Q
                         net (fo=3, routed)           0.134     1.785    timer_reg[14]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.929 r  timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    timer_reg[12]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  timer_reg[15]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  timer_reg[18]/Q
                         net (fo=3, routed)           0.134     1.785    timer_reg[18]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.929 r  timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    timer_reg[16]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  timer_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     counter_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     counter_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     counter_int_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     counter_int_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     timer_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     timer_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_int_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_int_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[1]/C



