<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/tb_Proc.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - tb_Proc.v<span style="font-size: 80%;"> (source / <a href="tb_Proc.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">62</td>
            <td class="headerCovTableEntry">79</td>
            <td class="headerCovTableEntryMed">78.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-17 01:12:16</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // tb_ProcSimple</a>
<a name="3"><span class="lineNum">       3 </span>            : //========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : // A basic Verilog test bench for the multiplier</a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : `default_nettype none</a>
<a name="7"><span class="lineNum">       7 </span>            : `timescale 1ps/1ps</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : `ifndef DESIGN</a>
<a name="10"><span class="lineNum">      10 </span>            :   `define DESIGN IntMulBase</a>
<a name="11"><span class="lineNum">      11 </span>            : `endif</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : `include `&quot;`DESIGN.v`&quot;</a>
<a name="14"><span class="lineNum">      14 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="15"><span class="lineNum">      15 </span>            : `include &quot;vc/TestRandDelayMem_2ports4B.v&quot;</a>
<a name="16"><span class="lineNum">      16 </span>            : // `include &quot;vc/TestRandDelaySource.v&quot;</a>
<a name="17"><span class="lineNum">      17 </span>            : // `include &quot;vc/TestRandDelaySink.v&quot;</a>
<a name="18"><span class="lineNum">      18 </span>            : `include &quot;vc/TestRandDelaySourceFile.v&quot;</a>
<a name="19"><span class="lineNum">      19 </span>            : `include &quot;vc/TestRandDelaySinkFile.v&quot;</a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span>            : //------------------------------------------------------------------------</a>
<a name="22"><span class="lineNum">      22 </span>            : // Top-level module</a>
<a name="23"><span class="lineNum">      23 </span>            : //------------------------------------------------------------------------</a>
<a name="24"><span class="lineNum">      24 </span><span class="lineNoCov">          0 : module top(  input logic clk, input logic linetrace );</span></a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">        339 :   logic        reset;</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">        390 :   logic [31:0]  mngr2proc_msg;</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">       1962 :   logic         mngr2proc_val;</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">       1962 :   logic         mngr2proc_rdy;</span></a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            :   // To mngr streaming port</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">        432 :   logic [31:0]  proc2mngr_msg;</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">        654 :   logic         proc2mngr_val;</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">       3702 :   logic         proc2mngr_rdy;</span></a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            :   // Instruction Memory Request Port</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :   mem_req_4B_t  imem_reqstream_msg;</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">      13439 :   logic         imem_reqstream_val;</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">      21635 :   logic         imem_reqstream_rdy;</span></a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            :   // Instruction Memory Response Port</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :   mem_resp_4B_t imem_respstream_msg;</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">      14871 :   logic         imem_respstream_val;</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">      15959 :   logic         imem_respstream_rdy;</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            :   // Data Memory Request Port</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :   mem_req_4B_t  dmem_reqstream_msg;</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">       3396 :   logic         dmem_reqstream_val;</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">      18628 :   logic         dmem_reqstream_rdy;</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            :   // Data Memory Response Port</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :   mem_resp_4B_t dmem_respstream_msg;</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">       3516 :   logic         dmem_respstream_val;</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">       3516 :   logic         dmem_respstream_rdy;</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            :   // extra ports; note that core_id is an input port rather than a</a>
<a name="62"><span class="lineNum">      62 </span>            :   // parameter so that the module only needs to be compiled once. If it</a>
<a name="63"><span class="lineNum">      63 </span>            :   // were a parameter, each core would be compiled separately.</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :   logic [31:0]  core_id;</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">       8656 :   logic         commit_inst;</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :   logic         stats_en;</span></a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">        339 :   logic src_done;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">        339 :   logic snk_done;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">        339 :   logic mem_clear;</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            :   localparam SINK_SOURCE_MAX = 10;</a>
<a name="74"><span class="lineNum">      74 </span>            :   localparam MAX_DELAY = 32'd20;</a>
<a name="75"><span class="lineNum">      75 </span>            :   logic [  31:0 ] src_msgs [ SINK_SOURCE_MAX-1:0 ];</a>
<a name="76"><span class="lineNum">      76 </span>            :   logic [ 31:0 ] snk_msgs [ SINK_SOURCE_MAX-1:0 ];</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            :       vc_TestRandDelaySourceFile </a>
<a name="79"><span class="lineNum">      79 </span>            :   #(</a>
<a name="80"><span class="lineNum">      80 </span>            :     .p_msg_nbits ( 32 ),</a>
<a name="81"><span class="lineNum">      81 </span>            :     .p_num_msgs  ( SINK_SOURCE_MAX )</a>
<a name="82"><span class="lineNum">      82 </span>            :   ) src (</a>
<a name="83"><span class="lineNum">      83 </span>            :     .clk         (             clk ),</a>
<a name="84"><span class="lineNum">      84 </span>            :     .reset       (           reset ),</a>
<a name="85"><span class="lineNum">      85 </span>            :     .max_delay   (MAX_DELAY),</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            :     .val         (     mngr2proc_val ),</a>
<a name="88"><span class="lineNum">      88 </span>            :     .rdy         (     mngr2proc_rdy ),</a>
<a name="89"><span class="lineNum">      89 </span>            :     .msg         (     mngr2proc_msg ),</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            :     .done        (        src_done )</a>
<a name="92"><span class="lineNum">      92 </span>            :   );</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            :     vc_TestRandDelaySinkFile</a>
<a name="97"><span class="lineNum">      97 </span>            :   #(</a>
<a name="98"><span class="lineNum">      98 </span>            :     .p_msg_nbits ( 32 ),</a>
<a name="99"><span class="lineNum">      99 </span>            :     .p_num_msgs  ( SINK_SOURCE_MAX )</a>
<a name="100"><span class="lineNum">     100 </span>            :   ) sink (</a>
<a name="101"><span class="lineNum">     101 </span>            :     .clk         (              clk ),</a>
<a name="102"><span class="lineNum">     102 </span>            :     .reset       (            reset ),</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span>            :     .max_delay   (MAX_DELAY),</a>
<a name="105"><span class="lineNum">     105 </span>            :     .val         (      proc2mngr_val ),</a>
<a name="106"><span class="lineNum">     106 </span>            :     .rdy         (      proc2mngr_rdy ),</a>
<a name="107"><span class="lineNum">     107 </span>            :     .msg         (      proc2mngr_msg ),</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :     .done        (         snk_done )</a>
<a name="110"><span class="lineNum">     110 </span>            :   );</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            : lab2_proc_`DESIGN </a>
<a name="115"><span class="lineNum">     115 </span>            : #(</a>
<a name="116"><span class="lineNum">     116 </span>            :   .p_num_cores(1)</a>
<a name="117"><span class="lineNum">     117 </span>            : ) </a>
<a name="118"><span class="lineNum">     118 </span>            : DUT</a>
<a name="119"><span class="lineNum">     119 </span>            : (</a>
<a name="120"><span class="lineNum">     120 </span>            :   .clk(clk),</a>
<a name="121"><span class="lineNum">     121 </span>            :   .reset(reset),</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            :   // From mngr streaming port</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            :   .mngr2proc_msg(mngr2proc_msg),</a>
<a name="126"><span class="lineNum">     126 </span>            :   .mngr2proc_val(mngr2proc_val),</a>
<a name="127"><span class="lineNum">     127 </span>            :   .mngr2proc_rdy(mngr2proc_rdy),</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            :   // To mngr streaming port</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            :   .proc2mngr_msg(proc2mngr_msg),</a>
<a name="132"><span class="lineNum">     132 </span>            :   .proc2mngr_val(proc2mngr_val),</a>
<a name="133"><span class="lineNum">     133 </span>            :   .proc2mngr_rdy(proc2mngr_rdy),</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            :   // Instruction Memory Request Port</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            :   .imem_reqstream_msg(imem_reqstream_msg),</a>
<a name="138"><span class="lineNum">     138 </span>            :   .imem_reqstream_val(imem_reqstream_val),</a>
<a name="139"><span class="lineNum">     139 </span>            :   .imem_reqstream_rdy(imem_reqstream_rdy),</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            :   // Instruction Memory Response Port</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :   .imem_respstream_msg(imem_respstream_msg),</a>
<a name="144"><span class="lineNum">     144 </span>            :   .imem_respstream_val(imem_respstream_val),</a>
<a name="145"><span class="lineNum">     145 </span>            :   .imem_respstream_rdy(imem_respstream_rdy),</a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span>            :   // Data Memory Request Port</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            :   .dmem_reqstream_msg(dmem_reqstream_msg),</a>
<a name="150"><span class="lineNum">     150 </span>            :   .dmem_reqstream_val(dmem_reqstream_val),</a>
<a name="151"><span class="lineNum">     151 </span>            :   .dmem_reqstream_rdy(dmem_reqstream_rdy),</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            :   // Data Memory Response Port</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            :   .dmem_respstream_msg(dmem_respstream_msg),</a>
<a name="156"><span class="lineNum">     156 </span>            :   .dmem_respstream_val(dmem_respstream_val),</a>
<a name="157"><span class="lineNum">     157 </span>            :   .dmem_respstream_rdy(dmem_respstream_rdy), </a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :   // extra ports; note that core_id is an input port rather than a</a>
<a name="160"><span class="lineNum">     160 </span>            :   // parameter so that the module only needs to be compiled once. If it</a>
<a name="161"><span class="lineNum">     161 </span>            :   // were a parameter, each core would be compiled separately.</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            :   .core_id(0),</a>
<a name="164"><span class="lineNum">     164 </span>            :   .commit_inst(commit_inst),</a>
<a name="165"><span class="lineNum">     165 </span>            :   .stats_en(stats_en)</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : );</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : vc_TestRandDelayMem_2ports4B</a>
<a name="170"><span class="lineNum">     170 </span>            : #(</a>
<a name="171"><span class="lineNum">     171 </span>            :   .p_mem_nbytes(16384), // size of physical memory in bytes</a>
<a name="172"><span class="lineNum">     172 </span>            :   .p_opaque_nbits(8),    // mem message opaque field num bits</a>
<a name="173"><span class="lineNum">     173 </span>            :   .p_addr_nbits(32),   // mem message address num bits</a>
<a name="174"><span class="lineNum">     174 </span>            :   .p_data_nbits(32),   // mem message data num bits</a>
<a name="175"><span class="lineNum">     175 </span>            :   .p_reset_to_x(1)    // reset all values to X's</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            : ) mem (</a>
<a name="178"><span class="lineNum">     178 </span>            :   .clk(clk),</a>
<a name="179"><span class="lineNum">     179 </span>            :   .reset(reset),  </a>
<a name="180"><span class="lineNum">     180 </span>            :   </a>
<a name="181"><span class="lineNum">     181 </span>            :   // clears the content of memory</a>
<a name="182"><span class="lineNum">     182 </span>            :   .mem_clear(mem_clear),</a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span>            :   // maximum delay</a>
<a name="185"><span class="lineNum">     185 </span>            :   .max_delay(5),</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            :   // Memory request interface port 0</a>
<a name="188"><span class="lineNum">     188 </span>            :   .memreq0_val(imem_reqstream_val),</a>
<a name="189"><span class="lineNum">     189 </span>            :   .memreq0_rdy(imem_reqstream_rdy),</a>
<a name="190"><span class="lineNum">     190 </span>            :   .memreq0_msg(imem_reqstream_msg),</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :   // Memory request interface port 1</a>
<a name="193"><span class="lineNum">     193 </span>            :   .memreq1_val(dmem_reqstream_val),</a>
<a name="194"><span class="lineNum">     194 </span>            :   .memreq1_rdy(dmem_reqstream_rdy),</a>
<a name="195"><span class="lineNum">     195 </span>            :   .memreq1_msg(dmem_reqstream_msg),</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :   // Memory response interface port 0</a>
<a name="198"><span class="lineNum">     198 </span>            :   .memresp0_val(imem_respstream_val),</a>
<a name="199"><span class="lineNum">     199 </span>            :   .memresp0_rdy(imem_respstream_rdy),</a>
<a name="200"><span class="lineNum">     200 </span>            :   .memresp0_msg(imem_respstream_msg),</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            :   // Memory response interface port 1</a>
<a name="203"><span class="lineNum">     203 </span>            :   .memresp1_val(dmem_respstream_val),</a>
<a name="204"><span class="lineNum">     204 </span>            :   .memresp1_rdy(dmem_respstream_rdy),</a>
<a name="205"><span class="lineNum">     205 </span>            :   .memresp1_msg(dmem_respstream_msg)</a>
<a name="206"><span class="lineNum">     206 </span>            : );</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 : integer idx = 0;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : integer fp;</a>
<a name="210"><span class="lineNum">     210 </span>            : string temp ;</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">        339 : initial begin</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">        339 :   reset=1;</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">        339 :   mem_clear=1;</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">        339 :   #10</span></a>
<a name="215"><span class="lineNum">     215 </span>            :   //mem_clear=0;</a>
<a name="216"><span class="lineNum">     216 </span>            :   //reset=0;</a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">        339 :   $display(&quot;Loading data&quot;);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">        339 :   $value$plusargs( &quot;mem=%s&quot;, temp );</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">        339 :   fp = $fopen(temp, &quot;r&quot;);</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">        339 :   mem.load(fp);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">        339 :   $display(&quot;Data loaded&quot;);</span></a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :   if ( !$value$plusargs( &quot;men=%s&quot;, temp ) ) begin</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">        339 :       fp = $fopen({temp,&quot;.in&quot;}, &quot;r&quot;);</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">        339 :       src.load(fp);</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">        339 :       fp = $fopen({temp,&quot;.out&quot;}, &quot;r&quot;);</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">        339 :       sink.load(fp);</span></a>
<a name="228"><span class="lineNum">     228 </span>            :   end</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">        339 :   #10</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">        339 :   reset=1;</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">        339 :   mem_clear=1;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">        339 :   #10</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">        339 :   reset=0;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">        339 :   mem_clear=0;</span></a>
<a name="235"><span class="lineNum">     235 </span>            :  </a>
<a name="236"><span class="lineNum">     236 </span>            : end</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">        339 : initial begin</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">        339 :   mngr2proc_msg =0;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">        339 :   mngr2proc_val =1;</span></a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            :   //proc2mngr_rdy =1;</a>
<a name="243"><span class="lineNum">     243 </span>            :   //@(posedge proc2mngr_val)</a>
<a name="244"><span class="lineNum">     244 </span>            :   // #100</a>
<a name="245"><span class="lineNum">     245 </span>            :   // $display(&quot;Testbench finished.  Dumping memory&quot;);</a>
<a name="246"><span class="lineNum">     246 </span>            :   // $finish();</a>
<a name="247"><span class="lineNum">     247 </span>            :   //ok</a>
<a name="248"><span class="lineNum">     248 </span>            :   // while(! mngr2proc_rdy)  @(negedge clk);</a>
<a name="249"><span class="lineNum">     249 </span>            :   // @(negedge clk);</a>
<a name="250"><span class="lineNum">     250 </span>            :   // @(negedge clk);</a>
<a name="251"><span class="lineNum">     251 </span>            :   // @(negedge clk);</a>
<a name="252"><span class="lineNum">     252 </span>            :   // @(negedge clk);</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">      37258 :   while((!src_done) | (!snk_done) ) @(negedge clk);</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">        339 :   @(negedge clk);</span></a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">        339 :   $display(&quot;Testbench finished.  Dumping memory&quot;);</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">        339 :   $value$plusargs( &quot;memdump=%s&quot;, temp );</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">        339 :   fp = $fopen(temp, &quot;w&quot;);</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">        339 :   mem.dump(fp);</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">        339 :   $finish();</span></a>
<a name="267"><span class="lineNum">     267 </span>            : end</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 : initial begin</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">      39631 :   for( integer i = 0; i &lt; 10000; i = i + 1 ) begin</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">      39631 :     @( negedge clk );</span></a>
<a name="272"><span class="lineNum">     272 </span>            :   end</a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :   $display( &quot;TIMEOUT: Testbench didn't finish in time&quot; );</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :   $finish; </span></a>
<a name="275"><span class="lineNum">     275 </span>            : end </a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">        339 : final begin</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :   if(src_done) begin</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">        339 :     pass();</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">        339 :     $display( &quot;     [ passed ] Finished gracefully&quot; );</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :   end else begin</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :     fail();</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :     $display( &quot;     [ failed ] Simulation did not naturally stop&quot; );</span></a>
<a name="284"><span class="lineNum">     284 </span>            :   end</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            : end</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            : initial begin </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">      39631 :   while(1) begin</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">      39631 :     @(negedge clk);  </span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">      39631 :     if (linetrace) begin</span></a>
<a name="292"><span class="lineNum">     292 </span>            :           //mem.display_trace;</a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :           DUT.display_trace;</span></a>
<a name="294"><span class="lineNum">     294 </span>            :     end</a>
<a name="295"><span class="lineNum">     295 </span>            :   end </a>
<a name="296"><span class="lineNum">     296 </span>            :   $stop;</a>
<a name="297"><span class="lineNum">     297 </span>            :   end</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
