// Seed: 995263587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_9 = 1 - 1;
  if (id_10) id_11(id_1, 1, id_5, id_7, 1, id_4);
endmodule
module module_1 #(
    parameter id_27 = 32'd89,
    parameter id_28 = 32'd68,
    parameter id_29 = 32'd93,
    parameter id_30 = 32'd18,
    parameter id_31 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_24 = -1 - id_9 !== 1;
  id_25 :
  assert property (@(posedge 1) 1) id_16 = 1;
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_20,
      id_5,
      id_5,
      id_5,
      id_19,
      id_25,
      id_19,
      id_26,
      id_9
  );
  assign modCall_1.id_4 = 0;
  assign id_20 = id_11 | 1;
  defparam id_27 = 1, id_28 = -1, id_29 = id_28; defparam id_30 = id_4, id_31 = id_28; id_32 :
  assert property (@(posedge -1'b0) id_25) id_13 <= -1;
  wire id_33;
  assign id_12 = id_6;
  wire id_34;
  real id_35;
  wire id_36;
  assign id_15 = id_27;
endmodule
