// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/06/2019 13:10:04"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_32bitAdder (
	Arena_A_32bit,
	Arena_B_32bit,
	Arena_sub_add,
	Arena_Cin_32bit,
	Arena_Bin_32bit,
	Arena_AccumOut_32bit,
	Arena_Difference_32bit,
	Arena_Cout_32bit,
	Arena_Bout_32bit,
	Arena_reset);
input 	[31:0] Arena_A_32bit;
input 	[31:0] Arena_B_32bit;
input 	Arena_sub_add;
input 	Arena_Cin_32bit;
input 	Arena_Bin_32bit;
output 	[31:0] Arena_AccumOut_32bit;
output 	[31:0] Arena_Difference_32bit;
output 	Arena_Cout_32bit;
output 	Arena_Bout_32bit;
input 	Arena_reset;

// Design Ports Information
// Arena_AccumOut_32bit[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[1]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[2]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[3]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[5]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[6]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[7]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[8]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[9]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[10]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[11]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[12]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[13]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[14]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[15]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[16]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[17]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[18]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[19]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[20]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[21]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[22]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[23]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[24]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[25]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[26]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[27]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[28]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[29]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[30]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_AccumOut_32bit[31]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[0]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[2]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[3]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[4]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[5]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[6]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[7]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[8]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[9]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[10]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[11]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[13]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[14]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[15]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[16]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[17]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[18]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[19]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[20]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[21]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[22]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[23]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[24]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[25]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[26]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[27]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[28]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[29]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[30]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Difference_32bit[31]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Cout_32bit	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Bout_32bit	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_A_32bit[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[0]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Cin_32bit	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_sub_add	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[1]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[1]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[2]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[2]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[3]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[4]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[4]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[5]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[5]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[6]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[6]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[7]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[8]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[8]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[9]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[9]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[10]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[10]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[11]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[11]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[12]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[12]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[13]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[13]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[14]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[14]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[15]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[16]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[16]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[17]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[17]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[18]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[18]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[19]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[19]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[20]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[20]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[21]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[21]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[22]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[22]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[23]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[23]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[24]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[24]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[25]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[25]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[26]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[26]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[27]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[27]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[28]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[28]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[29]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[29]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[30]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[30]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[31]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_B_32bit[31]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_Bin_32bit	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Arena_Cout_32bit_vars~6_combout ;
wire \Arena_Cout_32bit_vars~10_combout ;
wire \Arena_Cout_32bit_vars~14_combout ;
wire \Arena_Cout_32bit_vars~17_combout ;
wire \Arena_Cout_32bit_vars~30_combout ;
wire \Arena_Cout_32bit_vars~32_combout ;
wire \Arena_Cout_32bit_vars~38_combout ;
wire \Arena_Bout_32bit_vars~0_combout ;
wire \Arena_Bout_32bit_vars~1_combout ;
wire \Arena_Bout_32bit_vars~6_combout ;
wire \Arena_Bout_32bit_vars~7_combout ;
wire \Arena_Bout_32bit_vars~12_combout ;
wire \Arena_Bout_32bit_vars~19_combout ;
wire \Arena_Bout_32bit_vars~23_combout ;
wire \Arena_Bout_32bit_vars~30_combout ;
wire \Arena_reset~combout ;
wire \Arena_Cin_32bit~combout ;
wire \Arena_AccumOut_32bit~4_combout ;
wire \Arena_sub_add~combout ;
wire \Arena_AccumOut_32bit[0]$latch~combout ;
wire \Arena_Cout_32bit_vars~3_combout ;
wire \Arena_Cout_32bit_vars~2_combout ;
wire \Arena_AccumOut_32bit~5_combout ;
wire \Arena_AccumOut_32bit[1]$latch~combout ;
wire \Arena_Cout_32bit_vars~4_combout ;
wire \Arena_AccumOut_32bit~38_combout ;
wire \Arena_AccumOut_32bit[2]$latch~combout ;
wire \Arena_Cout_32bit_vars~5_combout ;
wire \Arena_AccumOut_32bit~7_combout ;
wire \Arena_AccumOut_32bit[3]$latch~combout ;
wire \Arena_Cout_32bit_vars~7_combout ;
wire \Arena_AccumOut_32bit~8_combout ;
wire \Arena_AccumOut_32bit[4]$latch~combout ;
wire \Arena_AccumOut_32bit~9_combout ;
wire \Arena_AccumOut_32bit~10_combout ;
wire \Arena_AccumOut_32bit[5]$latch~combout ;
wire \Arena_AccumOut_32bit~11_combout ;
wire \Arena_AccumOut_32bit[6]$latch~combout ;
wire \Arena_Cout_32bit_vars~8_combout ;
wire \Arena_Cout_32bit_vars~9_combout ;
wire \Arena_Cout_32bit_vars~46_combout ;
wire \Arena_Cout_32bit_vars~11_combout ;
wire \Arena_AccumOut_32bit~12_combout ;
wire \Arena_AccumOut_32bit[7]$latch~combout ;
wire \Arena_Cout_32bit_vars~12_combout ;
wire \Arena_AccumOut_32bit~13_combout ;
wire \Arena_AccumOut_32bit[8]$latch~combout ;
wire \Arena_Cout_32bit_vars~13_combout ;
wire \Arena_AccumOut_32bit~14_combout ;
wire \Arena_AccumOut_32bit[9]$latch~combout ;
wire \Arena_Cout_32bit_vars~15_combout ;
wire \Arena_AccumOut_32bit~15_combout ;
wire \Arena_AccumOut_32bit[10]$latch~combout ;
wire \Arena_Cout_32bit_vars~16_combout ;
wire \Arena_AccumOut_32bit~16_combout ;
wire \Arena_AccumOut_32bit[11]$latch~combout ;
wire \Arena_Cout_32bit_vars~18_combout ;
wire \Arena_AccumOut_32bit~17_combout ;
wire \Arena_AccumOut_32bit[12]$latch~combout ;
wire \Arena_Cout_32bit_vars~19_combout ;
wire \Arena_Cout_32bit_vars~20_combout ;
wire \Arena_AccumOut_32bit~18_combout ;
wire \Arena_AccumOut_32bit[13]$latch~combout ;
wire \Arena_Cout_32bit_vars~21_combout ;
wire \Arena_AccumOut_32bit~19_combout ;
wire \Arena_AccumOut_32bit[14]$latch~combout ;
wire \Arena_Cout_32bit_vars~23_combout ;
wire \Arena_Cout_32bit_vars~22_combout ;
wire \Arena_AccumOut_32bit~20_combout ;
wire \Arena_AccumOut_32bit[15]$latch~combout ;
wire \Arena_AccumOut_32bit~21_combout ;
wire \Arena_AccumOut_32bit[16]$latch~combout ;
wire \Arena_Cout_32bit_vars~26_combout ;
wire \Arena_Cout_32bit_vars~24_combout ;
wire \Arena_Cout_32bit_vars~25_combout ;
wire \Arena_AccumOut_32bit~22_combout ;
wire \Arena_AccumOut_32bit[17]$latch~combout ;
wire \Arena_Cout_32bit_vars~27_combout ;
wire \Arena_AccumOut_32bit~23_combout ;
wire \Arena_AccumOut_32bit[18]$latch~combout ;
wire \Arena_Cout_32bit_vars~28_combout ;
wire \Arena_Cout_32bit_vars~29_combout ;
wire \Arena_AccumOut_32bit~24_combout ;
wire \Arena_AccumOut_32bit[19]$latch~combout ;
wire \Arena_AccumOut_32bit~25_combout ;
wire \Arena_AccumOut_32bit[20]$latch~combout ;
wire \Arena_Cout_32bit_vars~31_combout ;
wire \Arena_AccumOut_32bit~26_combout ;
wire \Arena_AccumOut_32bit[21]$latch~combout ;
wire \Arena_Cout_32bit_vars~33_combout ;
wire \Arena_AccumOut_32bit~27_combout ;
wire \Arena_AccumOut_32bit[22]$latch~combout ;
wire \Arena_Cout_32bit_vars~34_combout ;
wire \Arena_Cout_32bit_vars~35_combout ;
wire \Arena_AccumOut_32bit~28_combout ;
wire \Arena_AccumOut_32bit[23]$latch~combout ;
wire \Arena_Cout_32bit_vars~36_combout ;
wire \Arena_AccumOut_32bit~29_combout ;
wire \Arena_AccumOut_32bit[24]$latch~combout ;
wire \Arena_Cout_32bit_vars~37_combout ;
wire \Arena_AccumOut_32bit~30_combout ;
wire \Arena_AccumOut_32bit[25]$latch~combout ;
wire \Arena_Cout_32bit_vars~39_combout ;
wire \Arena_AccumOut_32bit~31_combout ;
wire \Arena_AccumOut_32bit[26]$latch~combout ;
wire \Arena_Cout_32bit_vars~40_combout ;
wire \Arena_Cout_32bit_vars~41_combout ;
wire \Arena_AccumOut_32bit~32_combout ;
wire \Arena_AccumOut_32bit[27]$latch~combout ;
wire \Arena_Cout_32bit_vars~42_combout ;
wire \Arena_AccumOut_32bit~33_combout ;
wire \Arena_AccumOut_32bit[28]$latch~combout ;
wire \Arena_Cout_32bit_vars~43_combout ;
wire \Arena_Cout_32bit_vars~44_combout ;
wire \Arena_AccumOut_32bit~34_combout ;
wire \Arena_AccumOut_32bit[29]$latch~combout ;
wire \Arena_Cout_32bit_vars~45_combout ;
wire \Arena_AccumOut_32bit~39_combout ;
wire \Arena_AccumOut_32bit[30]$latch~combout ;
wire \Arena_AccumOut_32bit~36_combout ;
wire \Arena_AccumOut_32bit~37_combout ;
wire \Arena_AccumOut_32bit[31]$latch~combout ;
wire \Arena_Bin_32bit~combout ;
wire \Arena_Difference_32bit~4_combout ;
wire \Arena_Difference_32bit[0]$latch~combout ;
wire \Arena_Difference_32bit~5_combout ;
wire \Arena_Difference_32bit[1]$latch~combout ;
wire \Arena_AccumOut_32bit~6_combout ;
wire \Arena_Difference_32bit~6_combout ;
wire \Arena_Difference_32bit[2]$latch~combout ;
wire \Arena_Bout_32bit_vars~2_combout ;
wire \Arena_Bout_32bit_vars~3_combout ;
wire \Arena_Difference_32bit~7_combout ;
wire \Arena_Difference_32bit[3]$latch~combout ;
wire \Arena_Bout_32bit_vars~4_combout ;
wire \Arena_Difference_32bit~8_combout ;
wire \Arena_Difference_32bit[4]$latch~combout ;
wire \Arena_Difference_32bit~9_combout ;
wire \Arena_Difference_32bit[5]$latch~combout ;
wire \Arena_Bout_32bit_vars~5_combout ;
wire \Arena_Difference_32bit~10_combout ;
wire \Arena_Difference_32bit[6]$latch~combout ;
wire \Arena_Bout_32bit_vars~8_combout ;
wire \Arena_Difference_32bit~11_combout ;
wire \Arena_Difference_32bit[7]$latch~combout ;
wire \Arena_Bout_32bit_vars~9_combout ;
wire \Arena_Difference_32bit~12_combout ;
wire \Arena_Difference_32bit[8]$latch~combout ;
wire \Arena_Bout_32bit_vars~10_combout ;
wire \Arena_Difference_32bit~13_combout ;
wire \Arena_Difference_32bit[9]$latch~combout ;
wire \Arena_Bout_32bit_vars~11_combout ;
wire \Arena_Difference_32bit~14_combout ;
wire \Arena_Difference_32bit[10]$latch~combout ;
wire \Arena_Difference_32bit~15_combout ;
wire \Arena_Difference_32bit[11]$latch~combout ;
wire \Arena_Bout_32bit_vars~13_combout ;
wire \Arena_Difference_32bit~16_combout ;
wire \Arena_Difference_32bit[12]$latch~combout ;
wire \Arena_Bout_32bit_vars~14_combout ;
wire \Arena_Difference_32bit~17_combout ;
wire \Arena_Difference_32bit[13]$latch~combout ;
wire \Arena_Bout_32bit_vars~15_combout ;
wire \Arena_Difference_32bit~18_combout ;
wire \Arena_Difference_32bit[14]$latch~combout ;
wire \Arena_Bout_32bit_vars~16_combout ;
wire \Arena_Difference_32bit~19_combout ;
wire \Arena_Difference_32bit[15]$latch~combout ;
wire \Arena_Bout_32bit_vars~17_combout ;
wire \Arena_Difference_32bit~20_combout ;
wire \Arena_Difference_32bit[16]$latch~combout ;
wire \Arena_Bout_32bit_vars~18_combout ;
wire \Arena_Difference_32bit~21_combout ;
wire \Arena_Difference_32bit[17]$latch~combout ;
wire \Arena_Difference_32bit~22_combout ;
wire \Arena_Difference_32bit[18]$latch~combout ;
wire \Arena_Bout_32bit_vars~20_combout ;
wire \Arena_Difference_32bit~23_combout ;
wire \Arena_Difference_32bit[19]$latch~combout ;
wire \Arena_Bout_32bit_vars~21_combout ;
wire \Arena_Difference_32bit~24_combout ;
wire \Arena_Difference_32bit[20]$latch~combout ;
wire \Arena_Bout_32bit_vars~22_combout ;
wire \Arena_Difference_32bit~25_combout ;
wire \Arena_Difference_32bit[21]$latch~combout ;
wire \Arena_Difference_32bit~26_combout ;
wire \Arena_Difference_32bit[22]$latch~combout ;
wire \Arena_Bout_32bit_vars~24_combout ;
wire \Arena_Difference_32bit~27_combout ;
wire \Arena_Difference_32bit[23]$latch~combout ;
wire \Arena_Bout_32bit_vars~25_combout ;
wire \Arena_Difference_32bit~28_combout ;
wire \Arena_Difference_32bit[24]$latch~combout ;
wire \Arena_Bout_32bit_vars~26_combout ;
wire \Arena_Difference_32bit~29_combout ;
wire \Arena_Difference_32bit[25]$latch~combout ;
wire \Arena_Bout_32bit_vars~27_combout ;
wire \Arena_Difference_32bit~30_combout ;
wire \Arena_Difference_32bit[26]$latch~combout ;
wire \Arena_Bout_32bit_vars~28_combout ;
wire \Arena_Difference_32bit~31_combout ;
wire \Arena_Difference_32bit[27]$latch~combout ;
wire \Arena_Bout_32bit_vars~29_combout ;
wire \Arena_Difference_32bit~32_combout ;
wire \Arena_Difference_32bit[28]$latch~combout ;
wire \Arena_Difference_32bit~33_combout ;
wire \Arena_Difference_32bit[29]$latch~combout ;
wire \Arena_AccumOut_32bit~35_combout ;
wire \Arena_Difference_32bit~34_combout ;
wire \Arena_Difference_32bit[30]$latch~combout ;
wire \Arena_Bout_32bit_vars~32_combout ;
wire \Arena_Bout_32bit_vars~33_combout ;
wire \Arena_Difference_32bit~35_combout ;
wire \Arena_Difference_32bit[31]$latch~combout ;
wire \Arena_Cout_32bit~0_combout ;
wire \Arena_Cout_32bit~1_combout ;
wire \Arena_Cout_32bit$latch~combout ;
wire \Arena_Bout_32bit_vars~31_combout ;
wire \Arena_Bout_32bit~0_combout ;
wire \Arena_Bout_32bit$latch~combout ;
wire [31:0] \Arena_A_32bit~combout ;
wire [31:0] \Arena_B_32bit~combout ;


// Location: LCCOMB_X4_Y12_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars~6 (
// Equation(s):
// \Arena_Cout_32bit_vars~6_combout  = (\Arena_A_32bit~combout [2] & ((\Arena_B_32bit~combout [2]) # (\Arena_Cout_32bit_vars~4_combout )))

	.dataa(\Arena_B_32bit~combout [2]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(\Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~6_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~6 .lut_mask = 16'hF0A0;
defparam \Arena_Cout_32bit_vars~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars~10 (
// Equation(s):
// \Arena_Cout_32bit_vars~10_combout  = (\Arena_Cout_32bit_vars~9_combout  & ((\Arena_A_32bit~combout [5]) # (\Arena_B_32bit~combout [5]))) # (!\Arena_Cout_32bit_vars~9_combout  & (\Arena_A_32bit~combout [5] & \Arena_B_32bit~combout [5]))

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars~9_combout ),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~10 .lut_mask = 16'hFCC0;
defparam \Arena_Cout_32bit_vars~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars~14 (
// Equation(s):
// \Arena_Cout_32bit_vars~14_combout  = (\Arena_A_32bit~combout [8] & ((\Arena_B_32bit~combout [8]) # (\Arena_Cout_32bit_vars~12_combout )))

	.dataa(\Arena_B_32bit~combout [8]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [8]),
	.datad(\Arena_Cout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~14 .lut_mask = 16'hF0A0;
defparam \Arena_Cout_32bit_vars~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~17 (
// Equation(s):
// \Arena_Cout_32bit_vars~17_combout  = (\Arena_A_32bit~combout [10] & ((\Arena_B_32bit~combout [10]) # (\Arena_Cout_32bit_vars~15_combout )))

	.dataa(\Arena_B_32bit~combout [10]),
	.datab(\Arena_A_32bit~combout [10]),
	.datac(\Arena_Cout_32bit_vars~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~17 .lut_mask = 16'hC8C8;
defparam \Arena_Cout_32bit_vars~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~30 (
// Equation(s):
// \Arena_Cout_32bit_vars~30_combout  = (\Arena_B_32bit~combout [19] & ((\Arena_Cout_32bit_vars~28_combout ) # ((\Arena_A_32bit~combout [19]) # (\Arena_Cout_32bit_vars~29_combout )))) # (!\Arena_B_32bit~combout [19] & (\Arena_A_32bit~combout [19] & 
// ((\Arena_Cout_32bit_vars~28_combout ) # (\Arena_Cout_32bit_vars~29_combout ))))

	.dataa(\Arena_B_32bit~combout [19]),
	.datab(\Arena_Cout_32bit_vars~28_combout ),
	.datac(\Arena_A_32bit~combout [19]),
	.datad(\Arena_Cout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~30 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars~32 (
// Equation(s):
// \Arena_Cout_32bit_vars~32_combout  = (\Arena_A_32bit~combout [20] & ((\Arena_Cout_32bit_vars~30_combout ) # (\Arena_B_32bit~combout [20])))

	.dataa(\Arena_Cout_32bit_vars~30_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(\Arena_A_32bit~combout [20]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~32_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~32 .lut_mask = 16'hFA00;
defparam \Arena_Cout_32bit_vars~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~38 (
// Equation(s):
// \Arena_Cout_32bit_vars~38_combout  = (\Arena_A_32bit~combout [24] & ((\Arena_B_32bit~combout [24]) # (\Arena_Cout_32bit_vars~36_combout )))

	.dataa(\Arena_B_32bit~combout [24]),
	.datab(\Arena_Cout_32bit_vars~36_combout ),
	.datac(\Arena_A_32bit~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~38_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~38 .lut_mask = 16'hE0E0;
defparam \Arena_Cout_32bit_vars~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N20
cycloneii_lcell_comb \Arena_Bout_32bit_vars~0 (
// Equation(s):
// \Arena_Bout_32bit_vars~0_combout  = (\Arena_Bin_32bit~combout  & ((\Arena_B_32bit~combout [0]) # (!\Arena_A_32bit~combout [0]))) # (!\Arena_Bin_32bit~combout  & (\Arena_B_32bit~combout [0] & !\Arena_A_32bit~combout [0]))

	.dataa(vcc),
	.datab(\Arena_Bin_32bit~combout ),
	.datac(\Arena_B_32bit~combout [0]),
	.datad(\Arena_A_32bit~combout [0]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~0_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~0 .lut_mask = 16'hC0FC;
defparam \Arena_Bout_32bit_vars~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneii_lcell_comb \Arena_Bout_32bit_vars~1 (
// Equation(s):
// \Arena_Bout_32bit_vars~1_combout  = (!\Arena_A_32bit~combout [2] & \Arena_B_32bit~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(\Arena_B_32bit~combout [2]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~1_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~1 .lut_mask = 16'h0F00;
defparam \Arena_Bout_32bit_vars~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N4
cycloneii_lcell_comb \Arena_Bout_32bit_vars~6 (
// Equation(s):
// \Arena_Bout_32bit_vars~6_combout  = (\Arena_B_32bit~combout [5]) # (!\Arena_A_32bit~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~6_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~6 .lut_mask = 16'hFF0F;
defparam \Arena_Bout_32bit_vars~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N6
cycloneii_lcell_comb \Arena_Bout_32bit_vars~7 (
// Equation(s):
// \Arena_Bout_32bit_vars~7_combout  = (\Arena_Bout_32bit_vars~6_combout  & ((\Arena_B_32bit~combout [4] & ((\Arena_Bout_32bit_vars~4_combout ) # (!\Arena_A_32bit~combout [4]))) # (!\Arena_B_32bit~combout [4] & (!\Arena_A_32bit~combout [4] & 
// \Arena_Bout_32bit_vars~4_combout ))))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(\Arena_Bout_32bit_vars~6_combout ),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_Bout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~7_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~7 .lut_mask = 16'h8C08;
defparam \Arena_Bout_32bit_vars~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \Arena_Bout_32bit_vars~12 (
// Equation(s):
// \Arena_Bout_32bit_vars~12_combout  = (\Arena_B_32bit~combout [10] & ((\Arena_Bout_32bit_vars~11_combout ) # (!\Arena_A_32bit~combout [10]))) # (!\Arena_B_32bit~combout [10] & (!\Arena_A_32bit~combout [10] & \Arena_Bout_32bit_vars~11_combout ))

	.dataa(\Arena_B_32bit~combout [10]),
	.datab(\Arena_A_32bit~combout [10]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~12 .lut_mask = 16'hBB22;
defparam \Arena_Bout_32bit_vars~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
cycloneii_lcell_comb \Arena_Bout_32bit_vars~19 (
// Equation(s):
// \Arena_Bout_32bit_vars~19_combout  = (\Arena_A_32bit~combout [17] & (\Arena_Bout_32bit_vars~18_combout  & \Arena_B_32bit~combout [17])) # (!\Arena_A_32bit~combout [17] & ((\Arena_Bout_32bit_vars~18_combout ) # (\Arena_B_32bit~combout [17])))

	.dataa(\Arena_A_32bit~combout [17]),
	.datab(vcc),
	.datac(\Arena_Bout_32bit_vars~18_combout ),
	.datad(\Arena_B_32bit~combout [17]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~19 .lut_mask = 16'hF550;
defparam \Arena_Bout_32bit_vars~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneii_lcell_comb \Arena_Bout_32bit_vars~23 (
// Equation(s):
// \Arena_Bout_32bit_vars~23_combout  = (\Arena_B_32bit~combout [21] & ((\Arena_Bout_32bit_vars~22_combout ) # (!\Arena_A_32bit~combout [21]))) # (!\Arena_B_32bit~combout [21] & (\Arena_Bout_32bit_vars~22_combout  & !\Arena_A_32bit~combout [21]))

	.dataa(\Arena_B_32bit~combout [21]),
	.datab(vcc),
	.datac(\Arena_Bout_32bit_vars~22_combout ),
	.datad(\Arena_A_32bit~combout [21]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~23 .lut_mask = 16'hA0FA;
defparam \Arena_Bout_32bit_vars~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N12
cycloneii_lcell_comb \Arena_Bout_32bit_vars~30 (
// Equation(s):
// \Arena_Bout_32bit_vars~30_combout  = (\Arena_Bout_32bit_vars~29_combout  & ((\Arena_B_32bit~combout [28]) # (!\Arena_A_32bit~combout [28]))) # (!\Arena_Bout_32bit_vars~29_combout  & (\Arena_B_32bit~combout [28] & !\Arena_A_32bit~combout [28]))

	.dataa(vcc),
	.datab(\Arena_Bout_32bit_vars~29_combout ),
	.datac(\Arena_B_32bit~combout [28]),
	.datad(\Arena_A_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~30 .lut_mask = 16'hC0FC;
defparam \Arena_Bout_32bit_vars~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[4]));
// synopsys translate_off
defparam \Arena_B_32bit[4]~I .input_async_reset = "none";
defparam \Arena_B_32bit[4]~I .input_power_up = "low";
defparam \Arena_B_32bit[4]~I .input_register_mode = "none";
defparam \Arena_B_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[4]~I .oe_power_up = "low";
defparam \Arena_B_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[4]~I .operation_mode = "input";
defparam \Arena_B_32bit[4]~I .output_async_reset = "none";
defparam \Arena_B_32bit[4]~I .output_power_up = "low";
defparam \Arena_B_32bit[4]~I .output_register_mode = "none";
defparam \Arena_B_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[7]));
// synopsys translate_off
defparam \Arena_B_32bit[7]~I .input_async_reset = "none";
defparam \Arena_B_32bit[7]~I .input_power_up = "low";
defparam \Arena_B_32bit[7]~I .input_register_mode = "none";
defparam \Arena_B_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[7]~I .oe_power_up = "low";
defparam \Arena_B_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[7]~I .operation_mode = "input";
defparam \Arena_B_32bit[7]~I .output_async_reset = "none";
defparam \Arena_B_32bit[7]~I .output_power_up = "low";
defparam \Arena_B_32bit[7]~I .output_register_mode = "none";
defparam \Arena_B_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[8]));
// synopsys translate_off
defparam \Arena_B_32bit[8]~I .input_async_reset = "none";
defparam \Arena_B_32bit[8]~I .input_power_up = "low";
defparam \Arena_B_32bit[8]~I .input_register_mode = "none";
defparam \Arena_B_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[8]~I .oe_power_up = "low";
defparam \Arena_B_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[8]~I .operation_mode = "input";
defparam \Arena_B_32bit[8]~I .output_async_reset = "none";
defparam \Arena_B_32bit[8]~I .output_power_up = "low";
defparam \Arena_B_32bit[8]~I .output_register_mode = "none";
defparam \Arena_B_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[10]));
// synopsys translate_off
defparam \Arena_B_32bit[10]~I .input_async_reset = "none";
defparam \Arena_B_32bit[10]~I .input_power_up = "low";
defparam \Arena_B_32bit[10]~I .input_register_mode = "none";
defparam \Arena_B_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[10]~I .oe_power_up = "low";
defparam \Arena_B_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[10]~I .operation_mode = "input";
defparam \Arena_B_32bit[10]~I .output_async_reset = "none";
defparam \Arena_B_32bit[10]~I .output_power_up = "low";
defparam \Arena_B_32bit[10]~I .output_register_mode = "none";
defparam \Arena_B_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[12]));
// synopsys translate_off
defparam \Arena_A_32bit[12]~I .input_async_reset = "none";
defparam \Arena_A_32bit[12]~I .input_power_up = "low";
defparam \Arena_A_32bit[12]~I .input_register_mode = "none";
defparam \Arena_A_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_power_up = "low";
defparam \Arena_A_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .operation_mode = "input";
defparam \Arena_A_32bit[12]~I .output_async_reset = "none";
defparam \Arena_A_32bit[12]~I .output_power_up = "low";
defparam \Arena_A_32bit[12]~I .output_register_mode = "none";
defparam \Arena_A_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[15]));
// synopsys translate_off
defparam \Arena_B_32bit[15]~I .input_async_reset = "none";
defparam \Arena_B_32bit[15]~I .input_power_up = "low";
defparam \Arena_B_32bit[15]~I .input_register_mode = "none";
defparam \Arena_B_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[15]~I .oe_power_up = "low";
defparam \Arena_B_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[15]~I .operation_mode = "input";
defparam \Arena_B_32bit[15]~I .output_async_reset = "none";
defparam \Arena_B_32bit[15]~I .output_power_up = "low";
defparam \Arena_B_32bit[15]~I .output_register_mode = "none";
defparam \Arena_B_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[23]));
// synopsys translate_off
defparam \Arena_A_32bit[23]~I .input_async_reset = "none";
defparam \Arena_A_32bit[23]~I .input_power_up = "low";
defparam \Arena_A_32bit[23]~I .input_register_mode = "none";
defparam \Arena_A_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_power_up = "low";
defparam \Arena_A_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .operation_mode = "input";
defparam \Arena_A_32bit[23]~I .output_async_reset = "none";
defparam \Arena_A_32bit[23]~I .output_power_up = "low";
defparam \Arena_A_32bit[23]~I .output_register_mode = "none";
defparam \Arena_A_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[24]));
// synopsys translate_off
defparam \Arena_B_32bit[24]~I .input_async_reset = "none";
defparam \Arena_B_32bit[24]~I .input_power_up = "low";
defparam \Arena_B_32bit[24]~I .input_register_mode = "none";
defparam \Arena_B_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[24]~I .oe_power_up = "low";
defparam \Arena_B_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[24]~I .operation_mode = "input";
defparam \Arena_B_32bit[24]~I .output_async_reset = "none";
defparam \Arena_B_32bit[24]~I .output_power_up = "low";
defparam \Arena_B_32bit[24]~I .output_register_mode = "none";
defparam \Arena_B_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[26]));
// synopsys translate_off
defparam \Arena_A_32bit[26]~I .input_async_reset = "none";
defparam \Arena_A_32bit[26]~I .input_power_up = "low";
defparam \Arena_A_32bit[26]~I .input_register_mode = "none";
defparam \Arena_A_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_power_up = "low";
defparam \Arena_A_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .operation_mode = "input";
defparam \Arena_A_32bit[26]~I .output_async_reset = "none";
defparam \Arena_A_32bit[26]~I .output_power_up = "low";
defparam \Arena_A_32bit[26]~I .output_register_mode = "none";
defparam \Arena_A_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[27]));
// synopsys translate_off
defparam \Arena_B_32bit[27]~I .input_async_reset = "none";
defparam \Arena_B_32bit[27]~I .input_power_up = "low";
defparam \Arena_B_32bit[27]~I .input_register_mode = "none";
defparam \Arena_B_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[27]~I .oe_power_up = "low";
defparam \Arena_B_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[27]~I .operation_mode = "input";
defparam \Arena_B_32bit[27]~I .output_async_reset = "none";
defparam \Arena_B_32bit[27]~I .output_power_up = "low";
defparam \Arena_B_32bit[27]~I .output_register_mode = "none";
defparam \Arena_B_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[30]));
// synopsys translate_off
defparam \Arena_A_32bit[30]~I .input_async_reset = "none";
defparam \Arena_A_32bit[30]~I .input_power_up = "low";
defparam \Arena_A_32bit[30]~I .input_register_mode = "none";
defparam \Arena_A_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_power_up = "low";
defparam \Arena_A_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .operation_mode = "input";
defparam \Arena_A_32bit[30]~I .output_async_reset = "none";
defparam \Arena_A_32bit[30]~I .output_power_up = "low";
defparam \Arena_A_32bit[30]~I .output_register_mode = "none";
defparam \Arena_A_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[31]));
// synopsys translate_off
defparam \Arena_B_32bit[31]~I .input_async_reset = "none";
defparam \Arena_B_32bit[31]~I .input_power_up = "low";
defparam \Arena_B_32bit[31]~I .input_register_mode = "none";
defparam \Arena_B_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[31]~I .oe_power_up = "low";
defparam \Arena_B_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[31]~I .operation_mode = "input";
defparam \Arena_B_32bit[31]~I .output_async_reset = "none";
defparam \Arena_B_32bit[31]~I .output_power_up = "low";
defparam \Arena_B_32bit[31]~I .output_register_mode = "none";
defparam \Arena_B_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_reset));
// synopsys translate_off
defparam \Arena_reset~I .input_async_reset = "none";
defparam \Arena_reset~I .input_power_up = "low";
defparam \Arena_reset~I .input_register_mode = "none";
defparam \Arena_reset~I .input_sync_reset = "none";
defparam \Arena_reset~I .oe_async_reset = "none";
defparam \Arena_reset~I .oe_power_up = "low";
defparam \Arena_reset~I .oe_register_mode = "none";
defparam \Arena_reset~I .oe_sync_reset = "none";
defparam \Arena_reset~I .operation_mode = "input";
defparam \Arena_reset~I .output_async_reset = "none";
defparam \Arena_reset~I .output_power_up = "low";
defparam \Arena_reset~I .output_register_mode = "none";
defparam \Arena_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[0]));
// synopsys translate_off
defparam \Arena_A_32bit[0]~I .input_async_reset = "none";
defparam \Arena_A_32bit[0]~I .input_power_up = "low";
defparam \Arena_A_32bit[0]~I .input_register_mode = "none";
defparam \Arena_A_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_power_up = "low";
defparam \Arena_A_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .operation_mode = "input";
defparam \Arena_A_32bit[0]~I .output_async_reset = "none";
defparam \Arena_A_32bit[0]~I .output_power_up = "low";
defparam \Arena_A_32bit[0]~I .output_register_mode = "none";
defparam \Arena_A_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[0]));
// synopsys translate_off
defparam \Arena_B_32bit[0]~I .input_async_reset = "none";
defparam \Arena_B_32bit[0]~I .input_power_up = "low";
defparam \Arena_B_32bit[0]~I .input_register_mode = "none";
defparam \Arena_B_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[0]~I .oe_power_up = "low";
defparam \Arena_B_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[0]~I .operation_mode = "input";
defparam \Arena_B_32bit[0]~I .output_async_reset = "none";
defparam \Arena_B_32bit[0]~I .output_power_up = "low";
defparam \Arena_B_32bit[0]~I .output_register_mode = "none";
defparam \Arena_B_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Cin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Cin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cin_32bit));
// synopsys translate_off
defparam \Arena_Cin_32bit~I .input_async_reset = "none";
defparam \Arena_Cin_32bit~I .input_power_up = "low";
defparam \Arena_Cin_32bit~I .input_register_mode = "none";
defparam \Arena_Cin_32bit~I .input_sync_reset = "none";
defparam \Arena_Cin_32bit~I .oe_async_reset = "none";
defparam \Arena_Cin_32bit~I .oe_power_up = "low";
defparam \Arena_Cin_32bit~I .oe_register_mode = "none";
defparam \Arena_Cin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cin_32bit~I .operation_mode = "input";
defparam \Arena_Cin_32bit~I .output_async_reset = "none";
defparam \Arena_Cin_32bit~I .output_power_up = "low";
defparam \Arena_Cin_32bit~I .output_register_mode = "none";
defparam \Arena_Cin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit~4 (
// Equation(s):
// \Arena_AccumOut_32bit~4_combout  = \Arena_A_32bit~combout [0] $ (\Arena_B_32bit~combout [0] $ (\Arena_Cin_32bit~combout ))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [0]),
	.datac(\Arena_B_32bit~combout [0]),
	.datad(\Arena_Cin_32bit~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~4 .lut_mask = 16'hC33C;
defparam \Arena_AccumOut_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_sub_add~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_sub_add~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_sub_add));
// synopsys translate_off
defparam \Arena_sub_add~I .input_async_reset = "none";
defparam \Arena_sub_add~I .input_power_up = "low";
defparam \Arena_sub_add~I .input_register_mode = "none";
defparam \Arena_sub_add~I .input_sync_reset = "none";
defparam \Arena_sub_add~I .oe_async_reset = "none";
defparam \Arena_sub_add~I .oe_power_up = "low";
defparam \Arena_sub_add~I .oe_register_mode = "none";
defparam \Arena_sub_add~I .oe_sync_reset = "none";
defparam \Arena_sub_add~I .operation_mode = "input";
defparam \Arena_sub_add~I .output_async_reset = "none";
defparam \Arena_sub_add~I .output_power_up = "low";
defparam \Arena_sub_add~I .output_register_mode = "none";
defparam \Arena_sub_add~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N4
cycloneii_lcell_comb \Arena_AccumOut_32bit[0]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[0]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[0]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~4_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_AccumOut_32bit~4_combout ),
	.datac(\Arena_AccumOut_32bit[0]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[0]$latch .lut_mask = 16'hA088;
defparam \Arena_AccumOut_32bit[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N28
cycloneii_lcell_comb \Arena_Cout_32bit_vars~3 (
// Equation(s):
// \Arena_Cout_32bit_vars~3_combout  = (\Arena_A_32bit~combout [0] & ((\Arena_B_32bit~combout [0]) # (\Arena_Cin_32bit~combout )))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [0]),
	.datac(\Arena_B_32bit~combout [0]),
	.datad(\Arena_Cin_32bit~combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~3_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~3 .lut_mask = 16'hCCC0;
defparam \Arena_Cout_32bit_vars~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[1]));
// synopsys translate_off
defparam \Arena_B_32bit[1]~I .input_async_reset = "none";
defparam \Arena_B_32bit[1]~I .input_power_up = "low";
defparam \Arena_B_32bit[1]~I .input_register_mode = "none";
defparam \Arena_B_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[1]~I .oe_power_up = "low";
defparam \Arena_B_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[1]~I .operation_mode = "input";
defparam \Arena_B_32bit[1]~I .output_async_reset = "none";
defparam \Arena_B_32bit[1]~I .output_power_up = "low";
defparam \Arena_B_32bit[1]~I .output_register_mode = "none";
defparam \Arena_B_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars~2 (
// Equation(s):
// \Arena_Cout_32bit_vars~2_combout  = (\Arena_B_32bit~combout [0] & \Arena_Cin_32bit~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [0]),
	.datad(\Arena_Cin_32bit~combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~2_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~2 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit~5 (
// Equation(s):
// \Arena_AccumOut_32bit~5_combout  = \Arena_A_32bit~combout [1] $ (\Arena_B_32bit~combout [1] $ (((\Arena_Cout_32bit_vars~3_combout ) # (\Arena_Cout_32bit_vars~2_combout ))))

	.dataa(\Arena_A_32bit~combout [1]),
	.datab(\Arena_Cout_32bit_vars~3_combout ),
	.datac(\Arena_B_32bit~combout [1]),
	.datad(\Arena_Cout_32bit_vars~2_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~5 .lut_mask = 16'hA596;
defparam \Arena_AccumOut_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit[1]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[1]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[1]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~5_combout ))))

	.dataa(\Arena_AccumOut_32bit~5_combout ),
	.datab(\Arena_AccumOut_32bit[1]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[1]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[2]));
// synopsys translate_off
defparam \Arena_A_32bit[2]~I .input_async_reset = "none";
defparam \Arena_A_32bit[2]~I .input_power_up = "low";
defparam \Arena_A_32bit[2]~I .input_register_mode = "none";
defparam \Arena_A_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_power_up = "low";
defparam \Arena_A_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .operation_mode = "input";
defparam \Arena_A_32bit[2]~I .output_async_reset = "none";
defparam \Arena_A_32bit[2]~I .output_power_up = "low";
defparam \Arena_A_32bit[2]~I .output_register_mode = "none";
defparam \Arena_A_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars~4 (
// Equation(s):
// \Arena_Cout_32bit_vars~4_combout  = (\Arena_A_32bit~combout [1] & ((\Arena_Cout_32bit_vars~3_combout ) # ((\Arena_B_32bit~combout [1]) # (\Arena_Cout_32bit_vars~2_combout )))) # (!\Arena_A_32bit~combout [1] & (\Arena_B_32bit~combout [1] & 
// ((\Arena_Cout_32bit_vars~3_combout ) # (\Arena_Cout_32bit_vars~2_combout ))))

	.dataa(\Arena_A_32bit~combout [1]),
	.datab(\Arena_Cout_32bit_vars~3_combout ),
	.datac(\Arena_B_32bit~combout [1]),
	.datad(\Arena_Cout_32bit_vars~2_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~4_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~4 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneii_lcell_comb \Arena_AccumOut_32bit~38 (
// Equation(s):
// \Arena_AccumOut_32bit~38_combout  = \Arena_B_32bit~combout [2] $ (\Arena_A_32bit~combout [2] $ (\Arena_Cout_32bit_vars~4_combout ))

	.dataa(\Arena_B_32bit~combout [2]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(\Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~38_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~38 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit[2]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[2]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[2]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~38_combout ))))

	.dataa(\Arena_AccumOut_32bit~38_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[2]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[2]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[3]));
// synopsys translate_off
defparam \Arena_A_32bit[3]~I .input_async_reset = "none";
defparam \Arena_A_32bit[3]~I .input_power_up = "low";
defparam \Arena_A_32bit[3]~I .input_register_mode = "none";
defparam \Arena_A_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_power_up = "low";
defparam \Arena_A_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .operation_mode = "input";
defparam \Arena_A_32bit[3]~I .output_async_reset = "none";
defparam \Arena_A_32bit[3]~I .output_power_up = "low";
defparam \Arena_A_32bit[3]~I .output_register_mode = "none";
defparam \Arena_A_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[3]));
// synopsys translate_off
defparam \Arena_B_32bit[3]~I .input_async_reset = "none";
defparam \Arena_B_32bit[3]~I .input_power_up = "low";
defparam \Arena_B_32bit[3]~I .input_register_mode = "none";
defparam \Arena_B_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[3]~I .oe_power_up = "low";
defparam \Arena_B_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[3]~I .operation_mode = "input";
defparam \Arena_B_32bit[3]~I .output_async_reset = "none";
defparam \Arena_B_32bit[3]~I .output_power_up = "low";
defparam \Arena_B_32bit[3]~I .output_register_mode = "none";
defparam \Arena_B_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars~5 (
// Equation(s):
// \Arena_Cout_32bit_vars~5_combout  = (\Arena_B_32bit~combout [2] & \Arena_Cout_32bit_vars~4_combout )

	.dataa(\Arena_B_32bit~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~5_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~5 .lut_mask = 16'hAA00;
defparam \Arena_Cout_32bit_vars~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneii_lcell_comb \Arena_AccumOut_32bit~7 (
// Equation(s):
// \Arena_AccumOut_32bit~7_combout  = \Arena_A_32bit~combout [3] $ (\Arena_B_32bit~combout [3] $ (((\Arena_Cout_32bit_vars~6_combout ) # (\Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\Arena_Cout_32bit_vars~6_combout ),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_Cout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~7 .lut_mask = 16'hC396;
defparam \Arena_AccumOut_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
cycloneii_lcell_comb \Arena_AccumOut_32bit[3]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[3]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[3]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~7_combout ))))

	.dataa(\Arena_AccumOut_32bit~7_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[3]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[3]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[4]));
// synopsys translate_off
defparam \Arena_A_32bit[4]~I .input_async_reset = "none";
defparam \Arena_A_32bit[4]~I .input_power_up = "low";
defparam \Arena_A_32bit[4]~I .input_register_mode = "none";
defparam \Arena_A_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_power_up = "low";
defparam \Arena_A_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .operation_mode = "input";
defparam \Arena_A_32bit[4]~I .output_async_reset = "none";
defparam \Arena_A_32bit[4]~I .output_power_up = "low";
defparam \Arena_A_32bit[4]~I .output_register_mode = "none";
defparam \Arena_A_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars~7 (
// Equation(s):
// \Arena_Cout_32bit_vars~7_combout  = (\Arena_A_32bit~combout [3] & ((\Arena_Cout_32bit_vars~6_combout ) # ((\Arena_B_32bit~combout [3]) # (\Arena_Cout_32bit_vars~5_combout )))) # (!\Arena_A_32bit~combout [3] & (\Arena_B_32bit~combout [3] & 
// ((\Arena_Cout_32bit_vars~6_combout ) # (\Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\Arena_Cout_32bit_vars~6_combout ),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_Cout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~7_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~7 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit~8 (
// Equation(s):
// \Arena_AccumOut_32bit~8_combout  = \Arena_B_32bit~combout [4] $ (\Arena_A_32bit~combout [4] $ (\Arena_Cout_32bit_vars~7_combout ))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_Cout_32bit_vars~7_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~8 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit[4]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[4]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[4]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~8_combout ))))

	.dataa(\Arena_AccumOut_32bit~8_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_AccumOut_32bit[4]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[4]$latch .lut_mask = 16'hC808;
defparam \Arena_AccumOut_32bit[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[5]));
// synopsys translate_off
defparam \Arena_A_32bit[5]~I .input_async_reset = "none";
defparam \Arena_A_32bit[5]~I .input_power_up = "low";
defparam \Arena_A_32bit[5]~I .input_register_mode = "none";
defparam \Arena_A_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_power_up = "low";
defparam \Arena_A_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .operation_mode = "input";
defparam \Arena_A_32bit[5]~I .output_async_reset = "none";
defparam \Arena_A_32bit[5]~I .output_power_up = "low";
defparam \Arena_A_32bit[5]~I .output_register_mode = "none";
defparam \Arena_A_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[5]));
// synopsys translate_off
defparam \Arena_B_32bit[5]~I .input_async_reset = "none";
defparam \Arena_B_32bit[5]~I .input_power_up = "low";
defparam \Arena_B_32bit[5]~I .input_register_mode = "none";
defparam \Arena_B_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[5]~I .oe_power_up = "low";
defparam \Arena_B_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[5]~I .operation_mode = "input";
defparam \Arena_B_32bit[5]~I .output_async_reset = "none";
defparam \Arena_B_32bit[5]~I .output_power_up = "low";
defparam \Arena_B_32bit[5]~I .output_register_mode = "none";
defparam \Arena_B_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N2
cycloneii_lcell_comb \Arena_AccumOut_32bit~9 (
// Equation(s):
// \Arena_AccumOut_32bit~9_combout  = \Arena_A_32bit~combout [5] $ (\Arena_B_32bit~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~9 .lut_mask = 16'h0FF0;
defparam \Arena_AccumOut_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N28
cycloneii_lcell_comb \Arena_AccumOut_32bit~10 (
// Equation(s):
// \Arena_AccumOut_32bit~10_combout  = \Arena_AccumOut_32bit~9_combout  $ (((\Arena_B_32bit~combout [4] & ((\Arena_A_32bit~combout [4]) # (\Arena_Cout_32bit_vars~7_combout ))) # (!\Arena_B_32bit~combout [4] & (\Arena_A_32bit~combout [4] & 
// \Arena_Cout_32bit_vars~7_combout ))))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(\Arena_AccumOut_32bit~9_combout ),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_Cout_32bit_vars~7_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~10 .lut_mask = 16'h366C;
defparam \Arena_AccumOut_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneii_lcell_comb \Arena_AccumOut_32bit[5]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[5]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[5]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~10_combout ))))

	.dataa(\Arena_AccumOut_32bit~10_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[5]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[5]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[6]));
// synopsys translate_off
defparam \Arena_A_32bit[6]~I .input_async_reset = "none";
defparam \Arena_A_32bit[6]~I .input_power_up = "low";
defparam \Arena_A_32bit[6]~I .input_register_mode = "none";
defparam \Arena_A_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_power_up = "low";
defparam \Arena_A_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .operation_mode = "input";
defparam \Arena_A_32bit[6]~I .output_async_reset = "none";
defparam \Arena_A_32bit[6]~I .output_power_up = "low";
defparam \Arena_A_32bit[6]~I .output_register_mode = "none";
defparam \Arena_A_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[6]));
// synopsys translate_off
defparam \Arena_B_32bit[6]~I .input_async_reset = "none";
defparam \Arena_B_32bit[6]~I .input_power_up = "low";
defparam \Arena_B_32bit[6]~I .input_register_mode = "none";
defparam \Arena_B_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[6]~I .oe_power_up = "low";
defparam \Arena_B_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[6]~I .operation_mode = "input";
defparam \Arena_B_32bit[6]~I .output_async_reset = "none";
defparam \Arena_B_32bit[6]~I .output_power_up = "low";
defparam \Arena_B_32bit[6]~I .output_register_mode = "none";
defparam \Arena_B_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
cycloneii_lcell_comb \Arena_AccumOut_32bit~11 (
// Equation(s):
// \Arena_AccumOut_32bit~11_combout  = \Arena_Cout_32bit_vars~10_combout  $ (\Arena_A_32bit~combout [6] $ (\Arena_B_32bit~combout [6]))

	.dataa(\Arena_Cout_32bit_vars~10_combout ),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [6]),
	.datad(\Arena_B_32bit~combout [6]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~11 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N14
cycloneii_lcell_comb \Arena_AccumOut_32bit[6]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[6]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[6]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~11_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_AccumOut_32bit~11_combout ),
	.datac(\Arena_AccumOut_32bit[6]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[6]$latch .lut_mask = 16'hA088;
defparam \Arena_AccumOut_32bit[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[7]));
// synopsys translate_off
defparam \Arena_A_32bit[7]~I .input_async_reset = "none";
defparam \Arena_A_32bit[7]~I .input_power_up = "low";
defparam \Arena_A_32bit[7]~I .input_register_mode = "none";
defparam \Arena_A_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_power_up = "low";
defparam \Arena_A_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .operation_mode = "input";
defparam \Arena_A_32bit[7]~I .output_async_reset = "none";
defparam \Arena_A_32bit[7]~I .output_power_up = "low";
defparam \Arena_A_32bit[7]~I .output_register_mode = "none";
defparam \Arena_A_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneii_lcell_comb \Arena_Cout_32bit_vars~8 (
// Equation(s):
// \Arena_Cout_32bit_vars~8_combout  = (\Arena_A_32bit~combout [3] & ((\Arena_Cout_32bit_vars~6_combout ) # ((\Arena_B_32bit~combout [3]) # (\Arena_Cout_32bit_vars~5_combout )))) # (!\Arena_A_32bit~combout [3] & (\Arena_B_32bit~combout [3] & 
// ((\Arena_Cout_32bit_vars~6_combout ) # (\Arena_Cout_32bit_vars~5_combout ))))

	.dataa(\Arena_Cout_32bit_vars~6_combout ),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_Cout_32bit_vars~5_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~8 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N30
cycloneii_lcell_comb \Arena_Cout_32bit_vars~9 (
// Equation(s):
// \Arena_Cout_32bit_vars~9_combout  = (\Arena_B_32bit~combout [4] & ((\Arena_A_32bit~combout [4]) # (\Arena_Cout_32bit_vars~8_combout ))) # (!\Arena_B_32bit~combout [4] & (\Arena_A_32bit~combout [4] & \Arena_Cout_32bit_vars~8_combout ))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_Cout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~9 .lut_mask = 16'hFAA0;
defparam \Arena_Cout_32bit_vars~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars~46 (
// Equation(s):
// \Arena_Cout_32bit_vars~46_combout  = (\Arena_B_32bit~combout [6] & ((\Arena_Cout_32bit_vars~9_combout  & ((\Arena_A_32bit~combout [5]) # (\Arena_B_32bit~combout [5]))) # (!\Arena_Cout_32bit_vars~9_combout  & (\Arena_A_32bit~combout [5] & 
// \Arena_B_32bit~combout [5]))))

	.dataa(\Arena_B_32bit~combout [6]),
	.datab(\Arena_Cout_32bit_vars~9_combout ),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~46_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~46 .lut_mask = 16'hA880;
defparam \Arena_Cout_32bit_vars~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~11 (
// Equation(s):
// \Arena_Cout_32bit_vars~11_combout  = (\Arena_A_32bit~combout [6] & ((\Arena_Cout_32bit_vars~10_combout ) # (\Arena_B_32bit~combout [6])))

	.dataa(\Arena_Cout_32bit_vars~10_combout ),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [6]),
	.datad(\Arena_B_32bit~combout [6]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~11 .lut_mask = 16'hF0A0;
defparam \Arena_Cout_32bit_vars~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit~12 (
// Equation(s):
// \Arena_AccumOut_32bit~12_combout  = \Arena_B_32bit~combout [7] $ (\Arena_A_32bit~combout [7] $ (((\Arena_Cout_32bit_vars~46_combout ) # (\Arena_Cout_32bit_vars~11_combout ))))

	.dataa(\Arena_B_32bit~combout [7]),
	.datab(\Arena_A_32bit~combout [7]),
	.datac(\Arena_Cout_32bit_vars~46_combout ),
	.datad(\Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~12 .lut_mask = 16'h9996;
defparam \Arena_AccumOut_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneii_lcell_comb \Arena_AccumOut_32bit[7]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[7]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_AccumOut_32bit[7]$latch~combout )) # (!\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit~12_combout )))))

	.dataa(\Arena_AccumOut_32bit[7]$latch~combout ),
	.datab(\Arena_AccumOut_32bit~12_combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[7]$latch .lut_mask = 16'hA0C0;
defparam \Arena_AccumOut_32bit[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[8]));
// synopsys translate_off
defparam \Arena_A_32bit[8]~I .input_async_reset = "none";
defparam \Arena_A_32bit[8]~I .input_power_up = "low";
defparam \Arena_A_32bit[8]~I .input_register_mode = "none";
defparam \Arena_A_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_power_up = "low";
defparam \Arena_A_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .operation_mode = "input";
defparam \Arena_A_32bit[8]~I .output_async_reset = "none";
defparam \Arena_A_32bit[8]~I .output_power_up = "low";
defparam \Arena_A_32bit[8]~I .output_register_mode = "none";
defparam \Arena_A_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \Arena_Cout_32bit_vars~12 (
// Equation(s):
// \Arena_Cout_32bit_vars~12_combout  = (\Arena_B_32bit~combout [7] & ((\Arena_A_32bit~combout [7]) # ((\Arena_Cout_32bit_vars~46_combout ) # (\Arena_Cout_32bit_vars~11_combout )))) # (!\Arena_B_32bit~combout [7] & (\Arena_A_32bit~combout [7] & 
// ((\Arena_Cout_32bit_vars~46_combout ) # (\Arena_Cout_32bit_vars~11_combout ))))

	.dataa(\Arena_B_32bit~combout [7]),
	.datab(\Arena_A_32bit~combout [7]),
	.datac(\Arena_Cout_32bit_vars~46_combout ),
	.datad(\Arena_Cout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~12 .lut_mask = 16'hEEE8;
defparam \Arena_Cout_32bit_vars~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \Arena_AccumOut_32bit~13 (
// Equation(s):
// \Arena_AccumOut_32bit~13_combout  = \Arena_B_32bit~combout [8] $ (\Arena_A_32bit~combout [8] $ (\Arena_Cout_32bit_vars~12_combout ))

	.dataa(\Arena_B_32bit~combout [8]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [8]),
	.datad(\Arena_Cout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~13 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit[8]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[8]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[8]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~13_combout ))))

	.dataa(\Arena_AccumOut_32bit~13_combout ),
	.datab(\Arena_AccumOut_32bit[8]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[8]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[9]));
// synopsys translate_off
defparam \Arena_B_32bit[9]~I .input_async_reset = "none";
defparam \Arena_B_32bit[9]~I .input_power_up = "low";
defparam \Arena_B_32bit[9]~I .input_register_mode = "none";
defparam \Arena_B_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[9]~I .oe_power_up = "low";
defparam \Arena_B_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[9]~I .operation_mode = "input";
defparam \Arena_B_32bit[9]~I .output_async_reset = "none";
defparam \Arena_B_32bit[9]~I .output_power_up = "low";
defparam \Arena_B_32bit[9]~I .output_register_mode = "none";
defparam \Arena_B_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[9]));
// synopsys translate_off
defparam \Arena_A_32bit[9]~I .input_async_reset = "none";
defparam \Arena_A_32bit[9]~I .input_power_up = "low";
defparam \Arena_A_32bit[9]~I .input_register_mode = "none";
defparam \Arena_A_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_power_up = "low";
defparam \Arena_A_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .operation_mode = "input";
defparam \Arena_A_32bit[9]~I .output_async_reset = "none";
defparam \Arena_A_32bit[9]~I .output_power_up = "low";
defparam \Arena_A_32bit[9]~I .output_register_mode = "none";
defparam \Arena_A_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars~13 (
// Equation(s):
// \Arena_Cout_32bit_vars~13_combout  = (\Arena_B_32bit~combout [8] & \Arena_Cout_32bit_vars~12_combout )

	.dataa(\Arena_B_32bit~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars~12_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~13 .lut_mask = 16'hAA00;
defparam \Arena_Cout_32bit_vars~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \Arena_AccumOut_32bit~14 (
// Equation(s):
// \Arena_AccumOut_32bit~14_combout  = \Arena_B_32bit~combout [9] $ (\Arena_A_32bit~combout [9] $ (((\Arena_Cout_32bit_vars~14_combout ) # (\Arena_Cout_32bit_vars~13_combout ))))

	.dataa(\Arena_Cout_32bit_vars~14_combout ),
	.datab(\Arena_B_32bit~combout [9]),
	.datac(\Arena_A_32bit~combout [9]),
	.datad(\Arena_Cout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~14 .lut_mask = 16'hC396;
defparam \Arena_AccumOut_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
cycloneii_lcell_comb \Arena_AccumOut_32bit[9]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[9]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[9]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~14_combout ))))

	.dataa(\Arena_AccumOut_32bit~14_combout ),
	.datab(\Arena_AccumOut_32bit[9]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[9]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[10]));
// synopsys translate_off
defparam \Arena_A_32bit[10]~I .input_async_reset = "none";
defparam \Arena_A_32bit[10]~I .input_power_up = "low";
defparam \Arena_A_32bit[10]~I .input_register_mode = "none";
defparam \Arena_A_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_power_up = "low";
defparam \Arena_A_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .operation_mode = "input";
defparam \Arena_A_32bit[10]~I .output_async_reset = "none";
defparam \Arena_A_32bit[10]~I .output_power_up = "low";
defparam \Arena_A_32bit[10]~I .output_register_mode = "none";
defparam \Arena_A_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~15 (
// Equation(s):
// \Arena_Cout_32bit_vars~15_combout  = (\Arena_B_32bit~combout [9] & ((\Arena_Cout_32bit_vars~14_combout ) # ((\Arena_A_32bit~combout [9]) # (\Arena_Cout_32bit_vars~13_combout )))) # (!\Arena_B_32bit~combout [9] & (\Arena_A_32bit~combout [9] & 
// ((\Arena_Cout_32bit_vars~14_combout ) # (\Arena_Cout_32bit_vars~13_combout ))))

	.dataa(\Arena_Cout_32bit_vars~14_combout ),
	.datab(\Arena_B_32bit~combout [9]),
	.datac(\Arena_A_32bit~combout [9]),
	.datad(\Arena_Cout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~15 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit~15 (
// Equation(s):
// \Arena_AccumOut_32bit~15_combout  = \Arena_B_32bit~combout [10] $ (\Arena_A_32bit~combout [10] $ (\Arena_Cout_32bit_vars~15_combout ))

	.dataa(\Arena_B_32bit~combout [10]),
	.datab(\Arena_A_32bit~combout [10]),
	.datac(\Arena_Cout_32bit_vars~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~15 .lut_mask = 16'h9696;
defparam \Arena_AccumOut_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit[10]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[10]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[10]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~15_combout ))))

	.dataa(\Arena_AccumOut_32bit~15_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[10]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[10]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[11]));
// synopsys translate_off
defparam \Arena_B_32bit[11]~I .input_async_reset = "none";
defparam \Arena_B_32bit[11]~I .input_power_up = "low";
defparam \Arena_B_32bit[11]~I .input_register_mode = "none";
defparam \Arena_B_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[11]~I .oe_power_up = "low";
defparam \Arena_B_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[11]~I .operation_mode = "input";
defparam \Arena_B_32bit[11]~I .output_async_reset = "none";
defparam \Arena_B_32bit[11]~I .output_power_up = "low";
defparam \Arena_B_32bit[11]~I .output_register_mode = "none";
defparam \Arena_B_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[11]));
// synopsys translate_off
defparam \Arena_A_32bit[11]~I .input_async_reset = "none";
defparam \Arena_A_32bit[11]~I .input_power_up = "low";
defparam \Arena_A_32bit[11]~I .input_register_mode = "none";
defparam \Arena_A_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_power_up = "low";
defparam \Arena_A_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .operation_mode = "input";
defparam \Arena_A_32bit[11]~I .output_async_reset = "none";
defparam \Arena_A_32bit[11]~I .output_power_up = "low";
defparam \Arena_A_32bit[11]~I .output_register_mode = "none";
defparam \Arena_A_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars~16 (
// Equation(s):
// \Arena_Cout_32bit_vars~16_combout  = (\Arena_B_32bit~combout [10] & \Arena_Cout_32bit_vars~15_combout )

	.dataa(\Arena_B_32bit~combout [10]),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~16 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N6
cycloneii_lcell_comb \Arena_AccumOut_32bit~16 (
// Equation(s):
// \Arena_AccumOut_32bit~16_combout  = \Arena_B_32bit~combout [11] $ (\Arena_A_32bit~combout [11] $ (((\Arena_Cout_32bit_vars~17_combout ) # (\Arena_Cout_32bit_vars~16_combout ))))

	.dataa(\Arena_Cout_32bit_vars~17_combout ),
	.datab(\Arena_B_32bit~combout [11]),
	.datac(\Arena_A_32bit~combout [11]),
	.datad(\Arena_Cout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~16 .lut_mask = 16'hC396;
defparam \Arena_AccumOut_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
cycloneii_lcell_comb \Arena_AccumOut_32bit[11]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[11]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[11]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~16_combout ))))

	.dataa(\Arena_AccumOut_32bit~16_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[11]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[11]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \Arena_Cout_32bit_vars~18 (
// Equation(s):
// \Arena_Cout_32bit_vars~18_combout  = (\Arena_B_32bit~combout [11] & ((\Arena_Cout_32bit_vars~17_combout ) # ((\Arena_A_32bit~combout [11]) # (\Arena_Cout_32bit_vars~16_combout )))) # (!\Arena_B_32bit~combout [11] & (\Arena_A_32bit~combout [11] & 
// ((\Arena_Cout_32bit_vars~17_combout ) # (\Arena_Cout_32bit_vars~16_combout ))))

	.dataa(\Arena_Cout_32bit_vars~17_combout ),
	.datab(\Arena_B_32bit~combout [11]),
	.datac(\Arena_A_32bit~combout [11]),
	.datad(\Arena_Cout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~18 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[12]));
// synopsys translate_off
defparam \Arena_B_32bit[12]~I .input_async_reset = "none";
defparam \Arena_B_32bit[12]~I .input_power_up = "low";
defparam \Arena_B_32bit[12]~I .input_register_mode = "none";
defparam \Arena_B_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[12]~I .oe_power_up = "low";
defparam \Arena_B_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[12]~I .operation_mode = "input";
defparam \Arena_B_32bit[12]~I .output_async_reset = "none";
defparam \Arena_B_32bit[12]~I .output_power_up = "low";
defparam \Arena_B_32bit[12]~I .output_register_mode = "none";
defparam \Arena_B_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit~17 (
// Equation(s):
// \Arena_AccumOut_32bit~17_combout  = \Arena_A_32bit~combout [12] $ (\Arena_Cout_32bit_vars~18_combout  $ (\Arena_B_32bit~combout [12]))

	.dataa(\Arena_A_32bit~combout [12]),
	.datab(\Arena_Cout_32bit_vars~18_combout ),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~17 .lut_mask = 16'h9696;
defparam \Arena_AccumOut_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit[12]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[12]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[12]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~17_combout ))))

	.dataa(\Arena_AccumOut_32bit~17_combout ),
	.datab(\Arena_AccumOut_32bit[12]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[12]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars~19 (
// Equation(s):
// \Arena_Cout_32bit_vars~19_combout  = (\Arena_Cout_32bit_vars~18_combout  & \Arena_B_32bit~combout [12])

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars~18_combout ),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~19 .lut_mask = 16'hC0C0;
defparam \Arena_Cout_32bit_vars~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \Arena_Cout_32bit_vars~20 (
// Equation(s):
// \Arena_Cout_32bit_vars~20_combout  = (\Arena_A_32bit~combout [12] & ((\Arena_Cout_32bit_vars~18_combout ) # (\Arena_B_32bit~combout [12])))

	.dataa(\Arena_A_32bit~combout [12]),
	.datab(\Arena_Cout_32bit_vars~18_combout ),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~20 .lut_mask = 16'hA8A8;
defparam \Arena_Cout_32bit_vars~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[13]));
// synopsys translate_off
defparam \Arena_B_32bit[13]~I .input_async_reset = "none";
defparam \Arena_B_32bit[13]~I .input_power_up = "low";
defparam \Arena_B_32bit[13]~I .input_register_mode = "none";
defparam \Arena_B_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[13]~I .oe_power_up = "low";
defparam \Arena_B_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[13]~I .operation_mode = "input";
defparam \Arena_B_32bit[13]~I .output_async_reset = "none";
defparam \Arena_B_32bit[13]~I .output_power_up = "low";
defparam \Arena_B_32bit[13]~I .output_register_mode = "none";
defparam \Arena_B_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit~18 (
// Equation(s):
// \Arena_AccumOut_32bit~18_combout  = \Arena_A_32bit~combout [13] $ (\Arena_B_32bit~combout [13] $ (((\Arena_Cout_32bit_vars~19_combout ) # (\Arena_Cout_32bit_vars~20_combout ))))

	.dataa(\Arena_A_32bit~combout [13]),
	.datab(\Arena_Cout_32bit_vars~19_combout ),
	.datac(\Arena_Cout_32bit_vars~20_combout ),
	.datad(\Arena_B_32bit~combout [13]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~18 .lut_mask = 16'hA956;
defparam \Arena_AccumOut_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit[13]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[13]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[13]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~18_combout ))))

	.dataa(\Arena_AccumOut_32bit~18_combout ),
	.datab(\Arena_AccumOut_32bit[13]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[13]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars~21 (
// Equation(s):
// \Arena_Cout_32bit_vars~21_combout  = (\Arena_A_32bit~combout [13] & ((\Arena_Cout_32bit_vars~19_combout ) # ((\Arena_Cout_32bit_vars~20_combout ) # (\Arena_B_32bit~combout [13])))) # (!\Arena_A_32bit~combout [13] & (\Arena_B_32bit~combout [13] & 
// ((\Arena_Cout_32bit_vars~19_combout ) # (\Arena_Cout_32bit_vars~20_combout ))))

	.dataa(\Arena_A_32bit~combout [13]),
	.datab(\Arena_Cout_32bit_vars~19_combout ),
	.datac(\Arena_Cout_32bit_vars~20_combout ),
	.datad(\Arena_B_32bit~combout [13]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~21 .lut_mask = 16'hFEA8;
defparam \Arena_Cout_32bit_vars~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[14]));
// synopsys translate_off
defparam \Arena_B_32bit[14]~I .input_async_reset = "none";
defparam \Arena_B_32bit[14]~I .input_power_up = "low";
defparam \Arena_B_32bit[14]~I .input_register_mode = "none";
defparam \Arena_B_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[14]~I .oe_power_up = "low";
defparam \Arena_B_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[14]~I .operation_mode = "input";
defparam \Arena_B_32bit[14]~I .output_async_reset = "none";
defparam \Arena_B_32bit[14]~I .output_power_up = "low";
defparam \Arena_B_32bit[14]~I .output_register_mode = "none";
defparam \Arena_B_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneii_lcell_comb \Arena_AccumOut_32bit~19 (
// Equation(s):
// \Arena_AccumOut_32bit~19_combout  = \Arena_A_32bit~combout [14] $ (\Arena_Cout_32bit_vars~21_combout  $ (\Arena_B_32bit~combout [14]))

	.dataa(\Arena_A_32bit~combout [14]),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars~21_combout ),
	.datad(\Arena_B_32bit~combout [14]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~19 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit[14]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[14]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[14]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~19_combout ))))

	.dataa(\Arena_AccumOut_32bit~19_combout ),
	.datab(\Arena_AccumOut_32bit[14]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[14]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[15]));
// synopsys translate_off
defparam \Arena_A_32bit[15]~I .input_async_reset = "none";
defparam \Arena_A_32bit[15]~I .input_power_up = "low";
defparam \Arena_A_32bit[15]~I .input_register_mode = "none";
defparam \Arena_A_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_power_up = "low";
defparam \Arena_A_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .operation_mode = "input";
defparam \Arena_A_32bit[15]~I .output_async_reset = "none";
defparam \Arena_A_32bit[15]~I .output_power_up = "low";
defparam \Arena_A_32bit[15]~I .output_register_mode = "none";
defparam \Arena_A_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneii_lcell_comb \Arena_Cout_32bit_vars~23 (
// Equation(s):
// \Arena_Cout_32bit_vars~23_combout  = (\Arena_A_32bit~combout [14] & ((\Arena_Cout_32bit_vars~21_combout ) # (\Arena_B_32bit~combout [14])))

	.dataa(\Arena_A_32bit~combout [14]),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars~21_combout ),
	.datad(\Arena_B_32bit~combout [14]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~23 .lut_mask = 16'hAAA0;
defparam \Arena_Cout_32bit_vars~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars~22 (
// Equation(s):
// \Arena_Cout_32bit_vars~22_combout  = (\Arena_Cout_32bit_vars~21_combout  & \Arena_B_32bit~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars~21_combout ),
	.datad(\Arena_B_32bit~combout [14]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~22 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneii_lcell_comb \Arena_AccumOut_32bit~20 (
// Equation(s):
// \Arena_AccumOut_32bit~20_combout  = \Arena_B_32bit~combout [15] $ (\Arena_A_32bit~combout [15] $ (((\Arena_Cout_32bit_vars~23_combout ) # (\Arena_Cout_32bit_vars~22_combout ))))

	.dataa(\Arena_B_32bit~combout [15]),
	.datab(\Arena_A_32bit~combout [15]),
	.datac(\Arena_Cout_32bit_vars~23_combout ),
	.datad(\Arena_Cout_32bit_vars~22_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~20 .lut_mask = 16'h9996;
defparam \Arena_AccumOut_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneii_lcell_comb \Arena_AccumOut_32bit[15]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[15]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[15]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~20_combout ))))

	.dataa(\Arena_AccumOut_32bit~20_combout ),
	.datab(\Arena_AccumOut_32bit[15]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[15]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[16]));
// synopsys translate_off
defparam \Arena_B_32bit[16]~I .input_async_reset = "none";
defparam \Arena_B_32bit[16]~I .input_power_up = "low";
defparam \Arena_B_32bit[16]~I .input_register_mode = "none";
defparam \Arena_B_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[16]~I .oe_power_up = "low";
defparam \Arena_B_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[16]~I .operation_mode = "input";
defparam \Arena_B_32bit[16]~I .output_async_reset = "none";
defparam \Arena_B_32bit[16]~I .output_power_up = "low";
defparam \Arena_B_32bit[16]~I .output_register_mode = "none";
defparam \Arena_B_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[16]));
// synopsys translate_off
defparam \Arena_A_32bit[16]~I .input_async_reset = "none";
defparam \Arena_A_32bit[16]~I .input_power_up = "low";
defparam \Arena_A_32bit[16]~I .input_register_mode = "none";
defparam \Arena_A_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_power_up = "low";
defparam \Arena_A_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .operation_mode = "input";
defparam \Arena_A_32bit[16]~I .output_async_reset = "none";
defparam \Arena_A_32bit[16]~I .output_power_up = "low";
defparam \Arena_A_32bit[16]~I .output_register_mode = "none";
defparam \Arena_A_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneii_lcell_comb \Arena_AccumOut_32bit~21 (
// Equation(s):
// \Arena_AccumOut_32bit~21_combout  = \Arena_Cout_32bit_vars~24_combout  $ (\Arena_B_32bit~combout [16] $ (\Arena_A_32bit~combout [16]))

	.dataa(\Arena_Cout_32bit_vars~24_combout ),
	.datab(\Arena_B_32bit~combout [16]),
	.datac(\Arena_A_32bit~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~21 .lut_mask = 16'h9696;
defparam \Arena_AccumOut_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneii_lcell_comb \Arena_AccumOut_32bit[16]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[16]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[16]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~21_combout ))))

	.dataa(\Arena_AccumOut_32bit~21_combout ),
	.datab(\Arena_AccumOut_32bit[16]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[16]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars~26 (
// Equation(s):
// \Arena_Cout_32bit_vars~26_combout  = (\Arena_A_32bit~combout [16] & ((\Arena_Cout_32bit_vars~24_combout ) # (\Arena_B_32bit~combout [16])))

	.dataa(\Arena_Cout_32bit_vars~24_combout ),
	.datab(\Arena_B_32bit~combout [16]),
	.datac(\Arena_A_32bit~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~26 .lut_mask = 16'hE0E0;
defparam \Arena_Cout_32bit_vars~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[17]));
// synopsys translate_off
defparam \Arena_A_32bit[17]~I .input_async_reset = "none";
defparam \Arena_A_32bit[17]~I .input_power_up = "low";
defparam \Arena_A_32bit[17]~I .input_register_mode = "none";
defparam \Arena_A_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_power_up = "low";
defparam \Arena_A_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .operation_mode = "input";
defparam \Arena_A_32bit[17]~I .output_async_reset = "none";
defparam \Arena_A_32bit[17]~I .output_power_up = "low";
defparam \Arena_A_32bit[17]~I .output_register_mode = "none";
defparam \Arena_A_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars~24 (
// Equation(s):
// \Arena_Cout_32bit_vars~24_combout  = (\Arena_B_32bit~combout [15] & ((\Arena_A_32bit~combout [15]) # ((\Arena_Cout_32bit_vars~23_combout ) # (\Arena_Cout_32bit_vars~22_combout )))) # (!\Arena_B_32bit~combout [15] & (\Arena_A_32bit~combout [15] & 
// ((\Arena_Cout_32bit_vars~23_combout ) # (\Arena_Cout_32bit_vars~22_combout ))))

	.dataa(\Arena_B_32bit~combout [15]),
	.datab(\Arena_A_32bit~combout [15]),
	.datac(\Arena_Cout_32bit_vars~23_combout ),
	.datad(\Arena_Cout_32bit_vars~22_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~24 .lut_mask = 16'hEEE8;
defparam \Arena_Cout_32bit_vars~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~25 (
// Equation(s):
// \Arena_Cout_32bit_vars~25_combout  = (\Arena_B_32bit~combout [16] & \Arena_Cout_32bit_vars~24_combout )

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [16]),
	.datac(\Arena_Cout_32bit_vars~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~25 .lut_mask = 16'hC0C0;
defparam \Arena_Cout_32bit_vars~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
cycloneii_lcell_comb \Arena_AccumOut_32bit~22 (
// Equation(s):
// \Arena_AccumOut_32bit~22_combout  = \Arena_B_32bit~combout [17] $ (\Arena_A_32bit~combout [17] $ (((\Arena_Cout_32bit_vars~26_combout ) # (\Arena_Cout_32bit_vars~25_combout ))))

	.dataa(\Arena_B_32bit~combout [17]),
	.datab(\Arena_Cout_32bit_vars~26_combout ),
	.datac(\Arena_A_32bit~combout [17]),
	.datad(\Arena_Cout_32bit_vars~25_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~22 .lut_mask = 16'hA596;
defparam \Arena_AccumOut_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit[17]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[17]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[17]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~22_combout ))))

	.dataa(\Arena_AccumOut_32bit~22_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_AccumOut_32bit[17]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[17]$latch .lut_mask = 16'hC808;
defparam \Arena_AccumOut_32bit[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[18]));
// synopsys translate_off
defparam \Arena_B_32bit[18]~I .input_async_reset = "none";
defparam \Arena_B_32bit[18]~I .input_power_up = "low";
defparam \Arena_B_32bit[18]~I .input_register_mode = "none";
defparam \Arena_B_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[18]~I .oe_power_up = "low";
defparam \Arena_B_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[18]~I .operation_mode = "input";
defparam \Arena_B_32bit[18]~I .output_async_reset = "none";
defparam \Arena_B_32bit[18]~I .output_power_up = "low";
defparam \Arena_B_32bit[18]~I .output_register_mode = "none";
defparam \Arena_B_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[18]));
// synopsys translate_off
defparam \Arena_A_32bit[18]~I .input_async_reset = "none";
defparam \Arena_A_32bit[18]~I .input_power_up = "low";
defparam \Arena_A_32bit[18]~I .input_register_mode = "none";
defparam \Arena_A_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_power_up = "low";
defparam \Arena_A_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .operation_mode = "input";
defparam \Arena_A_32bit[18]~I .output_async_reset = "none";
defparam \Arena_A_32bit[18]~I .output_power_up = "low";
defparam \Arena_A_32bit[18]~I .output_register_mode = "none";
defparam \Arena_A_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars~27 (
// Equation(s):
// \Arena_Cout_32bit_vars~27_combout  = (\Arena_B_32bit~combout [17] & ((\Arena_Cout_32bit_vars~26_combout ) # ((\Arena_A_32bit~combout [17]) # (\Arena_Cout_32bit_vars~25_combout )))) # (!\Arena_B_32bit~combout [17] & (\Arena_A_32bit~combout [17] & 
// ((\Arena_Cout_32bit_vars~26_combout ) # (\Arena_Cout_32bit_vars~25_combout ))))

	.dataa(\Arena_B_32bit~combout [17]),
	.datab(\Arena_Cout_32bit_vars~26_combout ),
	.datac(\Arena_A_32bit~combout [17]),
	.datad(\Arena_Cout_32bit_vars~25_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~27 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N4
cycloneii_lcell_comb \Arena_AccumOut_32bit~23 (
// Equation(s):
// \Arena_AccumOut_32bit~23_combout  = \Arena_B_32bit~combout [18] $ (\Arena_A_32bit~combout [18] $ (\Arena_Cout_32bit_vars~27_combout ))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [18]),
	.datac(\Arena_A_32bit~combout [18]),
	.datad(\Arena_Cout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~23 .lut_mask = 16'hC33C;
defparam \Arena_AccumOut_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit[18]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[18]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[18]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~23_combout ))))

	.dataa(\Arena_AccumOut_32bit~23_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[18]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[18]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[18]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[18]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
cycloneii_lcell_comb \Arena_Cout_32bit_vars~28 (
// Equation(s):
// \Arena_Cout_32bit_vars~28_combout  = (\Arena_B_32bit~combout [18] & \Arena_Cout_32bit_vars~27_combout )

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [18]),
	.datac(vcc),
	.datad(\Arena_Cout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~28 .lut_mask = 16'hCC00;
defparam \Arena_Cout_32bit_vars~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[19]));
// synopsys translate_off
defparam \Arena_A_32bit[19]~I .input_async_reset = "none";
defparam \Arena_A_32bit[19]~I .input_power_up = "low";
defparam \Arena_A_32bit[19]~I .input_register_mode = "none";
defparam \Arena_A_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_power_up = "low";
defparam \Arena_A_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .operation_mode = "input";
defparam \Arena_A_32bit[19]~I .output_async_reset = "none";
defparam \Arena_A_32bit[19]~I .output_power_up = "low";
defparam \Arena_A_32bit[19]~I .output_register_mode = "none";
defparam \Arena_A_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N0
cycloneii_lcell_comb \Arena_Cout_32bit_vars~29 (
// Equation(s):
// \Arena_Cout_32bit_vars~29_combout  = (\Arena_A_32bit~combout [18] & ((\Arena_B_32bit~combout [18]) # (\Arena_Cout_32bit_vars~27_combout )))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [18]),
	.datac(\Arena_A_32bit~combout [18]),
	.datad(\Arena_Cout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~29 .lut_mask = 16'hF0C0;
defparam \Arena_Cout_32bit_vars~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
cycloneii_lcell_comb \Arena_AccumOut_32bit~24 (
// Equation(s):
// \Arena_AccumOut_32bit~24_combout  = \Arena_B_32bit~combout [19] $ (\Arena_A_32bit~combout [19] $ (((\Arena_Cout_32bit_vars~28_combout ) # (\Arena_Cout_32bit_vars~29_combout ))))

	.dataa(\Arena_B_32bit~combout [19]),
	.datab(\Arena_Cout_32bit_vars~28_combout ),
	.datac(\Arena_A_32bit~combout [19]),
	.datad(\Arena_Cout_32bit_vars~29_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~24 .lut_mask = 16'hA596;
defparam \Arena_AccumOut_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
cycloneii_lcell_comb \Arena_AccumOut_32bit[19]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[19]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[19]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~24_combout ))))

	.dataa(\Arena_AccumOut_32bit~24_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[19]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[19]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[19]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[19]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[20]));
// synopsys translate_off
defparam \Arena_B_32bit[20]~I .input_async_reset = "none";
defparam \Arena_B_32bit[20]~I .input_power_up = "low";
defparam \Arena_B_32bit[20]~I .input_register_mode = "none";
defparam \Arena_B_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[20]~I .oe_power_up = "low";
defparam \Arena_B_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[20]~I .operation_mode = "input";
defparam \Arena_B_32bit[20]~I .output_async_reset = "none";
defparam \Arena_B_32bit[20]~I .output_power_up = "low";
defparam \Arena_B_32bit[20]~I .output_register_mode = "none";
defparam \Arena_B_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[20]));
// synopsys translate_off
defparam \Arena_A_32bit[20]~I .input_async_reset = "none";
defparam \Arena_A_32bit[20]~I .input_power_up = "low";
defparam \Arena_A_32bit[20]~I .input_register_mode = "none";
defparam \Arena_A_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_power_up = "low";
defparam \Arena_A_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .operation_mode = "input";
defparam \Arena_A_32bit[20]~I .output_async_reset = "none";
defparam \Arena_A_32bit[20]~I .output_power_up = "low";
defparam \Arena_A_32bit[20]~I .output_register_mode = "none";
defparam \Arena_A_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit~25 (
// Equation(s):
// \Arena_AccumOut_32bit~25_combout  = \Arena_Cout_32bit_vars~30_combout  $ (\Arena_B_32bit~combout [20] $ (\Arena_A_32bit~combout [20]))

	.dataa(\Arena_Cout_32bit_vars~30_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(\Arena_A_32bit~combout [20]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~25 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit[20]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[20]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[20]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~25_combout ))))

	.dataa(\Arena_AccumOut_32bit~25_combout ),
	.datab(\Arena_AccumOut_32bit[20]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[20]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[21]));
// synopsys translate_off
defparam \Arena_A_32bit[21]~I .input_async_reset = "none";
defparam \Arena_A_32bit[21]~I .input_power_up = "low";
defparam \Arena_A_32bit[21]~I .input_register_mode = "none";
defparam \Arena_A_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_power_up = "low";
defparam \Arena_A_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .operation_mode = "input";
defparam \Arena_A_32bit[21]~I .output_async_reset = "none";
defparam \Arena_A_32bit[21]~I .output_power_up = "low";
defparam \Arena_A_32bit[21]~I .output_register_mode = "none";
defparam \Arena_A_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[21]));
// synopsys translate_off
defparam \Arena_B_32bit[21]~I .input_async_reset = "none";
defparam \Arena_B_32bit[21]~I .input_power_up = "low";
defparam \Arena_B_32bit[21]~I .input_register_mode = "none";
defparam \Arena_B_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[21]~I .oe_power_up = "low";
defparam \Arena_B_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[21]~I .operation_mode = "input";
defparam \Arena_B_32bit[21]~I .output_async_reset = "none";
defparam \Arena_B_32bit[21]~I .output_power_up = "low";
defparam \Arena_B_32bit[21]~I .output_register_mode = "none";
defparam \Arena_B_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
cycloneii_lcell_comb \Arena_Cout_32bit_vars~31 (
// Equation(s):
// \Arena_Cout_32bit_vars~31_combout  = (\Arena_Cout_32bit_vars~30_combout  & \Arena_B_32bit~combout [20])

	.dataa(\Arena_Cout_32bit_vars~30_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~31 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit~26 (
// Equation(s):
// \Arena_AccumOut_32bit~26_combout  = \Arena_A_32bit~combout [21] $ (\Arena_B_32bit~combout [21] $ (((\Arena_Cout_32bit_vars~32_combout ) # (\Arena_Cout_32bit_vars~31_combout ))))

	.dataa(\Arena_Cout_32bit_vars~32_combout ),
	.datab(\Arena_A_32bit~combout [21]),
	.datac(\Arena_B_32bit~combout [21]),
	.datad(\Arena_Cout_32bit_vars~31_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~26 .lut_mask = 16'hC396;
defparam \Arena_AccumOut_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit[21]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[21]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[21]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~26_combout ))))

	.dataa(\Arena_AccumOut_32bit~26_combout ),
	.datab(\Arena_AccumOut_32bit[21]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[21]$latch .lut_mask = 16'hC0A0;
defparam \Arena_AccumOut_32bit[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[22]));
// synopsys translate_off
defparam \Arena_B_32bit[22]~I .input_async_reset = "none";
defparam \Arena_B_32bit[22]~I .input_power_up = "low";
defparam \Arena_B_32bit[22]~I .input_register_mode = "none";
defparam \Arena_B_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[22]~I .oe_power_up = "low";
defparam \Arena_B_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[22]~I .operation_mode = "input";
defparam \Arena_B_32bit[22]~I .output_async_reset = "none";
defparam \Arena_B_32bit[22]~I .output_power_up = "low";
defparam \Arena_B_32bit[22]~I .output_register_mode = "none";
defparam \Arena_B_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars~33 (
// Equation(s):
// \Arena_Cout_32bit_vars~33_combout  = (\Arena_A_32bit~combout [21] & ((\Arena_Cout_32bit_vars~32_combout ) # ((\Arena_B_32bit~combout [21]) # (\Arena_Cout_32bit_vars~31_combout )))) # (!\Arena_A_32bit~combout [21] & (\Arena_B_32bit~combout [21] & 
// ((\Arena_Cout_32bit_vars~32_combout ) # (\Arena_Cout_32bit_vars~31_combout ))))

	.dataa(\Arena_Cout_32bit_vars~32_combout ),
	.datab(\Arena_A_32bit~combout [21]),
	.datac(\Arena_B_32bit~combout [21]),
	.datad(\Arena_Cout_32bit_vars~31_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~33_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~33 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[22]));
// synopsys translate_off
defparam \Arena_A_32bit[22]~I .input_async_reset = "none";
defparam \Arena_A_32bit[22]~I .input_power_up = "low";
defparam \Arena_A_32bit[22]~I .input_register_mode = "none";
defparam \Arena_A_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_power_up = "low";
defparam \Arena_A_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .operation_mode = "input";
defparam \Arena_A_32bit[22]~I .output_async_reset = "none";
defparam \Arena_A_32bit[22]~I .output_power_up = "low";
defparam \Arena_A_32bit[22]~I .output_register_mode = "none";
defparam \Arena_A_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneii_lcell_comb \Arena_AccumOut_32bit~27 (
// Equation(s):
// \Arena_AccumOut_32bit~27_combout  = \Arena_B_32bit~combout [22] $ (\Arena_Cout_32bit_vars~33_combout  $ (\Arena_A_32bit~combout [22]))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [22]),
	.datac(\Arena_Cout_32bit_vars~33_combout ),
	.datad(\Arena_A_32bit~combout [22]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~27 .lut_mask = 16'hC33C;
defparam \Arena_AccumOut_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit[22]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[22]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[22]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~27_combout ))))

	.dataa(\Arena_AccumOut_32bit~27_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_AccumOut_32bit[22]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[22]$latch .lut_mask = 16'hC808;
defparam \Arena_AccumOut_32bit[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N2
cycloneii_lcell_comb \Arena_Cout_32bit_vars~34 (
// Equation(s):
// \Arena_Cout_32bit_vars~34_combout  = (\Arena_Cout_32bit_vars~33_combout  & \Arena_B_32bit~combout [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars~33_combout ),
	.datad(\Arena_B_32bit~combout [22]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~34_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~34 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[23]));
// synopsys translate_off
defparam \Arena_B_32bit[23]~I .input_async_reset = "none";
defparam \Arena_B_32bit[23]~I .input_power_up = "low";
defparam \Arena_B_32bit[23]~I .input_register_mode = "none";
defparam \Arena_B_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[23]~I .oe_power_up = "low";
defparam \Arena_B_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[23]~I .operation_mode = "input";
defparam \Arena_B_32bit[23]~I .output_async_reset = "none";
defparam \Arena_B_32bit[23]~I .output_power_up = "low";
defparam \Arena_B_32bit[23]~I .output_register_mode = "none";
defparam \Arena_B_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~35 (
// Equation(s):
// \Arena_Cout_32bit_vars~35_combout  = (\Arena_A_32bit~combout [22] & ((\Arena_B_32bit~combout [22]) # (\Arena_Cout_32bit_vars~33_combout )))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [22]),
	.datac(\Arena_Cout_32bit_vars~33_combout ),
	.datad(\Arena_A_32bit~combout [22]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~35_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~35 .lut_mask = 16'hFC00;
defparam \Arena_Cout_32bit_vars~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N6
cycloneii_lcell_comb \Arena_AccumOut_32bit~28 (
// Equation(s):
// \Arena_AccumOut_32bit~28_combout  = \Arena_A_32bit~combout [23] $ (\Arena_B_32bit~combout [23] $ (((\Arena_Cout_32bit_vars~34_combout ) # (\Arena_Cout_32bit_vars~35_combout ))))

	.dataa(\Arena_A_32bit~combout [23]),
	.datab(\Arena_Cout_32bit_vars~34_combout ),
	.datac(\Arena_B_32bit~combout [23]),
	.datad(\Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~28 .lut_mask = 16'hA596;
defparam \Arena_AccumOut_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit[23]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[23]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[23]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~28_combout ))))

	.dataa(\Arena_AccumOut_32bit~28_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[23]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[23]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[23]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[23]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
cycloneii_lcell_comb \Arena_Cout_32bit_vars~36 (
// Equation(s):
// \Arena_Cout_32bit_vars~36_combout  = (\Arena_A_32bit~combout [23] & ((\Arena_Cout_32bit_vars~34_combout ) # ((\Arena_B_32bit~combout [23]) # (\Arena_Cout_32bit_vars~35_combout )))) # (!\Arena_A_32bit~combout [23] & (\Arena_B_32bit~combout [23] & 
// ((\Arena_Cout_32bit_vars~34_combout ) # (\Arena_Cout_32bit_vars~35_combout ))))

	.dataa(\Arena_A_32bit~combout [23]),
	.datab(\Arena_Cout_32bit_vars~34_combout ),
	.datac(\Arena_B_32bit~combout [23]),
	.datad(\Arena_Cout_32bit_vars~35_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~36_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~36 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[24]));
// synopsys translate_off
defparam \Arena_A_32bit[24]~I .input_async_reset = "none";
defparam \Arena_A_32bit[24]~I .input_power_up = "low";
defparam \Arena_A_32bit[24]~I .input_register_mode = "none";
defparam \Arena_A_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_power_up = "low";
defparam \Arena_A_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .operation_mode = "input";
defparam \Arena_A_32bit[24]~I .output_async_reset = "none";
defparam \Arena_A_32bit[24]~I .output_power_up = "low";
defparam \Arena_A_32bit[24]~I .output_register_mode = "none";
defparam \Arena_A_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \Arena_AccumOut_32bit~29 (
// Equation(s):
// \Arena_AccumOut_32bit~29_combout  = \Arena_B_32bit~combout [24] $ (\Arena_Cout_32bit_vars~36_combout  $ (\Arena_A_32bit~combout [24]))

	.dataa(\Arena_B_32bit~combout [24]),
	.datab(\Arena_Cout_32bit_vars~36_combout ),
	.datac(\Arena_A_32bit~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~29 .lut_mask = 16'h9696;
defparam \Arena_AccumOut_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit[24]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[24]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[24]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~29_combout ))))

	.dataa(\Arena_AccumOut_32bit~29_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[24]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[24]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[24]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[24]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[25]));
// synopsys translate_off
defparam \Arena_B_32bit[25]~I .input_async_reset = "none";
defparam \Arena_B_32bit[25]~I .input_power_up = "low";
defparam \Arena_B_32bit[25]~I .input_register_mode = "none";
defparam \Arena_B_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[25]~I .oe_power_up = "low";
defparam \Arena_B_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[25]~I .operation_mode = "input";
defparam \Arena_B_32bit[25]~I .output_async_reset = "none";
defparam \Arena_B_32bit[25]~I .output_power_up = "low";
defparam \Arena_B_32bit[25]~I .output_register_mode = "none";
defparam \Arena_B_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[25]));
// synopsys translate_off
defparam \Arena_A_32bit[25]~I .input_async_reset = "none";
defparam \Arena_A_32bit[25]~I .input_power_up = "low";
defparam \Arena_A_32bit[25]~I .input_register_mode = "none";
defparam \Arena_A_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_power_up = "low";
defparam \Arena_A_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .operation_mode = "input";
defparam \Arena_A_32bit[25]~I .output_async_reset = "none";
defparam \Arena_A_32bit[25]~I .output_power_up = "low";
defparam \Arena_A_32bit[25]~I .output_register_mode = "none";
defparam \Arena_A_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \Arena_Cout_32bit_vars~37 (
// Equation(s):
// \Arena_Cout_32bit_vars~37_combout  = (\Arena_B_32bit~combout [24] & \Arena_Cout_32bit_vars~36_combout )

	.dataa(\Arena_B_32bit~combout [24]),
	.datab(vcc),
	.datac(\Arena_Cout_32bit_vars~36_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~37_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~37 .lut_mask = 16'hA0A0;
defparam \Arena_Cout_32bit_vars~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneii_lcell_comb \Arena_AccumOut_32bit~30 (
// Equation(s):
// \Arena_AccumOut_32bit~30_combout  = \Arena_B_32bit~combout [25] $ (\Arena_A_32bit~combout [25] $ (((\Arena_Cout_32bit_vars~38_combout ) # (\Arena_Cout_32bit_vars~37_combout ))))

	.dataa(\Arena_Cout_32bit_vars~38_combout ),
	.datab(\Arena_B_32bit~combout [25]),
	.datac(\Arena_A_32bit~combout [25]),
	.datad(\Arena_Cout_32bit_vars~37_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~30 .lut_mask = 16'hC396;
defparam \Arena_AccumOut_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N18
cycloneii_lcell_comb \Arena_AccumOut_32bit[25]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[25]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[25]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~30_combout ))))

	.dataa(\Arena_AccumOut_32bit~30_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_AccumOut_32bit[25]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[25]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[25]$latch .lut_mask = 16'hC808;
defparam \Arena_AccumOut_32bit[25]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[26]));
// synopsys translate_off
defparam \Arena_B_32bit[26]~I .input_async_reset = "none";
defparam \Arena_B_32bit[26]~I .input_power_up = "low";
defparam \Arena_B_32bit[26]~I .input_register_mode = "none";
defparam \Arena_B_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[26]~I .oe_power_up = "low";
defparam \Arena_B_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[26]~I .operation_mode = "input";
defparam \Arena_B_32bit[26]~I .output_async_reset = "none";
defparam \Arena_B_32bit[26]~I .output_power_up = "low";
defparam \Arena_B_32bit[26]~I .output_register_mode = "none";
defparam \Arena_B_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \Arena_Cout_32bit_vars~39 (
// Equation(s):
// \Arena_Cout_32bit_vars~39_combout  = (\Arena_B_32bit~combout [25] & ((\Arena_Cout_32bit_vars~38_combout ) # ((\Arena_A_32bit~combout [25]) # (\Arena_Cout_32bit_vars~37_combout )))) # (!\Arena_B_32bit~combout [25] & (\Arena_A_32bit~combout [25] & 
// ((\Arena_Cout_32bit_vars~38_combout ) # (\Arena_Cout_32bit_vars~37_combout ))))

	.dataa(\Arena_Cout_32bit_vars~38_combout ),
	.datab(\Arena_B_32bit~combout [25]),
	.datac(\Arena_A_32bit~combout [25]),
	.datad(\Arena_Cout_32bit_vars~37_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~39_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~39 .lut_mask = 16'hFCE8;
defparam \Arena_Cout_32bit_vars~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N8
cycloneii_lcell_comb \Arena_AccumOut_32bit~31 (
// Equation(s):
// \Arena_AccumOut_32bit~31_combout  = \Arena_A_32bit~combout [26] $ (\Arena_B_32bit~combout [26] $ (\Arena_Cout_32bit_vars~39_combout ))

	.dataa(\Arena_A_32bit~combout [26]),
	.datab(\Arena_B_32bit~combout [26]),
	.datac(\Arena_Cout_32bit_vars~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~31 .lut_mask = 16'h9696;
defparam \Arena_AccumOut_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
cycloneii_lcell_comb \Arena_AccumOut_32bit[26]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[26]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[26]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~31_combout ))))

	.dataa(\Arena_AccumOut_32bit~31_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_AccumOut_32bit[26]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[26]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[26]$latch .lut_mask = 16'hC808;
defparam \Arena_AccumOut_32bit[26]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars~40 (
// Equation(s):
// \Arena_Cout_32bit_vars~40_combout  = (\Arena_B_32bit~combout [26] & \Arena_Cout_32bit_vars~39_combout )

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [26]),
	.datac(\Arena_Cout_32bit_vars~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~40_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~40 .lut_mask = 16'hC0C0;
defparam \Arena_Cout_32bit_vars~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[27]));
// synopsys translate_off
defparam \Arena_A_32bit[27]~I .input_async_reset = "none";
defparam \Arena_A_32bit[27]~I .input_power_up = "low";
defparam \Arena_A_32bit[27]~I .input_register_mode = "none";
defparam \Arena_A_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_power_up = "low";
defparam \Arena_A_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .operation_mode = "input";
defparam \Arena_A_32bit[27]~I .output_async_reset = "none";
defparam \Arena_A_32bit[27]~I .output_power_up = "low";
defparam \Arena_A_32bit[27]~I .output_register_mode = "none";
defparam \Arena_A_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N12
cycloneii_lcell_comb \Arena_Cout_32bit_vars~41 (
// Equation(s):
// \Arena_Cout_32bit_vars~41_combout  = (\Arena_A_32bit~combout [26] & ((\Arena_B_32bit~combout [26]) # (\Arena_Cout_32bit_vars~39_combout )))

	.dataa(\Arena_A_32bit~combout [26]),
	.datab(\Arena_B_32bit~combout [26]),
	.datac(\Arena_Cout_32bit_vars~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~41_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~41 .lut_mask = 16'hA8A8;
defparam \Arena_Cout_32bit_vars~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit~32 (
// Equation(s):
// \Arena_AccumOut_32bit~32_combout  = \Arena_B_32bit~combout [27] $ (\Arena_A_32bit~combout [27] $ (((\Arena_Cout_32bit_vars~40_combout ) # (\Arena_Cout_32bit_vars~41_combout ))))

	.dataa(\Arena_B_32bit~combout [27]),
	.datab(\Arena_Cout_32bit_vars~40_combout ),
	.datac(\Arena_A_32bit~combout [27]),
	.datad(\Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~32_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~32 .lut_mask = 16'hA596;
defparam \Arena_AccumOut_32bit~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneii_lcell_comb \Arena_AccumOut_32bit[27]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[27]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[27]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~32_combout ))))

	.dataa(\Arena_AccumOut_32bit~32_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_AccumOut_32bit[27]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[27]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[27]$latch .lut_mask = 16'hC088;
defparam \Arena_AccumOut_32bit[27]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
cycloneii_lcell_comb \Arena_Cout_32bit_vars~42 (
// Equation(s):
// \Arena_Cout_32bit_vars~42_combout  = (\Arena_B_32bit~combout [27] & ((\Arena_Cout_32bit_vars~40_combout ) # ((\Arena_A_32bit~combout [27]) # (\Arena_Cout_32bit_vars~41_combout )))) # (!\Arena_B_32bit~combout [27] & (\Arena_A_32bit~combout [27] & 
// ((\Arena_Cout_32bit_vars~40_combout ) # (\Arena_Cout_32bit_vars~41_combout ))))

	.dataa(\Arena_B_32bit~combout [27]),
	.datab(\Arena_Cout_32bit_vars~40_combout ),
	.datac(\Arena_A_32bit~combout [27]),
	.datad(\Arena_Cout_32bit_vars~41_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~42_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~42 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[28]));
// synopsys translate_off
defparam \Arena_B_32bit[28]~I .input_async_reset = "none";
defparam \Arena_B_32bit[28]~I .input_power_up = "low";
defparam \Arena_B_32bit[28]~I .input_register_mode = "none";
defparam \Arena_B_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[28]~I .oe_power_up = "low";
defparam \Arena_B_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[28]~I .operation_mode = "input";
defparam \Arena_B_32bit[28]~I .output_async_reset = "none";
defparam \Arena_B_32bit[28]~I .output_power_up = "low";
defparam \Arena_B_32bit[28]~I .output_register_mode = "none";
defparam \Arena_B_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[28]));
// synopsys translate_off
defparam \Arena_A_32bit[28]~I .input_async_reset = "none";
defparam \Arena_A_32bit[28]~I .input_power_up = "low";
defparam \Arena_A_32bit[28]~I .input_register_mode = "none";
defparam \Arena_A_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_power_up = "low";
defparam \Arena_A_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .operation_mode = "input";
defparam \Arena_A_32bit[28]~I .output_async_reset = "none";
defparam \Arena_A_32bit[28]~I .output_power_up = "low";
defparam \Arena_A_32bit[28]~I .output_register_mode = "none";
defparam \Arena_A_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit~33 (
// Equation(s):
// \Arena_AccumOut_32bit~33_combout  = \Arena_Cout_32bit_vars~42_combout  $ (\Arena_B_32bit~combout [28] $ (\Arena_A_32bit~combout [28]))

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars~42_combout ),
	.datac(\Arena_B_32bit~combout [28]),
	.datad(\Arena_A_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~33_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~33 .lut_mask = 16'hC33C;
defparam \Arena_AccumOut_32bit~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N20
cycloneii_lcell_comb \Arena_AccumOut_32bit[28]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[28]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[28]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~33_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_AccumOut_32bit~33_combout ),
	.datac(\Arena_AccumOut_32bit[28]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[28]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[28]$latch .lut_mask = 16'hA088;
defparam \Arena_AccumOut_32bit[28]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N26
cycloneii_lcell_comb \Arena_Cout_32bit_vars~43 (
// Equation(s):
// \Arena_Cout_32bit_vars~43_combout  = (\Arena_B_32bit~combout [28] & \Arena_Cout_32bit_vars~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [28]),
	.datad(\Arena_Cout_32bit_vars~42_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~43_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~43 .lut_mask = 16'hF000;
defparam \Arena_Cout_32bit_vars~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[29]));
// synopsys translate_off
defparam \Arena_B_32bit[29]~I .input_async_reset = "none";
defparam \Arena_B_32bit[29]~I .input_power_up = "low";
defparam \Arena_B_32bit[29]~I .input_register_mode = "none";
defparam \Arena_B_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[29]~I .oe_power_up = "low";
defparam \Arena_B_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[29]~I .operation_mode = "input";
defparam \Arena_B_32bit[29]~I .output_async_reset = "none";
defparam \Arena_B_32bit[29]~I .output_power_up = "low";
defparam \Arena_B_32bit[29]~I .output_register_mode = "none";
defparam \Arena_B_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneii_lcell_comb \Arena_Cout_32bit_vars~44 (
// Equation(s):
// \Arena_Cout_32bit_vars~44_combout  = (\Arena_A_32bit~combout [28] & ((\Arena_Cout_32bit_vars~42_combout ) # (\Arena_B_32bit~combout [28])))

	.dataa(vcc),
	.datab(\Arena_Cout_32bit_vars~42_combout ),
	.datac(\Arena_B_32bit~combout [28]),
	.datad(\Arena_A_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~44_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~44 .lut_mask = 16'hFC00;
defparam \Arena_Cout_32bit_vars~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneii_lcell_comb \Arena_AccumOut_32bit~34 (
// Equation(s):
// \Arena_AccumOut_32bit~34_combout  = \Arena_A_32bit~combout [29] $ (\Arena_B_32bit~combout [29] $ (((\Arena_Cout_32bit_vars~43_combout ) # (\Arena_Cout_32bit_vars~44_combout ))))

	.dataa(\Arena_A_32bit~combout [29]),
	.datab(\Arena_Cout_32bit_vars~43_combout ),
	.datac(\Arena_B_32bit~combout [29]),
	.datad(\Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~34_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~34 .lut_mask = 16'hA596;
defparam \Arena_AccumOut_32bit~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit[29]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[29]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[29]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~34_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_AccumOut_32bit~34_combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_AccumOut_32bit[29]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[29]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[29]$latch .lut_mask = 16'hA808;
defparam \Arena_AccumOut_32bit[29]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[30]));
// synopsys translate_off
defparam \Arena_B_32bit[30]~I .input_async_reset = "none";
defparam \Arena_B_32bit[30]~I .input_power_up = "low";
defparam \Arena_B_32bit[30]~I .input_register_mode = "none";
defparam \Arena_B_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[30]~I .oe_power_up = "low";
defparam \Arena_B_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[30]~I .operation_mode = "input";
defparam \Arena_B_32bit[30]~I .output_async_reset = "none";
defparam \Arena_B_32bit[30]~I .output_power_up = "low";
defparam \Arena_B_32bit[30]~I .output_register_mode = "none";
defparam \Arena_B_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneii_lcell_comb \Arena_Cout_32bit_vars~45 (
// Equation(s):
// \Arena_Cout_32bit_vars~45_combout  = (\Arena_A_32bit~combout [29] & ((\Arena_Cout_32bit_vars~43_combout ) # ((\Arena_B_32bit~combout [29]) # (\Arena_Cout_32bit_vars~44_combout )))) # (!\Arena_A_32bit~combout [29] & (\Arena_B_32bit~combout [29] & 
// ((\Arena_Cout_32bit_vars~43_combout ) # (\Arena_Cout_32bit_vars~44_combout ))))

	.dataa(\Arena_A_32bit~combout [29]),
	.datab(\Arena_Cout_32bit_vars~43_combout ),
	.datac(\Arena_B_32bit~combout [29]),
	.datad(\Arena_Cout_32bit_vars~44_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit_vars~45_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit_vars~45 .lut_mask = 16'hFAE8;
defparam \Arena_Cout_32bit_vars~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N0
cycloneii_lcell_comb \Arena_AccumOut_32bit~39 (
// Equation(s):
// \Arena_AccumOut_32bit~39_combout  = \Arena_A_32bit~combout [30] $ (\Arena_B_32bit~combout [30] $ (\Arena_Cout_32bit_vars~45_combout ))

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(\Arena_Cout_32bit_vars~45_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~39_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~39 .lut_mask = 16'hA55A;
defparam \Arena_AccumOut_32bit~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N4
cycloneii_lcell_comb \Arena_AccumOut_32bit[30]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[30]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit[30]$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_AccumOut_32bit~39_combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_AccumOut_32bit~39_combout ),
	.datac(\Arena_AccumOut_32bit[30]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[30]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[30]$latch .lut_mask = 16'hA088;
defparam \Arena_AccumOut_32bit[30]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[31]));
// synopsys translate_off
defparam \Arena_A_32bit[31]~I .input_async_reset = "none";
defparam \Arena_A_32bit[31]~I .input_power_up = "low";
defparam \Arena_A_32bit[31]~I .input_register_mode = "none";
defparam \Arena_A_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_power_up = "low";
defparam \Arena_A_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .operation_mode = "input";
defparam \Arena_A_32bit[31]~I .output_async_reset = "none";
defparam \Arena_A_32bit[31]~I .output_power_up = "low";
defparam \Arena_A_32bit[31]~I .output_register_mode = "none";
defparam \Arena_A_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N2
cycloneii_lcell_comb \Arena_AccumOut_32bit~36 (
// Equation(s):
// \Arena_AccumOut_32bit~36_combout  = \Arena_B_32bit~combout [31] $ (\Arena_A_32bit~combout [31])

	.dataa(\Arena_B_32bit~combout [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [31]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~36_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~36 .lut_mask = 16'h55AA;
defparam \Arena_AccumOut_32bit~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N12
cycloneii_lcell_comb \Arena_AccumOut_32bit~37 (
// Equation(s):
// \Arena_AccumOut_32bit~37_combout  = \Arena_AccumOut_32bit~36_combout  $ (((\Arena_A_32bit~combout [30] & ((\Arena_B_32bit~combout [30]) # (\Arena_Cout_32bit_vars~45_combout ))) # (!\Arena_A_32bit~combout [30] & (\Arena_B_32bit~combout [30] & 
// \Arena_Cout_32bit_vars~45_combout ))))

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(\Arena_AccumOut_32bit~36_combout ),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(\Arena_Cout_32bit_vars~45_combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~37_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~37 .lut_mask = 16'h366C;
defparam \Arena_AccumOut_32bit~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N22
cycloneii_lcell_comb \Arena_AccumOut_32bit[31]$latch (
// Equation(s):
// \Arena_AccumOut_32bit[31]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_AccumOut_32bit[31]$latch~combout )) # (!\Arena_sub_add~combout  & ((\Arena_AccumOut_32bit~37_combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_AccumOut_32bit[31]$latch~combout ),
	.datac(\Arena_AccumOut_32bit~37_combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit[31]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit[31]$latch .lut_mask = 16'h88A0;
defparam \Arena_AccumOut_32bit[31]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Bin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Bin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Bin_32bit));
// synopsys translate_off
defparam \Arena_Bin_32bit~I .input_async_reset = "none";
defparam \Arena_Bin_32bit~I .input_power_up = "low";
defparam \Arena_Bin_32bit~I .input_register_mode = "none";
defparam \Arena_Bin_32bit~I .input_sync_reset = "none";
defparam \Arena_Bin_32bit~I .oe_async_reset = "none";
defparam \Arena_Bin_32bit~I .oe_power_up = "low";
defparam \Arena_Bin_32bit~I .oe_register_mode = "none";
defparam \Arena_Bin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Bin_32bit~I .operation_mode = "input";
defparam \Arena_Bin_32bit~I .output_async_reset = "none";
defparam \Arena_Bin_32bit~I .output_power_up = "low";
defparam \Arena_Bin_32bit~I .output_register_mode = "none";
defparam \Arena_Bin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N2
cycloneii_lcell_comb \Arena_Difference_32bit~4 (
// Equation(s):
// \Arena_Difference_32bit~4_combout  = \Arena_Bin_32bit~combout  $ (\Arena_B_32bit~combout [0] $ (\Arena_A_32bit~combout [0]))

	.dataa(vcc),
	.datab(\Arena_Bin_32bit~combout ),
	.datac(\Arena_B_32bit~combout [0]),
	.datad(\Arena_A_32bit~combout [0]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~4 .lut_mask = 16'hC33C;
defparam \Arena_Difference_32bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N8
cycloneii_lcell_comb \Arena_Difference_32bit[0]$latch (
// Equation(s):
// \Arena_Difference_32bit[0]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~4_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[0]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~4_combout ),
	.datac(\Arena_Difference_32bit[0]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[0]$latch .lut_mask = 16'h88A0;
defparam \Arena_Difference_32bit[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[1]));
// synopsys translate_off
defparam \Arena_A_32bit[1]~I .input_async_reset = "none";
defparam \Arena_A_32bit[1]~I .input_power_up = "low";
defparam \Arena_A_32bit[1]~I .input_register_mode = "none";
defparam \Arena_A_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_power_up = "low";
defparam \Arena_A_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .operation_mode = "input";
defparam \Arena_A_32bit[1]~I .output_async_reset = "none";
defparam \Arena_A_32bit[1]~I .output_power_up = "low";
defparam \Arena_A_32bit[1]~I .output_register_mode = "none";
defparam \Arena_A_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N6
cycloneii_lcell_comb \Arena_Difference_32bit~5 (
// Equation(s):
// \Arena_Difference_32bit~5_combout  = \Arena_Bout_32bit_vars~0_combout  $ (\Arena_B_32bit~combout [1] $ (\Arena_A_32bit~combout [1]))

	.dataa(\Arena_Bout_32bit_vars~0_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [1]),
	.datad(\Arena_A_32bit~combout [1]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~5 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N10
cycloneii_lcell_comb \Arena_Difference_32bit[1]$latch (
// Equation(s):
// \Arena_Difference_32bit[1]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~5_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[1]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~5_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[1]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[1]$latch .lut_mask = 16'h8C80;
defparam \Arena_Difference_32bit[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[2]));
// synopsys translate_off
defparam \Arena_B_32bit[2]~I .input_async_reset = "none";
defparam \Arena_B_32bit[2]~I .input_power_up = "low";
defparam \Arena_B_32bit[2]~I .input_register_mode = "none";
defparam \Arena_B_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[2]~I .oe_power_up = "low";
defparam \Arena_B_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[2]~I .operation_mode = "input";
defparam \Arena_B_32bit[2]~I .output_async_reset = "none";
defparam \Arena_B_32bit[2]~I .output_power_up = "low";
defparam \Arena_B_32bit[2]~I .output_register_mode = "none";
defparam \Arena_B_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneii_lcell_comb \Arena_AccumOut_32bit~6 (
// Equation(s):
// \Arena_AccumOut_32bit~6_combout  = \Arena_A_32bit~combout [2] $ (\Arena_B_32bit~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(\Arena_B_32bit~combout [2]),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~6 .lut_mask = 16'h0FF0;
defparam \Arena_AccumOut_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N16
cycloneii_lcell_comb \Arena_Difference_32bit~6 (
// Equation(s):
// \Arena_Difference_32bit~6_combout  = \Arena_AccumOut_32bit~6_combout  $ (((\Arena_Bout_32bit_vars~0_combout  & ((\Arena_B_32bit~combout [1]) # (!\Arena_A_32bit~combout [1]))) # (!\Arena_Bout_32bit_vars~0_combout  & (\Arena_B_32bit~combout [1] & 
// !\Arena_A_32bit~combout [1]))))

	.dataa(\Arena_Bout_32bit_vars~0_combout ),
	.datab(\Arena_AccumOut_32bit~6_combout ),
	.datac(\Arena_B_32bit~combout [1]),
	.datad(\Arena_A_32bit~combout [1]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~6 .lut_mask = 16'h6C36;
defparam \Arena_Difference_32bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneii_lcell_comb \Arena_Difference_32bit[2]$latch (
// Equation(s):
// \Arena_Difference_32bit[2]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_Difference_32bit~6_combout ))) # (!\Arena_sub_add~combout  & (\Arena_Difference_32bit[2]$latch~combout ))))

	.dataa(\Arena_Difference_32bit[2]$latch~combout ),
	.datab(\Arena_Difference_32bit~6_combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[2]$latch .lut_mask = 16'hC0A0;
defparam \Arena_Difference_32bit[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
cycloneii_lcell_comb \Arena_Bout_32bit_vars~2 (
// Equation(s):
// \Arena_Bout_32bit_vars~2_combout  = (\Arena_B_32bit~combout [2]) # (!\Arena_A_32bit~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [2]),
	.datad(\Arena_B_32bit~combout [2]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~2_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~2 .lut_mask = 16'hFF0F;
defparam \Arena_Bout_32bit_vars~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N18
cycloneii_lcell_comb \Arena_Bout_32bit_vars~3 (
// Equation(s):
// \Arena_Bout_32bit_vars~3_combout  = (\Arena_Bout_32bit_vars~2_combout  & ((\Arena_Bout_32bit_vars~0_combout  & ((\Arena_B_32bit~combout [1]) # (!\Arena_A_32bit~combout [1]))) # (!\Arena_Bout_32bit_vars~0_combout  & (\Arena_B_32bit~combout [1] & 
// !\Arena_A_32bit~combout [1]))))

	.dataa(\Arena_Bout_32bit_vars~0_combout ),
	.datab(\Arena_Bout_32bit_vars~2_combout ),
	.datac(\Arena_B_32bit~combout [1]),
	.datad(\Arena_A_32bit~combout [1]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~3_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~3 .lut_mask = 16'h80C8;
defparam \Arena_Bout_32bit_vars~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \Arena_Difference_32bit~7 (
// Equation(s):
// \Arena_Difference_32bit~7_combout  = \Arena_B_32bit~combout [3] $ (\Arena_A_32bit~combout [3] $ (((\Arena_Bout_32bit_vars~1_combout ) # (\Arena_Bout_32bit_vars~3_combout ))))

	.dataa(\Arena_Bout_32bit_vars~1_combout ),
	.datab(\Arena_Bout_32bit_vars~3_combout ),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_A_32bit~combout [3]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~7 .lut_mask = 16'hE11E;
defparam \Arena_Difference_32bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneii_lcell_comb \Arena_Difference_32bit[3]$latch (
// Equation(s):
// \Arena_Difference_32bit[3]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~7_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[3]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~7_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[3]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[3]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneii_lcell_comb \Arena_Bout_32bit_vars~4 (
// Equation(s):
// \Arena_Bout_32bit_vars~4_combout  = (\Arena_B_32bit~combout [3] & ((\Arena_Bout_32bit_vars~1_combout ) # ((\Arena_Bout_32bit_vars~3_combout ) # (!\Arena_A_32bit~combout [3])))) # (!\Arena_B_32bit~combout [3] & (!\Arena_A_32bit~combout [3] & 
// ((\Arena_Bout_32bit_vars~1_combout ) # (\Arena_Bout_32bit_vars~3_combout ))))

	.dataa(\Arena_Bout_32bit_vars~1_combout ),
	.datab(\Arena_Bout_32bit_vars~3_combout ),
	.datac(\Arena_B_32bit~combout [3]),
	.datad(\Arena_A_32bit~combout [3]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~4_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~4 .lut_mask = 16'hE0FE;
defparam \Arena_Bout_32bit_vars~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N22
cycloneii_lcell_comb \Arena_Difference_32bit~8 (
// Equation(s):
// \Arena_Difference_32bit~8_combout  = \Arena_B_32bit~combout [4] $ (\Arena_A_32bit~combout [4] $ (\Arena_Bout_32bit_vars~4_combout ))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_Bout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~8 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \Arena_Difference_32bit[4]$latch (
// Equation(s):
// \Arena_Difference_32bit[4]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~8_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[4]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~8_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[4]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[4]$latch .lut_mask = 16'h8C80;
defparam \Arena_Difference_32bit[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N8
cycloneii_lcell_comb \Arena_Difference_32bit~9 (
// Equation(s):
// \Arena_Difference_32bit~9_combout  = \Arena_AccumOut_32bit~9_combout  $ (((\Arena_B_32bit~combout [4] & ((\Arena_Bout_32bit_vars~4_combout ) # (!\Arena_A_32bit~combout [4]))) # (!\Arena_B_32bit~combout [4] & (!\Arena_A_32bit~combout [4] & 
// \Arena_Bout_32bit_vars~4_combout ))))

	.dataa(\Arena_B_32bit~combout [4]),
	.datab(\Arena_AccumOut_32bit~9_combout ),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_Bout_32bit_vars~4_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~9 .lut_mask = 16'h63C6;
defparam \Arena_Difference_32bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N30
cycloneii_lcell_comb \Arena_Difference_32bit[5]$latch (
// Equation(s):
// \Arena_Difference_32bit[5]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~9_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[5]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~9_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[5]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[5]$latch .lut_mask = 16'h8C80;
defparam \Arena_Difference_32bit[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N26
cycloneii_lcell_comb \Arena_Bout_32bit_vars~5 (
// Equation(s):
// \Arena_Bout_32bit_vars~5_combout  = (!\Arena_A_32bit~combout [5] & \Arena_B_32bit~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_B_32bit~combout [5]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~5_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~5 .lut_mask = 16'h0F00;
defparam \Arena_Bout_32bit_vars~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N16
cycloneii_lcell_comb \Arena_Difference_32bit~10 (
// Equation(s):
// \Arena_Difference_32bit~10_combout  = \Arena_A_32bit~combout [6] $ (\Arena_B_32bit~combout [6] $ (((\Arena_Bout_32bit_vars~7_combout ) # (\Arena_Bout_32bit_vars~5_combout ))))

	.dataa(\Arena_Bout_32bit_vars~7_combout ),
	.datab(\Arena_Bout_32bit_vars~5_combout ),
	.datac(\Arena_A_32bit~combout [6]),
	.datad(\Arena_B_32bit~combout [6]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~10 .lut_mask = 16'hE11E;
defparam \Arena_Difference_32bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneii_lcell_comb \Arena_Difference_32bit[6]$latch (
// Equation(s):
// \Arena_Difference_32bit[6]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~10_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[6]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~10_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[6]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[6]$latch .lut_mask = 16'h8C80;
defparam \Arena_Difference_32bit[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N10
cycloneii_lcell_comb \Arena_Bout_32bit_vars~8 (
// Equation(s):
// \Arena_Bout_32bit_vars~8_combout  = (\Arena_A_32bit~combout [6] & (\Arena_B_32bit~combout [6] & ((\Arena_Bout_32bit_vars~7_combout ) # (\Arena_Bout_32bit_vars~5_combout )))) # (!\Arena_A_32bit~combout [6] & ((\Arena_Bout_32bit_vars~7_combout ) # 
// ((\Arena_Bout_32bit_vars~5_combout ) # (\Arena_B_32bit~combout [6]))))

	.dataa(\Arena_Bout_32bit_vars~7_combout ),
	.datab(\Arena_Bout_32bit_vars~5_combout ),
	.datac(\Arena_A_32bit~combout [6]),
	.datad(\Arena_B_32bit~combout [6]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~8 .lut_mask = 16'hEF0E;
defparam \Arena_Bout_32bit_vars~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \Arena_Difference_32bit~11 (
// Equation(s):
// \Arena_Difference_32bit~11_combout  = \Arena_B_32bit~combout [7] $ (\Arena_A_32bit~combout [7] $ (\Arena_Bout_32bit_vars~8_combout ))

	.dataa(\Arena_B_32bit~combout [7]),
	.datab(\Arena_A_32bit~combout [7]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~11 .lut_mask = 16'h9966;
defparam \Arena_Difference_32bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \Arena_Difference_32bit[7]$latch (
// Equation(s):
// \Arena_Difference_32bit[7]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~11_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[7]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~11_combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[7]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[7]$latch .lut_mask = 16'h8A80;
defparam \Arena_Difference_32bit[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
cycloneii_lcell_comb \Arena_Bout_32bit_vars~9 (
// Equation(s):
// \Arena_Bout_32bit_vars~9_combout  = (\Arena_B_32bit~combout [7] & ((\Arena_Bout_32bit_vars~8_combout ) # (!\Arena_A_32bit~combout [7]))) # (!\Arena_B_32bit~combout [7] & (!\Arena_A_32bit~combout [7] & \Arena_Bout_32bit_vars~8_combout ))

	.dataa(\Arena_B_32bit~combout [7]),
	.datab(\Arena_A_32bit~combout [7]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~8_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~9 .lut_mask = 16'hBB22;
defparam \Arena_Bout_32bit_vars~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneii_lcell_comb \Arena_Difference_32bit~12 (
// Equation(s):
// \Arena_Difference_32bit~12_combout  = \Arena_B_32bit~combout [8] $ (\Arena_Bout_32bit_vars~9_combout  $ (\Arena_A_32bit~combout [8]))

	.dataa(\Arena_B_32bit~combout [8]),
	.datab(\Arena_Bout_32bit_vars~9_combout ),
	.datac(\Arena_A_32bit~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~12 .lut_mask = 16'h9696;
defparam \Arena_Difference_32bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneii_lcell_comb \Arena_Difference_32bit[8]$latch (
// Equation(s):
// \Arena_Difference_32bit[8]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~12_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[8]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~12_combout ),
	.datab(\Arena_Difference_32bit[8]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[8]$latch .lut_mask = 16'hA0C0;
defparam \Arena_Difference_32bit[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \Arena_Bout_32bit_vars~10 (
// Equation(s):
// \Arena_Bout_32bit_vars~10_combout  = (\Arena_B_32bit~combout [8] & ((\Arena_Bout_32bit_vars~9_combout ) # (!\Arena_A_32bit~combout [8]))) # (!\Arena_B_32bit~combout [8] & (\Arena_Bout_32bit_vars~9_combout  & !\Arena_A_32bit~combout [8]))

	.dataa(\Arena_B_32bit~combout [8]),
	.datab(\Arena_Bout_32bit_vars~9_combout ),
	.datac(\Arena_A_32bit~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~10 .lut_mask = 16'h8E8E;
defparam \Arena_Bout_32bit_vars~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N2
cycloneii_lcell_comb \Arena_Difference_32bit~13 (
// Equation(s):
// \Arena_Difference_32bit~13_combout  = \Arena_B_32bit~combout [9] $ (\Arena_A_32bit~combout [9] $ (\Arena_Bout_32bit_vars~10_combout ))

	.dataa(\Arena_B_32bit~combout [9]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [9]),
	.datad(\Arena_Bout_32bit_vars~10_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~13 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
cycloneii_lcell_comb \Arena_Difference_32bit[9]$latch (
// Equation(s):
// \Arena_Difference_32bit[9]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_Difference_32bit~13_combout ))) # (!\Arena_sub_add~combout  & (\Arena_Difference_32bit[9]$latch~combout ))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit[9]$latch~combout ),
	.datac(\Arena_Difference_32bit~13_combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[9]$latch .lut_mask = 16'hA088;
defparam \Arena_Difference_32bit[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \Arena_Bout_32bit_vars~11 (
// Equation(s):
// \Arena_Bout_32bit_vars~11_combout  = (\Arena_B_32bit~combout [9] & ((\Arena_Bout_32bit_vars~10_combout ) # (!\Arena_A_32bit~combout [9]))) # (!\Arena_B_32bit~combout [9] & (!\Arena_A_32bit~combout [9] & \Arena_Bout_32bit_vars~10_combout ))

	.dataa(\Arena_B_32bit~combout [9]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [9]),
	.datad(\Arena_Bout_32bit_vars~10_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~11 .lut_mask = 16'hAF0A;
defparam \Arena_Bout_32bit_vars~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
cycloneii_lcell_comb \Arena_Difference_32bit~14 (
// Equation(s):
// \Arena_Difference_32bit~14_combout  = \Arena_B_32bit~combout [10] $ (\Arena_A_32bit~combout [10] $ (\Arena_Bout_32bit_vars~11_combout ))

	.dataa(\Arena_B_32bit~combout [10]),
	.datab(\Arena_A_32bit~combout [10]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~11_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~14 .lut_mask = 16'h9966;
defparam \Arena_Difference_32bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N4
cycloneii_lcell_comb \Arena_Difference_32bit[10]$latch (
// Equation(s):
// \Arena_Difference_32bit[10]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~14_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[10]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~14_combout ),
	.datac(\Arena_Difference_32bit[10]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[10]$latch .lut_mask = 16'h88A0;
defparam \Arena_Difference_32bit[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \Arena_Difference_32bit~15 (
// Equation(s):
// \Arena_Difference_32bit~15_combout  = \Arena_Bout_32bit_vars~12_combout  $ (\Arena_B_32bit~combout [11] $ (\Arena_A_32bit~combout [11]))

	.dataa(\Arena_Bout_32bit_vars~12_combout ),
	.datab(\Arena_B_32bit~combout [11]),
	.datac(\Arena_A_32bit~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~15 .lut_mask = 16'h9696;
defparam \Arena_Difference_32bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \Arena_Difference_32bit[11]$latch (
// Equation(s):
// \Arena_Difference_32bit[11]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~15_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[11]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~15_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[11]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[11]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \Arena_Bout_32bit_vars~13 (
// Equation(s):
// \Arena_Bout_32bit_vars~13_combout  = (\Arena_Bout_32bit_vars~12_combout  & ((\Arena_B_32bit~combout [11]) # (!\Arena_A_32bit~combout [11]))) # (!\Arena_Bout_32bit_vars~12_combout  & (\Arena_B_32bit~combout [11] & !\Arena_A_32bit~combout [11]))

	.dataa(\Arena_Bout_32bit_vars~12_combout ),
	.datab(\Arena_B_32bit~combout [11]),
	.datac(\Arena_A_32bit~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~13 .lut_mask = 16'h8E8E;
defparam \Arena_Bout_32bit_vars~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \Arena_Difference_32bit~16 (
// Equation(s):
// \Arena_Difference_32bit~16_combout  = \Arena_A_32bit~combout [12] $ (\Arena_B_32bit~combout [12] $ (\Arena_Bout_32bit_vars~13_combout ))

	.dataa(\Arena_A_32bit~combout [12]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(\Arena_Bout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~16 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N18
cycloneii_lcell_comb \Arena_Difference_32bit[12]$latch (
// Equation(s):
// \Arena_Difference_32bit[12]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~16_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[12]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~16_combout ),
	.datab(\Arena_Difference_32bit[12]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[12]$latch .lut_mask = 16'hA0C0;
defparam \Arena_Difference_32bit[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[13]));
// synopsys translate_off
defparam \Arena_A_32bit[13]~I .input_async_reset = "none";
defparam \Arena_A_32bit[13]~I .input_power_up = "low";
defparam \Arena_A_32bit[13]~I .input_register_mode = "none";
defparam \Arena_A_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_power_up = "low";
defparam \Arena_A_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .operation_mode = "input";
defparam \Arena_A_32bit[13]~I .output_async_reset = "none";
defparam \Arena_A_32bit[13]~I .output_power_up = "low";
defparam \Arena_A_32bit[13]~I .output_register_mode = "none";
defparam \Arena_A_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \Arena_Bout_32bit_vars~14 (
// Equation(s):
// \Arena_Bout_32bit_vars~14_combout  = (\Arena_A_32bit~combout [12] & (\Arena_B_32bit~combout [12] & \Arena_Bout_32bit_vars~13_combout )) # (!\Arena_A_32bit~combout [12] & ((\Arena_B_32bit~combout [12]) # (\Arena_Bout_32bit_vars~13_combout )))

	.dataa(\Arena_A_32bit~combout [12]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [12]),
	.datad(\Arena_Bout_32bit_vars~13_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~14 .lut_mask = 16'hF550;
defparam \Arena_Bout_32bit_vars~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \Arena_Difference_32bit~17 (
// Equation(s):
// \Arena_Difference_32bit~17_combout  = \Arena_B_32bit~combout [13] $ (\Arena_A_32bit~combout [13] $ (\Arena_Bout_32bit_vars~14_combout ))

	.dataa(\Arena_B_32bit~combout [13]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [13]),
	.datad(\Arena_Bout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~17 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \Arena_Difference_32bit[13]$latch (
// Equation(s):
// \Arena_Difference_32bit[13]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~17_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[13]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~17_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[13]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[13]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[14]));
// synopsys translate_off
defparam \Arena_A_32bit[14]~I .input_async_reset = "none";
defparam \Arena_A_32bit[14]~I .input_power_up = "low";
defparam \Arena_A_32bit[14]~I .input_register_mode = "none";
defparam \Arena_A_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_power_up = "low";
defparam \Arena_A_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .operation_mode = "input";
defparam \Arena_A_32bit[14]~I .output_async_reset = "none";
defparam \Arena_A_32bit[14]~I .output_power_up = "low";
defparam \Arena_A_32bit[14]~I .output_register_mode = "none";
defparam \Arena_A_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N8
cycloneii_lcell_comb \Arena_Bout_32bit_vars~15 (
// Equation(s):
// \Arena_Bout_32bit_vars~15_combout  = (\Arena_B_32bit~combout [13] & ((\Arena_Bout_32bit_vars~14_combout ) # (!\Arena_A_32bit~combout [13]))) # (!\Arena_B_32bit~combout [13] & (!\Arena_A_32bit~combout [13] & \Arena_Bout_32bit_vars~14_combout ))

	.dataa(\Arena_B_32bit~combout [13]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [13]),
	.datad(\Arena_Bout_32bit_vars~14_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~15 .lut_mask = 16'hAF0A;
defparam \Arena_Bout_32bit_vars~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N2
cycloneii_lcell_comb \Arena_Difference_32bit~18 (
// Equation(s):
// \Arena_Difference_32bit~18_combout  = \Arena_B_32bit~combout [14] $ (\Arena_A_32bit~combout [14] $ (\Arena_Bout_32bit_vars~15_combout ))

	.dataa(\Arena_B_32bit~combout [14]),
	.datab(\Arena_A_32bit~combout [14]),
	.datac(\Arena_Bout_32bit_vars~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~18 .lut_mask = 16'h9696;
defparam \Arena_Difference_32bit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N14
cycloneii_lcell_comb \Arena_Difference_32bit[14]$latch (
// Equation(s):
// \Arena_Difference_32bit[14]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~18_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[14]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~18_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[14]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[14]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \Arena_Bout_32bit_vars~16 (
// Equation(s):
// \Arena_Bout_32bit_vars~16_combout  = (\Arena_B_32bit~combout [14] & ((\Arena_Bout_32bit_vars~15_combout ) # (!\Arena_A_32bit~combout [14]))) # (!\Arena_B_32bit~combout [14] & (!\Arena_A_32bit~combout [14] & \Arena_Bout_32bit_vars~15_combout ))

	.dataa(\Arena_B_32bit~combout [14]),
	.datab(\Arena_A_32bit~combout [14]),
	.datac(\Arena_Bout_32bit_vars~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~16 .lut_mask = 16'hB2B2;
defparam \Arena_Bout_32bit_vars~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneii_lcell_comb \Arena_Difference_32bit~19 (
// Equation(s):
// \Arena_Difference_32bit~19_combout  = \Arena_B_32bit~combout [15] $ (\Arena_A_32bit~combout [15] $ (\Arena_Bout_32bit_vars~16_combout ))

	.dataa(\Arena_B_32bit~combout [15]),
	.datab(\Arena_A_32bit~combout [15]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~19 .lut_mask = 16'h9966;
defparam \Arena_Difference_32bit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneii_lcell_comb \Arena_Difference_32bit[15]$latch (
// Equation(s):
// \Arena_Difference_32bit[15]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~19_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[15]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~19_combout ),
	.datab(\Arena_Difference_32bit[15]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[15]$latch .lut_mask = 16'hA0C0;
defparam \Arena_Difference_32bit[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneii_lcell_comb \Arena_Bout_32bit_vars~17 (
// Equation(s):
// \Arena_Bout_32bit_vars~17_combout  = (\Arena_B_32bit~combout [15] & ((\Arena_Bout_32bit_vars~16_combout ) # (!\Arena_A_32bit~combout [15]))) # (!\Arena_B_32bit~combout [15] & (!\Arena_A_32bit~combout [15] & \Arena_Bout_32bit_vars~16_combout ))

	.dataa(\Arena_B_32bit~combout [15]),
	.datab(\Arena_A_32bit~combout [15]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~16_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~17 .lut_mask = 16'hBB22;
defparam \Arena_Bout_32bit_vars~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneii_lcell_comb \Arena_Difference_32bit~20 (
// Equation(s):
// \Arena_Difference_32bit~20_combout  = \Arena_B_32bit~combout [16] $ (\Arena_A_32bit~combout [16] $ (\Arena_Bout_32bit_vars~17_combout ))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [16]),
	.datac(\Arena_A_32bit~combout [16]),
	.datad(\Arena_Bout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~20 .lut_mask = 16'hC33C;
defparam \Arena_Difference_32bit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \Arena_Difference_32bit[16]$latch (
// Equation(s):
// \Arena_Difference_32bit[16]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~20_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[16]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~20_combout ),
	.datab(\Arena_Difference_32bit[16]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[16]$latch .lut_mask = 16'hA0C0;
defparam \Arena_Difference_32bit[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneii_lcell_comb \Arena_Bout_32bit_vars~18 (
// Equation(s):
// \Arena_Bout_32bit_vars~18_combout  = (\Arena_B_32bit~combout [16] & ((\Arena_Bout_32bit_vars~17_combout ) # (!\Arena_A_32bit~combout [16]))) # (!\Arena_B_32bit~combout [16] & (!\Arena_A_32bit~combout [16] & \Arena_Bout_32bit_vars~17_combout ))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [16]),
	.datac(\Arena_A_32bit~combout [16]),
	.datad(\Arena_Bout_32bit_vars~17_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~18 .lut_mask = 16'hCF0C;
defparam \Arena_Bout_32bit_vars~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[17]));
// synopsys translate_off
defparam \Arena_B_32bit[17]~I .input_async_reset = "none";
defparam \Arena_B_32bit[17]~I .input_power_up = "low";
defparam \Arena_B_32bit[17]~I .input_register_mode = "none";
defparam \Arena_B_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[17]~I .oe_power_up = "low";
defparam \Arena_B_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[17]~I .operation_mode = "input";
defparam \Arena_B_32bit[17]~I .output_async_reset = "none";
defparam \Arena_B_32bit[17]~I .output_power_up = "low";
defparam \Arena_B_32bit[17]~I .output_register_mode = "none";
defparam \Arena_B_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N6
cycloneii_lcell_comb \Arena_Difference_32bit~21 (
// Equation(s):
// \Arena_Difference_32bit~21_combout  = \Arena_A_32bit~combout [17] $ (\Arena_Bout_32bit_vars~18_combout  $ (\Arena_B_32bit~combout [17]))

	.dataa(\Arena_A_32bit~combout [17]),
	.datab(vcc),
	.datac(\Arena_Bout_32bit_vars~18_combout ),
	.datad(\Arena_B_32bit~combout [17]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~21 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N20
cycloneii_lcell_comb \Arena_Difference_32bit[17]$latch (
// Equation(s):
// \Arena_Difference_32bit[17]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~21_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[17]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~21_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[17]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[17]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N2
cycloneii_lcell_comb \Arena_Difference_32bit~22 (
// Equation(s):
// \Arena_Difference_32bit~22_combout  = \Arena_Bout_32bit_vars~19_combout  $ (\Arena_B_32bit~combout [18] $ (\Arena_A_32bit~combout [18]))

	.dataa(\Arena_Bout_32bit_vars~19_combout ),
	.datab(\Arena_B_32bit~combout [18]),
	.datac(\Arena_A_32bit~combout [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~22 .lut_mask = 16'h9696;
defparam \Arena_Difference_32bit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N14
cycloneii_lcell_comb \Arena_Difference_32bit[18]$latch (
// Equation(s):
// \Arena_Difference_32bit[18]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~22_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[18]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~22_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[18]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[18]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[18]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[18]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_B_32bit[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_B_32bit~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_B_32bit[19]));
// synopsys translate_off
defparam \Arena_B_32bit[19]~I .input_async_reset = "none";
defparam \Arena_B_32bit[19]~I .input_power_up = "low";
defparam \Arena_B_32bit[19]~I .input_register_mode = "none";
defparam \Arena_B_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_B_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_B_32bit[19]~I .oe_power_up = "low";
defparam \Arena_B_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_B_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_B_32bit[19]~I .operation_mode = "input";
defparam \Arena_B_32bit[19]~I .output_async_reset = "none";
defparam \Arena_B_32bit[19]~I .output_power_up = "low";
defparam \Arena_B_32bit[19]~I .output_register_mode = "none";
defparam \Arena_B_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
cycloneii_lcell_comb \Arena_Bout_32bit_vars~20 (
// Equation(s):
// \Arena_Bout_32bit_vars~20_combout  = (\Arena_Bout_32bit_vars~19_combout  & ((\Arena_B_32bit~combout [18]) # (!\Arena_A_32bit~combout [18]))) # (!\Arena_Bout_32bit_vars~19_combout  & (\Arena_B_32bit~combout [18] & !\Arena_A_32bit~combout [18]))

	.dataa(\Arena_Bout_32bit_vars~19_combout ),
	.datab(\Arena_B_32bit~combout [18]),
	.datac(\Arena_A_32bit~combout [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~20 .lut_mask = 16'h8E8E;
defparam \Arena_Bout_32bit_vars~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N2
cycloneii_lcell_comb \Arena_Difference_32bit~23 (
// Equation(s):
// \Arena_Difference_32bit~23_combout  = \Arena_A_32bit~combout [19] $ (\Arena_B_32bit~combout [19] $ (\Arena_Bout_32bit_vars~20_combout ))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [19]),
	.datac(\Arena_B_32bit~combout [19]),
	.datad(\Arena_Bout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~23 .lut_mask = 16'hC33C;
defparam \Arena_Difference_32bit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneii_lcell_comb \Arena_Difference_32bit[19]$latch (
// Equation(s):
// \Arena_Difference_32bit[19]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~23_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[19]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~23_combout ),
	.datab(\Arena_Difference_32bit[19]$latch~combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[19]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[19]$latch .lut_mask = 16'hA0C0;
defparam \Arena_Difference_32bit[19]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneii_lcell_comb \Arena_Bout_32bit_vars~21 (
// Equation(s):
// \Arena_Bout_32bit_vars~21_combout  = (\Arena_A_32bit~combout [19] & (\Arena_B_32bit~combout [19] & \Arena_Bout_32bit_vars~20_combout )) # (!\Arena_A_32bit~combout [19] & ((\Arena_B_32bit~combout [19]) # (\Arena_Bout_32bit_vars~20_combout )))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [19]),
	.datac(\Arena_B_32bit~combout [19]),
	.datad(\Arena_Bout_32bit_vars~20_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~21 .lut_mask = 16'hF330;
defparam \Arena_Bout_32bit_vars~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N14
cycloneii_lcell_comb \Arena_Difference_32bit~24 (
// Equation(s):
// \Arena_Difference_32bit~24_combout  = \Arena_Bout_32bit_vars~21_combout  $ (\Arena_B_32bit~combout [20] $ (\Arena_A_32bit~combout [20]))

	.dataa(vcc),
	.datab(\Arena_Bout_32bit_vars~21_combout ),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(\Arena_A_32bit~combout [20]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~24 .lut_mask = 16'hC33C;
defparam \Arena_Difference_32bit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneii_lcell_comb \Arena_Difference_32bit[20]$latch (
// Equation(s):
// \Arena_Difference_32bit[20]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~24_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[20]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~24_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[20]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[20]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneii_lcell_comb \Arena_Bout_32bit_vars~22 (
// Equation(s):
// \Arena_Bout_32bit_vars~22_combout  = (\Arena_Bout_32bit_vars~21_combout  & ((\Arena_B_32bit~combout [20]) # (!\Arena_A_32bit~combout [20]))) # (!\Arena_Bout_32bit_vars~21_combout  & (\Arena_B_32bit~combout [20] & !\Arena_A_32bit~combout [20]))

	.dataa(vcc),
	.datab(\Arena_Bout_32bit_vars~21_combout ),
	.datac(\Arena_B_32bit~combout [20]),
	.datad(\Arena_A_32bit~combout [20]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~22 .lut_mask = 16'hC0FC;
defparam \Arena_Bout_32bit_vars~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N26
cycloneii_lcell_comb \Arena_Difference_32bit~25 (
// Equation(s):
// \Arena_Difference_32bit~25_combout  = \Arena_B_32bit~combout [21] $ (\Arena_Bout_32bit_vars~22_combout  $ (\Arena_A_32bit~combout [21]))

	.dataa(\Arena_B_32bit~combout [21]),
	.datab(vcc),
	.datac(\Arena_Bout_32bit_vars~22_combout ),
	.datad(\Arena_A_32bit~combout [21]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~25 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N6
cycloneii_lcell_comb \Arena_Difference_32bit[21]$latch (
// Equation(s):
// \Arena_Difference_32bit[21]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_Difference_32bit~25_combout ))) # (!\Arena_sub_add~combout  & (\Arena_Difference_32bit[21]$latch~combout ))))

	.dataa(\Arena_Difference_32bit[21]$latch~combout ),
	.datab(\Arena_Difference_32bit~25_combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[21]$latch .lut_mask = 16'hC0A0;
defparam \Arena_Difference_32bit[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneii_lcell_comb \Arena_Difference_32bit~26 (
// Equation(s):
// \Arena_Difference_32bit~26_combout  = \Arena_Bout_32bit_vars~23_combout  $ (\Arena_B_32bit~combout [22] $ (\Arena_A_32bit~combout [22]))

	.dataa(\Arena_Bout_32bit_vars~23_combout ),
	.datab(\Arena_B_32bit~combout [22]),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [22]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~26 .lut_mask = 16'h9966;
defparam \Arena_Difference_32bit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N18
cycloneii_lcell_comb \Arena_Difference_32bit[22]$latch (
// Equation(s):
// \Arena_Difference_32bit[22]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~26_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[22]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~26_combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[22]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[22]$latch .lut_mask = 16'h8A80;
defparam \Arena_Difference_32bit[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneii_lcell_comb \Arena_Bout_32bit_vars~24 (
// Equation(s):
// \Arena_Bout_32bit_vars~24_combout  = (\Arena_Bout_32bit_vars~23_combout  & ((\Arena_B_32bit~combout [22]) # (!\Arena_A_32bit~combout [22]))) # (!\Arena_Bout_32bit_vars~23_combout  & (\Arena_B_32bit~combout [22] & !\Arena_A_32bit~combout [22]))

	.dataa(\Arena_Bout_32bit_vars~23_combout ),
	.datab(\Arena_B_32bit~combout [22]),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [22]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~24 .lut_mask = 16'h88EE;
defparam \Arena_Bout_32bit_vars~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N22
cycloneii_lcell_comb \Arena_Difference_32bit~27 (
// Equation(s):
// \Arena_Difference_32bit~27_combout  = \Arena_A_32bit~combout [23] $ (\Arena_B_32bit~combout [23] $ (\Arena_Bout_32bit_vars~24_combout ))

	.dataa(\Arena_A_32bit~combout [23]),
	.datab(\Arena_B_32bit~combout [23]),
	.datac(\Arena_Bout_32bit_vars~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~27 .lut_mask = 16'h9696;
defparam \Arena_Difference_32bit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N4
cycloneii_lcell_comb \Arena_Difference_32bit[23]$latch (
// Equation(s):
// \Arena_Difference_32bit[23]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~27_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[23]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~27_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[23]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[23]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[23]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[23]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N8
cycloneii_lcell_comb \Arena_Bout_32bit_vars~25 (
// Equation(s):
// \Arena_Bout_32bit_vars~25_combout  = (\Arena_A_32bit~combout [23] & (\Arena_B_32bit~combout [23] & \Arena_Bout_32bit_vars~24_combout )) # (!\Arena_A_32bit~combout [23] & ((\Arena_B_32bit~combout [23]) # (\Arena_Bout_32bit_vars~24_combout )))

	.dataa(\Arena_A_32bit~combout [23]),
	.datab(\Arena_B_32bit~combout [23]),
	.datac(\Arena_Bout_32bit_vars~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~25 .lut_mask = 16'hD4D4;
defparam \Arena_Bout_32bit_vars~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N10
cycloneii_lcell_comb \Arena_Difference_32bit~28 (
// Equation(s):
// \Arena_Difference_32bit~28_combout  = \Arena_B_32bit~combout [24] $ (\Arena_A_32bit~combout [24] $ (\Arena_Bout_32bit_vars~25_combout ))

	.dataa(\Arena_B_32bit~combout [24]),
	.datab(\Arena_A_32bit~combout [24]),
	.datac(\Arena_Bout_32bit_vars~25_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~28 .lut_mask = 16'h9696;
defparam \Arena_Difference_32bit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneii_lcell_comb \Arena_Difference_32bit[24]$latch (
// Equation(s):
// \Arena_Difference_32bit[24]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~28_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[24]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~28_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[24]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[24]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[24]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[24]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneii_lcell_comb \Arena_Bout_32bit_vars~26 (
// Equation(s):
// \Arena_Bout_32bit_vars~26_combout  = (\Arena_B_32bit~combout [24] & ((\Arena_Bout_32bit_vars~25_combout ) # (!\Arena_A_32bit~combout [24]))) # (!\Arena_B_32bit~combout [24] & (!\Arena_A_32bit~combout [24] & \Arena_Bout_32bit_vars~25_combout ))

	.dataa(\Arena_B_32bit~combout [24]),
	.datab(\Arena_A_32bit~combout [24]),
	.datac(\Arena_Bout_32bit_vars~25_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~26 .lut_mask = 16'hB2B2;
defparam \Arena_Bout_32bit_vars~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \Arena_Difference_32bit~29 (
// Equation(s):
// \Arena_Difference_32bit~29_combout  = \Arena_B_32bit~combout [25] $ (\Arena_A_32bit~combout [25] $ (\Arena_Bout_32bit_vars~26_combout ))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [25]),
	.datac(\Arena_A_32bit~combout [25]),
	.datad(\Arena_Bout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~29 .lut_mask = 16'hC33C;
defparam \Arena_Difference_32bit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \Arena_Difference_32bit[25]$latch (
// Equation(s):
// \Arena_Difference_32bit[25]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & ((\Arena_Difference_32bit~29_combout ))) # (!\Arena_sub_add~combout  & (\Arena_Difference_32bit[25]$latch~combout ))))

	.dataa(\Arena_Difference_32bit[25]$latch~combout ),
	.datab(\Arena_Difference_32bit~29_combout ),
	.datac(\Arena_reset~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[25]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[25]$latch .lut_mask = 16'hC0A0;
defparam \Arena_Difference_32bit[25]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \Arena_Bout_32bit_vars~27 (
// Equation(s):
// \Arena_Bout_32bit_vars~27_combout  = (\Arena_B_32bit~combout [25] & ((\Arena_Bout_32bit_vars~26_combout ) # (!\Arena_A_32bit~combout [25]))) # (!\Arena_B_32bit~combout [25] & (!\Arena_A_32bit~combout [25] & \Arena_Bout_32bit_vars~26_combout ))

	.dataa(vcc),
	.datab(\Arena_B_32bit~combout [25]),
	.datac(\Arena_A_32bit~combout [25]),
	.datad(\Arena_Bout_32bit_vars~26_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~27 .lut_mask = 16'hCF0C;
defparam \Arena_Bout_32bit_vars~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N2
cycloneii_lcell_comb \Arena_Difference_32bit~30 (
// Equation(s):
// \Arena_Difference_32bit~30_combout  = \Arena_A_32bit~combout [26] $ (\Arena_B_32bit~combout [26] $ (\Arena_Bout_32bit_vars~27_combout ))

	.dataa(\Arena_A_32bit~combout [26]),
	.datab(\Arena_B_32bit~combout [26]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~30 .lut_mask = 16'h9966;
defparam \Arena_Difference_32bit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N30
cycloneii_lcell_comb \Arena_Difference_32bit[26]$latch (
// Equation(s):
// \Arena_Difference_32bit[26]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~30_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[26]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~30_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[26]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[26]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[26]$latch .lut_mask = 16'h8C80;
defparam \Arena_Difference_32bit[26]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N28
cycloneii_lcell_comb \Arena_Bout_32bit_vars~28 (
// Equation(s):
// \Arena_Bout_32bit_vars~28_combout  = (\Arena_A_32bit~combout [26] & (\Arena_B_32bit~combout [26] & \Arena_Bout_32bit_vars~27_combout )) # (!\Arena_A_32bit~combout [26] & ((\Arena_B_32bit~combout [26]) # (\Arena_Bout_32bit_vars~27_combout )))

	.dataa(\Arena_A_32bit~combout [26]),
	.datab(\Arena_B_32bit~combout [26]),
	.datac(vcc),
	.datad(\Arena_Bout_32bit_vars~27_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~28 .lut_mask = 16'hDD44;
defparam \Arena_Bout_32bit_vars~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N6
cycloneii_lcell_comb \Arena_Difference_32bit~31 (
// Equation(s):
// \Arena_Difference_32bit~31_combout  = \Arena_B_32bit~combout [27] $ (\Arena_A_32bit~combout [27] $ (\Arena_Bout_32bit_vars~28_combout ))

	.dataa(\Arena_B_32bit~combout [27]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [27]),
	.datad(\Arena_Bout_32bit_vars~28_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~31 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N24
cycloneii_lcell_comb \Arena_Difference_32bit[27]$latch (
// Equation(s):
// \Arena_Difference_32bit[27]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~31_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[27]$latch~combout )))))

	.dataa(\Arena_Difference_32bit~31_combout ),
	.datab(\Arena_reset~combout ),
	.datac(\Arena_Difference_32bit[27]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[27]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[27]$latch .lut_mask = 16'h88C0;
defparam \Arena_Difference_32bit[27]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneii_lcell_comb \Arena_Bout_32bit_vars~29 (
// Equation(s):
// \Arena_Bout_32bit_vars~29_combout  = (\Arena_B_32bit~combout [27] & ((\Arena_Bout_32bit_vars~28_combout ) # (!\Arena_A_32bit~combout [27]))) # (!\Arena_B_32bit~combout [27] & (!\Arena_A_32bit~combout [27] & \Arena_Bout_32bit_vars~28_combout ))

	.dataa(\Arena_B_32bit~combout [27]),
	.datab(vcc),
	.datac(\Arena_A_32bit~combout [27]),
	.datad(\Arena_Bout_32bit_vars~28_combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~29 .lut_mask = 16'hAF0A;
defparam \Arena_Bout_32bit_vars~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneii_lcell_comb \Arena_Difference_32bit~32 (
// Equation(s):
// \Arena_Difference_32bit~32_combout  = \Arena_Bout_32bit_vars~29_combout  $ (\Arena_B_32bit~combout [28] $ (\Arena_A_32bit~combout [28]))

	.dataa(vcc),
	.datab(\Arena_Bout_32bit_vars~29_combout ),
	.datac(\Arena_B_32bit~combout [28]),
	.datad(\Arena_A_32bit~combout [28]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~32_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~32 .lut_mask = 16'hC33C;
defparam \Arena_Difference_32bit~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneii_lcell_comb \Arena_Difference_32bit[28]$latch (
// Equation(s):
// \Arena_Difference_32bit[28]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~32_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[28]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~32_combout ),
	.datac(\Arena_Difference_32bit[28]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[28]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[28]$latch .lut_mask = 16'h88A0;
defparam \Arena_Difference_32bit[28]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[29]));
// synopsys translate_off
defparam \Arena_A_32bit[29]~I .input_async_reset = "none";
defparam \Arena_A_32bit[29]~I .input_power_up = "low";
defparam \Arena_A_32bit[29]~I .input_register_mode = "none";
defparam \Arena_A_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_power_up = "low";
defparam \Arena_A_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .operation_mode = "input";
defparam \Arena_A_32bit[29]~I .output_async_reset = "none";
defparam \Arena_A_32bit[29]~I .output_power_up = "low";
defparam \Arena_A_32bit[29]~I .output_register_mode = "none";
defparam \Arena_A_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N14
cycloneii_lcell_comb \Arena_Difference_32bit~33 (
// Equation(s):
// \Arena_Difference_32bit~33_combout  = \Arena_Bout_32bit_vars~30_combout  $ (\Arena_B_32bit~combout [29] $ (\Arena_A_32bit~combout [29]))

	.dataa(\Arena_Bout_32bit_vars~30_combout ),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [29]),
	.datad(\Arena_A_32bit~combout [29]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~33_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~33 .lut_mask = 16'hA55A;
defparam \Arena_Difference_32bit~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneii_lcell_comb \Arena_Difference_32bit[29]$latch (
// Equation(s):
// \Arena_Difference_32bit[29]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~33_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[29]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~33_combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Difference_32bit[29]$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[29]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[29]$latch .lut_mask = 16'h8A80;
defparam \Arena_Difference_32bit[29]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N24
cycloneii_lcell_comb \Arena_AccumOut_32bit~35 (
// Equation(s):
// \Arena_AccumOut_32bit~35_combout  = \Arena_A_32bit~combout [30] $ (\Arena_B_32bit~combout [30])

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_AccumOut_32bit~35_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_AccumOut_32bit~35 .lut_mask = 16'h5A5A;
defparam \Arena_AccumOut_32bit~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N16
cycloneii_lcell_comb \Arena_Difference_32bit~34 (
// Equation(s):
// \Arena_Difference_32bit~34_combout  = \Arena_AccumOut_32bit~35_combout  $ (((\Arena_Bout_32bit_vars~30_combout  & ((\Arena_B_32bit~combout [29]) # (!\Arena_A_32bit~combout [29]))) # (!\Arena_Bout_32bit_vars~30_combout  & (\Arena_B_32bit~combout [29] & 
// !\Arena_A_32bit~combout [29]))))

	.dataa(\Arena_Bout_32bit_vars~30_combout ),
	.datab(\Arena_AccumOut_32bit~35_combout ),
	.datac(\Arena_B_32bit~combout [29]),
	.datad(\Arena_A_32bit~combout [29]),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~34_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~34 .lut_mask = 16'h6C36;
defparam \Arena_Difference_32bit~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
cycloneii_lcell_comb \Arena_Difference_32bit[30]$latch (
// Equation(s):
// \Arena_Difference_32bit[30]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~34_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[30]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~34_combout ),
	.datac(\Arena_Difference_32bit[30]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[30]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[30]$latch .lut_mask = 16'h88A0;
defparam \Arena_Difference_32bit[30]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N16
cycloneii_lcell_comb \Arena_Bout_32bit_vars~32 (
// Equation(s):
// \Arena_Bout_32bit_vars~32_combout  = (\Arena_B_32bit~combout [30]) # (!\Arena_A_32bit~combout [30])

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~32_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~32 .lut_mask = 16'hF5F5;
defparam \Arena_Bout_32bit_vars~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
cycloneii_lcell_comb \Arena_Bout_32bit_vars~33 (
// Equation(s):
// \Arena_Bout_32bit_vars~33_combout  = (\Arena_Bout_32bit_vars~32_combout  & ((\Arena_Bout_32bit_vars~30_combout  & ((\Arena_B_32bit~combout [29]) # (!\Arena_A_32bit~combout [29]))) # (!\Arena_Bout_32bit_vars~30_combout  & (\Arena_B_32bit~combout [29] & 
// !\Arena_A_32bit~combout [29]))))

	.dataa(\Arena_Bout_32bit_vars~30_combout ),
	.datab(\Arena_Bout_32bit_vars~32_combout ),
	.datac(\Arena_B_32bit~combout [29]),
	.datad(\Arena_A_32bit~combout [29]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~33_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~33 .lut_mask = 16'h80C8;
defparam \Arena_Bout_32bit_vars~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N10
cycloneii_lcell_comb \Arena_Difference_32bit~35 (
// Equation(s):
// \Arena_Difference_32bit~35_combout  = \Arena_AccumOut_32bit~36_combout  $ (((\Arena_Bout_32bit_vars~33_combout ) # ((!\Arena_A_32bit~combout [30] & \Arena_B_32bit~combout [30]))))

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(\Arena_AccumOut_32bit~36_combout ),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(\Arena_Bout_32bit_vars~33_combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit~35_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit~35 .lut_mask = 16'h339C;
defparam \Arena_Difference_32bit~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N8
cycloneii_lcell_comb \Arena_Difference_32bit[31]$latch (
// Equation(s):
// \Arena_Difference_32bit[31]$latch~combout  = (\Arena_reset~combout  & ((\Arena_sub_add~combout  & (\Arena_Difference_32bit~35_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Difference_32bit[31]$latch~combout )))))

	.dataa(\Arena_reset~combout ),
	.datab(\Arena_Difference_32bit~35_combout ),
	.datac(\Arena_Difference_32bit[31]$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Difference_32bit[31]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Difference_32bit[31]$latch .lut_mask = 16'h88A0;
defparam \Arena_Difference_32bit[31]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N26
cycloneii_lcell_comb \Arena_Cout_32bit~0 (
// Equation(s):
// \Arena_Cout_32bit~0_combout  = (\Arena_A_32bit~combout [30] & ((\Arena_B_32bit~combout [30]) # (\Arena_Cout_32bit_vars~45_combout ))) # (!\Arena_A_32bit~combout [30] & (\Arena_B_32bit~combout [30] & \Arena_Cout_32bit_vars~45_combout ))

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(\Arena_Cout_32bit_vars~45_combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit~0 .lut_mask = 16'hFAA0;
defparam \Arena_Cout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N28
cycloneii_lcell_comb \Arena_Cout_32bit~1 (
// Equation(s):
// \Arena_Cout_32bit~1_combout  = (\Arena_B_32bit~combout [31] & ((\Arena_Cout_32bit~0_combout ) # (\Arena_A_32bit~combout [31]))) # (!\Arena_B_32bit~combout [31] & (\Arena_Cout_32bit~0_combout  & \Arena_A_32bit~combout [31]))

	.dataa(\Arena_B_32bit~combout [31]),
	.datab(\Arena_Cout_32bit~0_combout ),
	.datac(vcc),
	.datad(\Arena_A_32bit~combout [31]),
	.cin(gnd),
	.combout(\Arena_Cout_32bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Cout_32bit~1 .lut_mask = 16'hEE88;
defparam \Arena_Cout_32bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N18
cycloneii_lcell_comb Arena_Cout_32bit$latch(
// Equation(s):
// \Arena_Cout_32bit$latch~combout  = (\Arena_sub_add~combout  & ((\Arena_Cout_32bit$latch~combout ))) # (!\Arena_sub_add~combout  & (\Arena_Cout_32bit~1_combout ))

	.dataa(vcc),
	.datab(\Arena_Cout_32bit~1_combout ),
	.datac(\Arena_sub_add~combout ),
	.datad(\Arena_Cout_32bit$latch~combout ),
	.cin(gnd),
	.combout(\Arena_Cout_32bit$latch~combout ),
	.cout());
// synopsys translate_off
defparam Arena_Cout_32bit$latch.lut_mask = 16'hFC0C;
defparam Arena_Cout_32bit$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N30
cycloneii_lcell_comb \Arena_Bout_32bit_vars~31 (
// Equation(s):
// \Arena_Bout_32bit_vars~31_combout  = (!\Arena_A_32bit~combout [30] & \Arena_B_32bit~combout [30])

	.dataa(\Arena_A_32bit~combout [30]),
	.datab(vcc),
	.datac(\Arena_B_32bit~combout [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_Bout_32bit_vars~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit_vars~31 .lut_mask = 16'h5050;
defparam \Arena_Bout_32bit_vars~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N6
cycloneii_lcell_comb \Arena_Bout_32bit~0 (
// Equation(s):
// \Arena_Bout_32bit~0_combout  = (\Arena_B_32bit~combout [31] & ((\Arena_Bout_32bit_vars~33_combout ) # ((\Arena_Bout_32bit_vars~31_combout ) # (!\Arena_A_32bit~combout [31])))) # (!\Arena_B_32bit~combout [31] & (!\Arena_A_32bit~combout [31] & 
// ((\Arena_Bout_32bit_vars~33_combout ) # (\Arena_Bout_32bit_vars~31_combout ))))

	.dataa(\Arena_B_32bit~combout [31]),
	.datab(\Arena_Bout_32bit_vars~33_combout ),
	.datac(\Arena_Bout_32bit_vars~31_combout ),
	.datad(\Arena_A_32bit~combout [31]),
	.cin(gnd),
	.combout(\Arena_Bout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_Bout_32bit~0 .lut_mask = 16'hA8FE;
defparam \Arena_Bout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N20
cycloneii_lcell_comb Arena_Bout_32bit$latch(
// Equation(s):
// \Arena_Bout_32bit$latch~combout  = (\Arena_sub_add~combout  & (\Arena_Bout_32bit~0_combout )) # (!\Arena_sub_add~combout  & ((\Arena_Bout_32bit$latch~combout )))

	.dataa(\Arena_Bout_32bit~0_combout ),
	.datab(vcc),
	.datac(\Arena_Bout_32bit$latch~combout ),
	.datad(\Arena_sub_add~combout ),
	.cin(gnd),
	.combout(\Arena_Bout_32bit$latch~combout ),
	.cout());
// synopsys translate_off
defparam Arena_Bout_32bit$latch.lut_mask = 16'hAAF0;
defparam Arena_Bout_32bit$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[0]~I (
	.datain(\Arena_AccumOut_32bit[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[0]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[0]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[0]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[0]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[0]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[0]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[1]~I (
	.datain(\Arena_AccumOut_32bit[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[1]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[1]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[1]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[1]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[1]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[1]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[2]~I (
	.datain(\Arena_AccumOut_32bit[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[2]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[2]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[2]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[2]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[2]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[2]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[3]~I (
	.datain(\Arena_AccumOut_32bit[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[3]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[3]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[3]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[3]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[3]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[3]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[4]~I (
	.datain(\Arena_AccumOut_32bit[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[4]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[4]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[4]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[4]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[4]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[4]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[5]~I (
	.datain(\Arena_AccumOut_32bit[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[5]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[5]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[5]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[5]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[5]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[5]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[6]~I (
	.datain(\Arena_AccumOut_32bit[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[6]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[6]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[6]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[6]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[6]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[6]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[7]~I (
	.datain(\Arena_AccumOut_32bit[7]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[7]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[7]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[7]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[7]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[7]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[7]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[8]~I (
	.datain(\Arena_AccumOut_32bit[8]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[8]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[8]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[8]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[8]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[8]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[8]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[9]~I (
	.datain(\Arena_AccumOut_32bit[9]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[9]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[9]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[9]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[9]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[9]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[9]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[10]~I (
	.datain(\Arena_AccumOut_32bit[10]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[10]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[10]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[10]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[10]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[10]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[10]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[11]~I (
	.datain(\Arena_AccumOut_32bit[11]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[11]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[11]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[11]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[11]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[11]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[11]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[12]~I (
	.datain(\Arena_AccumOut_32bit[12]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[12]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[12]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[12]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[12]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[12]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[12]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[13]~I (
	.datain(\Arena_AccumOut_32bit[13]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[13]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[13]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[13]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[13]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[13]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[13]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[14]~I (
	.datain(\Arena_AccumOut_32bit[14]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[14]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[14]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[14]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[14]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[14]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[14]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[15]~I (
	.datain(\Arena_AccumOut_32bit[15]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[15]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[15]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[15]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[15]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[15]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[15]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[16]~I (
	.datain(\Arena_AccumOut_32bit[16]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[16]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[16]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[16]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[16]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[16]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[16]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[17]~I (
	.datain(\Arena_AccumOut_32bit[17]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[17]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[17]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[17]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[17]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[17]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[17]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[18]~I (
	.datain(\Arena_AccumOut_32bit[18]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[18]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[18]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[18]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[18]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[18]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[18]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[19]~I (
	.datain(\Arena_AccumOut_32bit[19]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[19]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[19]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[19]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[19]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[19]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[19]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[20]~I (
	.datain(\Arena_AccumOut_32bit[20]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[20]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[20]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[20]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[20]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[20]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[20]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[21]~I (
	.datain(\Arena_AccumOut_32bit[21]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[21]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[21]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[21]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[21]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[21]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[21]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[22]~I (
	.datain(\Arena_AccumOut_32bit[22]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[22]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[22]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[22]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[22]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[22]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[22]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[23]~I (
	.datain(\Arena_AccumOut_32bit[23]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[23]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[23]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[23]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[23]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[23]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[23]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[24]~I (
	.datain(\Arena_AccumOut_32bit[24]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[24]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[24]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[24]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[24]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[24]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[24]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[25]~I (
	.datain(\Arena_AccumOut_32bit[25]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[25]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[25]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[25]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[25]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[25]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[25]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[26]~I (
	.datain(\Arena_AccumOut_32bit[26]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[26]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[26]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[26]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[26]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[26]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[26]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[27]~I (
	.datain(\Arena_AccumOut_32bit[27]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[27]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[27]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[27]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[27]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[27]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[27]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[28]~I (
	.datain(\Arena_AccumOut_32bit[28]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[28]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[28]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[28]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[28]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[28]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[28]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[29]~I (
	.datain(\Arena_AccumOut_32bit[29]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[29]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[29]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[29]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[29]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[29]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[29]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[30]~I (
	.datain(\Arena_AccumOut_32bit[30]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[30]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[30]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[30]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[30]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[30]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[30]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_AccumOut_32bit[31]~I (
	.datain(\Arena_AccumOut_32bit[31]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_AccumOut_32bit[31]));
// synopsys translate_off
defparam \Arena_AccumOut_32bit[31]~I .input_async_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .input_power_up = "low";
defparam \Arena_AccumOut_32bit[31]~I .input_register_mode = "none";
defparam \Arena_AccumOut_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .oe_power_up = "low";
defparam \Arena_AccumOut_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_AccumOut_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .operation_mode = "output";
defparam \Arena_AccumOut_32bit[31]~I .output_async_reset = "none";
defparam \Arena_AccumOut_32bit[31]~I .output_power_up = "low";
defparam \Arena_AccumOut_32bit[31]~I .output_register_mode = "none";
defparam \Arena_AccumOut_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[0]~I (
	.datain(\Arena_Difference_32bit[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[0]));
// synopsys translate_off
defparam \Arena_Difference_32bit[0]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[0]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[0]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[0]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[0]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[0]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[0]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[0]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[1]~I (
	.datain(\Arena_Difference_32bit[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[1]));
// synopsys translate_off
defparam \Arena_Difference_32bit[1]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[1]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[1]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[1]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[1]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[1]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[1]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[1]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[2]~I (
	.datain(\Arena_Difference_32bit[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[2]));
// synopsys translate_off
defparam \Arena_Difference_32bit[2]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[2]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[2]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[2]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[2]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[2]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[2]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[2]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[3]~I (
	.datain(\Arena_Difference_32bit[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[3]));
// synopsys translate_off
defparam \Arena_Difference_32bit[3]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[3]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[3]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[3]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[3]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[3]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[3]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[3]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[4]~I (
	.datain(\Arena_Difference_32bit[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[4]));
// synopsys translate_off
defparam \Arena_Difference_32bit[4]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[4]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[4]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[4]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[4]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[4]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[4]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[4]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[5]~I (
	.datain(\Arena_Difference_32bit[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[5]));
// synopsys translate_off
defparam \Arena_Difference_32bit[5]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[5]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[5]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[5]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[5]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[5]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[5]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[5]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[6]~I (
	.datain(\Arena_Difference_32bit[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[6]));
// synopsys translate_off
defparam \Arena_Difference_32bit[6]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[6]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[6]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[6]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[6]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[6]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[6]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[6]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[7]~I (
	.datain(\Arena_Difference_32bit[7]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[7]));
// synopsys translate_off
defparam \Arena_Difference_32bit[7]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[7]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[7]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[7]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[7]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[7]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[7]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[7]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[8]~I (
	.datain(\Arena_Difference_32bit[8]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[8]));
// synopsys translate_off
defparam \Arena_Difference_32bit[8]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[8]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[8]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[8]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[8]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[8]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[8]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[8]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[9]~I (
	.datain(\Arena_Difference_32bit[9]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[9]));
// synopsys translate_off
defparam \Arena_Difference_32bit[9]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[9]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[9]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[9]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[9]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[9]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[9]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[9]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[10]~I (
	.datain(\Arena_Difference_32bit[10]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[10]));
// synopsys translate_off
defparam \Arena_Difference_32bit[10]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[10]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[10]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[10]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[10]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[10]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[10]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[10]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[11]~I (
	.datain(\Arena_Difference_32bit[11]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[11]));
// synopsys translate_off
defparam \Arena_Difference_32bit[11]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[11]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[11]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[11]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[11]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[11]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[11]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[11]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[12]~I (
	.datain(\Arena_Difference_32bit[12]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[12]));
// synopsys translate_off
defparam \Arena_Difference_32bit[12]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[12]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[12]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[12]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[12]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[12]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[12]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[12]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[13]~I (
	.datain(\Arena_Difference_32bit[13]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[13]));
// synopsys translate_off
defparam \Arena_Difference_32bit[13]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[13]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[13]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[13]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[13]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[13]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[13]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[13]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[14]~I (
	.datain(\Arena_Difference_32bit[14]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[14]));
// synopsys translate_off
defparam \Arena_Difference_32bit[14]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[14]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[14]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[14]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[14]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[14]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[14]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[14]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[15]~I (
	.datain(\Arena_Difference_32bit[15]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[15]));
// synopsys translate_off
defparam \Arena_Difference_32bit[15]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[15]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[15]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[15]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[15]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[15]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[15]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[15]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[16]~I (
	.datain(\Arena_Difference_32bit[16]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[16]));
// synopsys translate_off
defparam \Arena_Difference_32bit[16]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[16]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[16]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[16]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[16]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[16]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[16]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[16]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[17]~I (
	.datain(\Arena_Difference_32bit[17]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[17]));
// synopsys translate_off
defparam \Arena_Difference_32bit[17]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[17]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[17]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[17]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[17]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[17]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[17]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[17]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[18]~I (
	.datain(\Arena_Difference_32bit[18]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[18]));
// synopsys translate_off
defparam \Arena_Difference_32bit[18]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[18]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[18]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[18]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[18]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[18]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[18]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[18]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[19]~I (
	.datain(\Arena_Difference_32bit[19]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[19]));
// synopsys translate_off
defparam \Arena_Difference_32bit[19]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[19]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[19]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[19]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[19]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[19]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[19]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[19]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[20]~I (
	.datain(\Arena_Difference_32bit[20]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[20]));
// synopsys translate_off
defparam \Arena_Difference_32bit[20]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[20]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[20]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[20]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[20]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[20]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[20]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[20]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[21]~I (
	.datain(\Arena_Difference_32bit[21]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[21]));
// synopsys translate_off
defparam \Arena_Difference_32bit[21]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[21]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[21]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[21]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[21]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[21]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[21]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[21]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[22]~I (
	.datain(\Arena_Difference_32bit[22]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[22]));
// synopsys translate_off
defparam \Arena_Difference_32bit[22]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[22]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[22]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[22]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[22]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[22]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[22]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[22]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[23]~I (
	.datain(\Arena_Difference_32bit[23]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[23]));
// synopsys translate_off
defparam \Arena_Difference_32bit[23]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[23]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[23]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[23]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[23]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[23]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[23]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[23]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[24]~I (
	.datain(\Arena_Difference_32bit[24]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[24]));
// synopsys translate_off
defparam \Arena_Difference_32bit[24]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[24]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[24]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[24]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[24]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[24]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[24]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[24]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[25]~I (
	.datain(\Arena_Difference_32bit[25]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[25]));
// synopsys translate_off
defparam \Arena_Difference_32bit[25]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[25]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[25]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[25]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[25]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[25]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[25]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[25]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[26]~I (
	.datain(\Arena_Difference_32bit[26]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[26]));
// synopsys translate_off
defparam \Arena_Difference_32bit[26]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[26]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[26]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[26]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[26]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[26]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[26]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[26]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[27]~I (
	.datain(\Arena_Difference_32bit[27]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[27]));
// synopsys translate_off
defparam \Arena_Difference_32bit[27]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[27]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[27]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[27]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[27]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[27]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[27]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[27]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[28]~I (
	.datain(\Arena_Difference_32bit[28]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[28]));
// synopsys translate_off
defparam \Arena_Difference_32bit[28]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[28]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[28]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[28]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[28]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[28]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[28]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[28]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[29]~I (
	.datain(\Arena_Difference_32bit[29]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[29]));
// synopsys translate_off
defparam \Arena_Difference_32bit[29]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[29]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[29]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[29]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[29]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[29]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[29]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[29]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[30]~I (
	.datain(\Arena_Difference_32bit[30]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[30]));
// synopsys translate_off
defparam \Arena_Difference_32bit[30]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[30]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[30]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[30]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[30]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[30]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[30]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[30]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Difference_32bit[31]~I (
	.datain(\Arena_Difference_32bit[31]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Difference_32bit[31]));
// synopsys translate_off
defparam \Arena_Difference_32bit[31]~I .input_async_reset = "none";
defparam \Arena_Difference_32bit[31]~I .input_power_up = "low";
defparam \Arena_Difference_32bit[31]~I .input_register_mode = "none";
defparam \Arena_Difference_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_Difference_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_Difference_32bit[31]~I .oe_power_up = "low";
defparam \Arena_Difference_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_Difference_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_Difference_32bit[31]~I .operation_mode = "output";
defparam \Arena_Difference_32bit[31]~I .output_async_reset = "none";
defparam \Arena_Difference_32bit[31]~I .output_power_up = "low";
defparam \Arena_Difference_32bit[31]~I .output_register_mode = "none";
defparam \Arena_Difference_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Cout_32bit~I (
	.datain(\Arena_Cout_32bit$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cout_32bit));
// synopsys translate_off
defparam \Arena_Cout_32bit~I .input_async_reset = "none";
defparam \Arena_Cout_32bit~I .input_power_up = "low";
defparam \Arena_Cout_32bit~I .input_register_mode = "none";
defparam \Arena_Cout_32bit~I .input_sync_reset = "none";
defparam \Arena_Cout_32bit~I .oe_async_reset = "none";
defparam \Arena_Cout_32bit~I .oe_power_up = "low";
defparam \Arena_Cout_32bit~I .oe_register_mode = "none";
defparam \Arena_Cout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cout_32bit~I .operation_mode = "output";
defparam \Arena_Cout_32bit~I .output_async_reset = "none";
defparam \Arena_Cout_32bit~I .output_power_up = "low";
defparam \Arena_Cout_32bit~I .output_register_mode = "none";
defparam \Arena_Cout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Bout_32bit~I (
	.datain(\Arena_Bout_32bit$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Bout_32bit));
// synopsys translate_off
defparam \Arena_Bout_32bit~I .input_async_reset = "none";
defparam \Arena_Bout_32bit~I .input_power_up = "low";
defparam \Arena_Bout_32bit~I .input_register_mode = "none";
defparam \Arena_Bout_32bit~I .input_sync_reset = "none";
defparam \Arena_Bout_32bit~I .oe_async_reset = "none";
defparam \Arena_Bout_32bit~I .oe_power_up = "low";
defparam \Arena_Bout_32bit~I .oe_register_mode = "none";
defparam \Arena_Bout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Bout_32bit~I .operation_mode = "output";
defparam \Arena_Bout_32bit~I .output_async_reset = "none";
defparam \Arena_Bout_32bit~I .output_power_up = "low";
defparam \Arena_Bout_32bit~I .output_register_mode = "none";
defparam \Arena_Bout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
