<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2011, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\10_CPU_1
Project Fitted on    :  Sun Jan 29 11:45:47 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


<font color=green size=4><span class=blink><strong><B>Project 'mach64_verilog_project' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.01 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                10
Total Logic Functions           24
  Total Output Pins             10
  Total Bidir I/O Pins          0
  Total Buried Nodes            14
Total Flip-Flops                23
  Total D Flip-Flops            23
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             119

Total Reserved Pins             0
Total Locked Pins               20
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             12
Total Unique Clock Enables      3
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               1


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       19     11    -->    63
Logic Functions                    64       24     40    -->    37
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       53     91    -->    36
Logical Product Terms             320      105    215    -->    32
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       24     40    -->    37

Control Product Terms:
  GLB Clock/Clock Enables           4        3      1    -->    75
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        9     55    -->    14
  Macrocell Clock Enables          64       10     54    -->    15
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       31     69    -->    31
  GRP from IFB                     ..        9     ..    -->    ..
    (from input signals)           ..        9     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       22     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      6    20    26      7/8      0   14      1              1       62       15
  GLB    B      4     0     4      4/8      0    1      0             15        2        1
  GLB    C      1     7     8      4/8      0    6      0             10       14        6
  GLB    D      5    10    15      4/8      0    3      1             12       27        6
-------------------------------------------------------------------------------------------
TOTALS:        16    37    53     19/32     0   24      2             38      105       28

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         6      7      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         3      0      0      0      0
  GLB    D   1      0         0      3      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
</B>-------------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|<A href=#24>b_reg_1_</A>
3     |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|<A href=#23>b_reg_2_</A>
4     |  I_O  |   0  |A14 |    *   |LVCMOS18         | Output|<A href=#17>b_reg_3_</A>
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Input |<A href=#12>opcode_n_0_</A>
8     |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |<A href=#11>opcode_n_1_</A>
9     |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |<A href=#10>opcode_n_2_</A>
10    |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |<A href=#6>opcode_n_3_</A>
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |        |                 |       |
18    |INCLK1 |   0  |    |    *   |LVCMOS18         | Input |<A href=#9>oneMHzClock</A>
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |        |                 |       |
21    |  I_O  |   1  |C2  |        |                 |       |
22    |  I_O  |   1  |C4  |        |                 |       |
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |    *   |LVCMOS18         | Input |<A href=#7>data_n_3_</A>
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Input |<A href=#13>data_n_2_</A>
27    |  I_O  |   1  |C12 |    *   |LVCMOS18         | Input |<A href=#14>data_n_1_</A>
28    |  I_O  |   1  |C14 |    *   |LVCMOS18         | Input |<A href=#15>data_n_0_</A>
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Input |<A href=#8>step</A>
32    |  I_O  |   1  |D2  |        |                 |       |
33    |  I_O  |   1  |D4  |        |                 |       |
34    |  I_O  |   1  |D6  |        |                 |       |
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         | Output|<A href=#18>zf</A>
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         | Output|<A href=#19>cf</A>
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         | Output|<A href=#25>b_reg_0_</A>
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |        |                 |       |
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Output|<A href=#22>a_reg_0_</A>
46    |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|<A href=#21>a_reg_1_</A>
47    |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|<A href=#20>a_reg_2_</A>
48    |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|<A href=#16>a_reg_3_</A>
-------------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>------------------------------------------
  28   C  I/O   2 A--D      Up <A name=15>data_n_0_</A>
  27   C  I/O   1 A---      Up <A name=14>data_n_1_</A>
  26   C  I/O   1 A---      Up <A name=13>data_n_2_</A>
  24   C  I/O   1 A---      Up <A name=7>data_n_3_</A>
  18  -- INCLK    ----      Up <A name=9>oneMHzClock</A>
   7   B  I/O   3 AB-D      Up <A name=12>opcode_n_0_</A>
   8   B  I/O   3 AB-D      Up <A name=11>opcode_n_1_</A>
   9   B  I/O   3 AB-D      Up <A name=10>opcode_n_2_</A>
  10   B  I/O   3 AB-D      Up <A name=6>opcode_n_3_</A>
  31   D  I/O   1 --C-      Up <A name=8>step</A>
------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>---------------------------------------------------------------------
  45   A 11  1  10  3 DFF      R *       2 A--D  Fast     Up <A href=#22>a_reg_0_</A>
  46   A 12  1  12  3 DFF      R *       2 A--D  Fast     Up <A href=#21>a_reg_1_</A>
  47   A 13  1  11  3 DFF      R *       2 A--D  Fast     Up <A href=#20>a_reg_2_</A>
  48   A 13  1  10  3 DFF      R *       2 A--D  Fast     Up <A href=#16>a_reg_3_</A>
  40   D  7  -   2  1 DFF      R *       2 A--D  Fast     Up <A href=#25>b_reg_0_</A>
   2   A  7  -   2  2 DFF      R *       2 A--D  Fast     Up <A href=#24>b_reg_1_</A>
   3   A  7  -   2  2 DFF      R *       2 A--D  Fast     Up <A href=#23>b_reg_2_</A>
   4   A  7  -   2  1 DFF      R *       2 A--D  Fast     Up <A href=#17>b_reg_3_</A>
  39   D 10  1   5  1 DFF      R *         ----  Fast     Up <A href=#19>cf</A>
  38   D 14  1  20  4 DFF      R *         ----  Fast     Up <A href=#18>zf</A>
---------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
</B>-------------------------------------------------------------------------
 3   A  2  1   2  1 DFF      R       1 A---  <A href=#29>u0rs_u1rc_genblk1_0__uitff_q</A>
 5   A  2  1   2  2 DFF      R       1 A---  <A href=#30>u0rs_u1rc_genblk1_1__uitff_q</A>
 6   A  2  1   2  1 DFF      R       1 A---  <A href=#31>u0rs_u1rc_genblk1_2__uitff_q</A>
 9   A  2  1   2  2 DFF      R       1 A---  <A href=#32>u0rs_u1rc_genblk1_3__uitff_q</A>
12   A  2  1   2  2 DFF      R       1 A---  <A href=#33>u0rs_u1rc_genblk1_4__uitff_q</A>
13   A  2  1   2  1 DFF      R       2 A-C-  <A href=#34>u0rs_u1rc_genblk1_5__uitff_q</A>
 7   C  2  1   2  1 DFF      R       1 --C-  <A href=#35>u0rs_u1rc_genblk1_6__uitff_q</A>
 9   C  2  1   2  1 DFF      R       1 --C-  <A href=#36>u0rs_u1rc_genblk1_7__uitff_q</A>
 5   C  2  1   2  1 DFF      R       1 --C-  <A href=#26>u0rs_u1rc_genblk1_8__uitff_q</A>
14   A  1  1   1  1 DFF      R       1 A---  <A href=#28>u0rs_u1rc_u0tff_q</A>
 1   C  4  1   3  1 DFF      R       3 A-CD  <A href=#37>u1pbd_state_0_</A>
 3   C  5  1   3  1 DFF      R       1 --C-  <A href=#38>u1pbd_state_1_</A>
12   C  5  1   2  1 DFF      R       3 A-CD  <A href=#39>u1pbd_state_2_</A>
 7   B  4  -   2  1 COM              1 A---  <A href=#27>un1_opcode</A>
-------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=22>a_reg_0_.D</A> = !<A href=#6>opcode_n_3_</A> & <A href=#10>opcode_n_2_</A> & <A href=#11>opcode_n_1_</A> & !<A href=#12>opcode_n_0_</A>
       & <A href=#25>b_reg_0_.Q</A>
    # !opcode_n_3_ & !opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & <A href=#21>a_reg_1_.Q</A>
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & <A href=#22>a_reg_0_.Q</A>
       & !b_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & opcode_n_1_ & !opcode_n_0_ & a_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !a_reg_0_.Q & b_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & !a_reg_0_.Q
    # !opcode_n_3_ & !opcode_n_2_ & opcode_n_1_ & !a_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & opcode_n_1_ & a_reg_0_.Q & b_reg_0_.Q
    # opcode_n_3_ & !<A href=#15>data_n_0_</A> ; (9 pterms, 8 signals)
a_reg_0_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
a_reg_0_.CE = <A href=#27>un1_opcode</A> ; (1 pterm, 1 signal)

<A name=21>a_reg_1_.D.X1</A> = <A href=#6>opcode_n_3_</A> & !<A href=#14>data_n_1_</A>
    # !opcode_n_3_ & !<A href=#10>opcode_n_2_</A> & <A href=#11>opcode_n_1_</A> & <A href=#21>a_reg_1_.Q</A> & !<A href=#22>a_reg_0_.Q</A>
    # !opcode_n_3_ & opcode_n_2_ & !<A href=#12>opcode_n_0_</A> & !a_reg_1_.Q & !<A href=#24>b_reg_1_.Q</A>
    # !opcode_n_3_ & !opcode_n_2_ & !opcode_n_1_ & <A href=#20>a_reg_2_.Q</A> & a_reg_0_.Q
    # !opcode_n_3_ & !opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_0_.Q
    # !opcode_n_3_ & !opcode_n_2_ & opcode_n_1_ & !a_reg_1_.Q & a_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !a_reg_1_.Q & b_reg_1_.Q
    # !opcode_n_3_ & opcode_n_2_ & opcode_n_1_ & opcode_n_0_ & a_reg_1_.Q
       & b_reg_1_.Q
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_1_.Q
       & !b_reg_1_.Q
    # !opcode_n_3_ & !opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & a_reg_2_.Q
       & !a_reg_0_.Q ; (10 pterms, 9 signals)
a_reg_1_.D.X2 = !<A href=#6>opcode_n_3_</A> & <A href=#11>opcode_n_1_</A> & !<A href=#12>opcode_n_0_</A> ; (1 pterm, 3 signals)
a_reg_1_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
a_reg_1_.CE = <A href=#27>un1_opcode</A> ; (1 pterm, 1 signal)

<A name=20>a_reg_2_.D.X1</A> = !<A href=#6>opcode_n_3_</A> & !<A href=#10>opcode_n_2_</A> & !<A href=#11>opcode_n_1_</A> & !<A href=#12>opcode_n_0_</A>
       & <A href=#16>a_reg_3_.Q</A>
    # !opcode_n_3_ & !opcode_n_2_ & opcode_n_1_ & !opcode_n_0_ & !<A href=#21>a_reg_1_.Q</A>
       & !<A href=#22>a_reg_0_.Q</A>
    # !opcode_n_3_ & !opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_1_.Q
    # !opcode_n_3_ & !opcode_n_2_ & opcode_n_0_ & a_reg_1_.Q & a_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & !<A href=#20>a_reg_2_.Q</A>
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !a_reg_2_.Q & <A href=#23>b_reg_2_.Q</A>
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_0_ & !a_reg_2_.Q & b_reg_2_.Q
    # !opcode_n_3_ & opcode_n_2_ & opcode_n_0_ & a_reg_2_.Q & !b_reg_2_.Q
    # opcode_n_3_ & !<A href=#13>data_n_2_</A> ; (9 pterms, 10 signals)
a_reg_2_.D.X2 = !<A href=#6>opcode_n_3_</A> & <A href=#11>opcode_n_1_</A> & <A href=#20>a_reg_2_.Q</A> ; (1 pterm, 3 signals)
a_reg_2_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
a_reg_2_.CE = <A href=#27>un1_opcode</A> ; (1 pterm, 1 signal)

<A name=16>a_reg_3_.D.X1</A> = !<A href=#6>opcode_n_3_</A> & !<A href=#10>opcode_n_2_</A> & <A href=#11>opcode_n_1_</A> & !<A href=#12>opcode_n_0_</A>
       & !<A href=#20>a_reg_2_.Q</A> & !<A href=#21>a_reg_1_.Q</A> & !<A href=#22>a_reg_0_.Q</A>
    # !opcode_n_3_ & !opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_2_.Q
    # !opcode_n_3_ & !opcode_n_2_ & opcode_n_0_ & a_reg_2_.Q & a_reg_1_.Q
       & a_reg_0_.Q
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & !<A href=#16>a_reg_3_.Q</A>
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_1_ & !a_reg_3_.Q & <A href=#17>b_reg_3_.Q</A>
    # !opcode_n_3_ & opcode_n_2_ & !opcode_n_0_ & !a_reg_3_.Q & b_reg_3_.Q
    # !opcode_n_3_ & opcode_n_2_ & opcode_n_0_ & a_reg_3_.Q & !b_reg_3_.Q
    # opcode_n_3_ & !<A href=#7>data_n_3_</A> ; (8 pterms, 10 signals)
a_reg_3_.D.X2 = !<A href=#6>opcode_n_3_</A> & <A href=#11>opcode_n_1_</A> & <A href=#16>a_reg_3_.Q</A> ; (1 pterm, 3 signals)
a_reg_3_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
a_reg_3_.CE = <A href=#27>un1_opcode</A> ; (1 pterm, 1 signal)

<A name=25>b_reg_0_.D</A> = !<A href=#15>data_n_0_</A> ; (1 pterm, 1 signal)
b_reg_0_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
b_reg_0_.CE = <A href=#6>opcode_n_3_</A> & <A href=#10>opcode_n_2_</A> & !<A href=#11>opcode_n_1_</A> & <A href=#12>opcode_n_0_</A> ; (1 pterm, 4 signals)

<A name=24>b_reg_1_.D</A> = !<A href=#14>data_n_1_</A> ; (1 pterm, 1 signal)
b_reg_1_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
b_reg_1_.CE = <A href=#6>opcode_n_3_</A> & <A href=#10>opcode_n_2_</A> & !<A href=#11>opcode_n_1_</A> & <A href=#12>opcode_n_0_</A> ; (1 pterm, 4 signals)

<A name=23>b_reg_2_.D</A> = !<A href=#13>data_n_2_</A> ; (1 pterm, 1 signal)
b_reg_2_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
b_reg_2_.CE = <A href=#6>opcode_n_3_</A> & <A href=#10>opcode_n_2_</A> & !<A href=#11>opcode_n_1_</A> & <A href=#12>opcode_n_0_</A> ; (1 pterm, 4 signals)

<A name=17>b_reg_3_.D</A> = !<A href=#7>data_n_3_</A> ; (1 pterm, 1 signal)
b_reg_3_.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
b_reg_3_.CE = <A href=#6>opcode_n_3_</A> & <A href=#10>opcode_n_2_</A> & !<A href=#11>opcode_n_1_</A> & <A href=#12>opcode_n_0_</A> ; (1 pterm, 4 signals)

<A name=19>cf.D</A> = !<A href=#10>opcode_n_2_</A> & <A href=#11>opcode_n_1_</A> & !<A href=#12>opcode_n_0_</A> & !<A href=#16>a_reg_3_.Q</A> & !<A href=#20>a_reg_2_.Q</A>
       & !<A href=#21>a_reg_1_.Q</A> & !<A href=#22>a_reg_0_.Q</A>
    # !opcode_n_2_ & opcode_n_0_ & a_reg_3_.Q & a_reg_2_.Q & a_reg_1_.Q
       & a_reg_0_.Q
    # !opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & a_reg_0_.Q
    # !opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_3_.Q ; (4 pterms, 7 signals)
cf.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
cf.CE = !<A href=#6>opcode_n_3_</A> ; (1 pterm, 1 signal)

<A name=29>u0rs_u1rc_genblk1_0__uitff_q.D</A> = !<A href=#29>u0rs_u1rc_genblk1_0__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_0__uitff_q.C = !<A href=#28>u0rs_u1rc_u0tff_q.Q</A> ; (1 pterm, 1 signal)

<A name=30>u0rs_u1rc_genblk1_1__uitff_q.D</A> = !<A href=#30>u0rs_u1rc_genblk1_1__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_1__uitff_q.C = !<A href=#29>u0rs_u1rc_genblk1_0__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=31>u0rs_u1rc_genblk1_2__uitff_q.D</A> = !<A href=#31>u0rs_u1rc_genblk1_2__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_2__uitff_q.C = !<A href=#30>u0rs_u1rc_genblk1_1__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=32>u0rs_u1rc_genblk1_3__uitff_q.D</A> = !<A href=#32>u0rs_u1rc_genblk1_3__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_3__uitff_q.C = !<A href=#31>u0rs_u1rc_genblk1_2__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=33>u0rs_u1rc_genblk1_4__uitff_q.D</A> = !<A href=#33>u0rs_u1rc_genblk1_4__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_4__uitff_q.C = !<A href=#32>u0rs_u1rc_genblk1_3__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=34>u0rs_u1rc_genblk1_5__uitff_q.D</A> = !<A href=#34>u0rs_u1rc_genblk1_5__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_5__uitff_q.C = !<A href=#33>u0rs_u1rc_genblk1_4__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=35>u0rs_u1rc_genblk1_6__uitff_q.D</A> = !<A href=#35>u0rs_u1rc_genblk1_6__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_6__uitff_q.C = !<A href=#34>u0rs_u1rc_genblk1_5__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=36>u0rs_u1rc_genblk1_7__uitff_q.D</A> = !<A href=#36>u0rs_u1rc_genblk1_7__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_7__uitff_q.C = !<A href=#35>u0rs_u1rc_genblk1_6__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=26>u0rs_u1rc_genblk1_8__uitff_q.D</A> = !<A href=#26>u0rs_u1rc_genblk1_8__uitff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_8__uitff_q.C = !<A href=#36>u0rs_u1rc_genblk1_7__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=28>u0rs_u1rc_u0tff_q.D</A> = !<A href=#28>u0rs_u1rc_u0tff_q.Q</A> ; (1 pterm, 1 signal)
u0rs_u1rc_u0tff_q.C = !<A href=#9>oneMHzClock</A> ; (1 pterm, 1 signal)

<A name=37>u1pbd_state_0_.D</A> = !<A href=#8>step</A> & !<A href=#37>u1pbd_state_0_.Q</A>
    # !u1pbd_state_0_.Q & <A href=#39>u1pbd_state_2_.Q</A>
    # !step & u1pbd_state_2_.Q ; (3 pterms, 3 signals)
u1pbd_state_0_.C = <A href=#26>u0rs_u1rc_genblk1_8__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=38>u1pbd_state_1_.D</A> = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#38>u1pbd_state_1_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A>
    # !<A href=#8>step</A> & u1pbd_state_0_.Q
    # !step & u1pbd_state_1_.Q ; (3 pterms, 4 signals)
u1pbd_state_1_.C = <A href=#26>u0rs_u1rc_genblk1_8__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=39>u1pbd_state_2_.D</A> = !<A href=#8>step</A> & <A href=#37>u1pbd_state_0_.Q</A> & <A href=#38>u1pbd_state_1_.Q</A>
    # !u1pbd_state_0_.Q & u1pbd_state_1_.Q & <A href=#39>u1pbd_state_2_.Q</A> ; (2 pterms, 4 signals)
u1pbd_state_2_.C = <A href=#26>u0rs_u1rc_genblk1_8__uitff_q.Q</A> ; (1 pterm, 1 signal)

<A name=27>un1_opcode</A> = <A href=#10>opcode_n_2_</A> & <A href=#11>opcode_n_1_</A> & !<A href=#12>opcode_n_0_</A>
    # !<A href=#6>opcode_n_3_</A> ; (2 pterms, 4 signals)

<A name=18>zf.D.X1</A> = !<A href=#10>opcode_n_2_</A> & !<A href=#11>opcode_n_1_</A> & <A href=#12>opcode_n_0_</A> & !<A href=#20>a_reg_2_.Q</A>
       & !<A href=#21>a_reg_1_.Q</A> & !<A href=#22>a_reg_0_.Q</A>
    # !opcode_n_2_ & !opcode_n_1_ & !<A href=#16>a_reg_3_.Q</A> & !a_reg_2_.Q & !a_reg_1_.Q
       & !a_reg_0_.Q
    # !opcode_n_2_ & !opcode_n_0_ & !a_reg_3_.Q & !a_reg_2_.Q & !a_reg_1_.Q
       & a_reg_0_.Q
    # !opcode_n_2_ & opcode_n_1_ & opcode_n_0_ & a_reg_3_.Q & a_reg_2_.Q
       & a_reg_1_.Q & a_reg_0_.Q
    # opcode_n_2_ & !opcode_n_1_ & !opcode_n_0_ & a_reg_3_.Q & a_reg_2_.Q
       & a_reg_1_.Q & a_reg_0_.Q
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & !a_reg_0_.Q & <A href=#25>b_reg_0_.Q</A>
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & !a_reg_1_.Q & <A href=#24>b_reg_1_.Q</A>
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & !a_reg_2_.Q & <A href=#23>b_reg_2_.Q</A>
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & !a_reg_3_.Q & <A href=#17>b_reg_3_.Q</A>
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_3_.Q & !b_reg_3_.Q
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_2_.Q & !b_reg_2_.Q
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_1_.Q & !b_reg_1_.Q
    # opcode_n_2_ & !opcode_n_1_ & opcode_n_0_ & a_reg_0_.Q & !b_reg_0_.Q
    # opcode_n_2_ & opcode_n_1_ & !opcode_n_0_ & !a_reg_3_.Q & !b_reg_3_.Q
       & !a_reg_2_.Q & !a_reg_1_.Q & !a_reg_0_.Q & !b_reg_2_.Q & !b_reg_1_.Q
       & !b_reg_0_.Q
    # opcode_n_2_ & opcode_n_1_ & opcode_n_0_ & a_reg_0_.Q & b_reg_0_.Q
    # opcode_n_2_ & opcode_n_1_ & opcode_n_0_ & a_reg_1_.Q & b_reg_1_.Q
    # opcode_n_2_ & opcode_n_1_ & opcode_n_0_ & a_reg_2_.Q & b_reg_2_.Q
    # opcode_n_2_ & opcode_n_1_ & opcode_n_0_ & a_reg_3_.Q & b_reg_3_.Q ; (18 pterms, 11 signals)
zf.D.X2 = <A href=#10>opcode_n_2_</A> & <A href=#12>opcode_n_0_</A> ; (1 pterm, 2 signals)
zf.C = !<A href=#37>u1pbd_state_0_.Q</A> & <A href=#39>u1pbd_state_2_.Q</A> ; (1 pterm, 2 signals)
zf.CE = !<A href=#6>opcode_n_3_</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


