============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:22:40 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (156 ps) Setup Check with Pin DATA_PATH_Last_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1100          100     
                                              
             Setup:-      16                  
       Uncertainty:-      50                  
     Required Time:=    1034                  
      Launch Clock:-     100                  
         Data Path:-     777                  
             Slack:=     156                  

#-------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[1]/CK                     -       -      R     (arrival)    393     -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[1]/Q                      -       CK->Q  R     DFFRX2         7  58.8   168   137     237    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1940__9945/Y -       A0N->Y R     OAI2BB1X1      1   3.4    24    46     282    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1923__3680/Y -       C0->Y  F     OAI211X1       1   3.4    70    44     327    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1917__5107/Y -       C0->Y  R     OAI211X1       1   3.4    53    29     356    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1909__9945/Y -       A2->Y  F     AOI31X1        1   3.3    64    52     408    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g2__6417/Y    -       D->Y   R     NOR4BX1        1   3.4    87    62     469    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1905__4733/Y -       D->Y   F     NOR4X1         1   3.4    37    33     502    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1904__7482/Y -       B1->Y  R     OAI222X1       1   3.4    71    40     542    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1903__5115/Y -       A1->Y  F     AOI21X1        1   3.2    49    43     585    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1902__1881/Y -       A1N->Y F     AOI2BB1X1      1   3.4    35    34     620    (-,-) 
  g8705__7410/Y                                  -       B->Y   R     NAND2BX1       1   3.4    27    22     641    (-,-) 
  g8044__4319/Y                                  -       C->Y   R     AND3X4        64 131.3   194   143     784    (-,-) 
  g8036__1666/Y                                  -       S0->Y  R     MX2X1          2   5.0    31    57     841    (-,-) 
  g7931__8246/Y                                  -       B->Y   R     MX2X1          1   3.3    22    36     877    (-,-) 
  DATA_PATH_Last_s_reg[31]/D                     <<<     -      R     DFFRHQX1       1     -     -     0     877    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

