* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 23 2024 20:10:40

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       SG48

Design statistics:
------------------
    FFs:                  619
    LUTs:                 1510
    RAMs:                 0
    IOBs:                 13
    GBs:                  6
    PLLs:                 1
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               1
    LFOSCs:               0
    RGBA_DRVs:            1
    LEDDA_IPs:            0
    DSPs:                 4
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1590/5280
        Combinational Logic Cells: 971      out of   5280      18.3902%
        Sequential Logic Cells:    619      out of   5280      11.7235%
        Logic Tiles:               304      out of   660       46.0606%
    Registers: 
        Logic Registers:           619      out of   5280      11.7235%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   30        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        1        out of   1         100%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     1        out of   1         100%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          4        out of   8         50%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                8        out of   39        20.5128%
        Output Pins:               5        out of   39        12.8205%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                6        out of   8         75%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 4        out of   17        23.5294%
    Bank 2: 9        out of   22        40.9091%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name     
    ----------  ---------  -----------  -------  -------  -----------    -----------     
    2           Input      SB_LVCMOS    No       2        Simple Input   il_max_comp1    
    3           Input      SB_LVCMOS    No       2        Simple Input   il_min_comp1    
    9           Input      SB_LVCMOS    No       2        Simple Input   delay_tr_input  
    11          Input      SB_LVCMOS    No       2        Simple Input   delay_hc_input  
    20          Input      SB_LVCMOS    No       2        Simple Input   reset           
    21          Input      SB_LVCMOS    No       2        Simple Input   start_stop      
    46          Input      SB_LVCMOS    No       2        Simple Input   il_max_comp2    
    48          Input      SB_LVCMOS    No       2        Simple Input   il_min_comp2    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name     
    ----------  ---------  -----------  -------  -------  -----------    -----------     
    18          Output     SB_LVCMOS    No       2        Simple Output  pwm_output      
    31          Output     SB_LVCMOS    No       0        Simple Output  s1_phy          
    34          Output     SB_LVCMOS    No       0        Simple Output  s2_phy          
    36          Output     SB_LVCMOS    No       0        Simple Output  s3_phy          
    38          Output     SB_LVCMOS    No       0        Simple Output  s4_phy          

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                                     
    -------------  -------  ---------  ------  -----------                                     
    0              2        IO         511     red_c_g                                         
    2              0                   2       delay_tr_input_c_g                              
    6              2                   2       delay_hc_input_c_g                              
    3              0                   32      phase_controller_inst1.stoper_tr.un2_start_0_g  
    5              2                   32      phase_controller_inst2.stoper_tr.un2_start_0_g  
    1              0                   33      current_shift_inst.timer_s1.N_153_i_g           


Router Summary:
---------------
    Status:  Successful
    Runtime: 11 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    10425 out of 110555      9.4297%
                          Span 4     2077 out of  23008      9.0273%
                         Span 12      476 out of   4464      10.6631%
                  Global network        8 out of      8      100%
      Vertical Inter-LUT Connect       69 out of   4620      1.49351%

