// Seed: 2107509118
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply1 id_6
);
  tri1 id_8 = id_4;
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output supply1 id_5
);
  assign id_5 = id_2 ? id_2 | id_2 : (id_4);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_4,
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
