INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:28:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.275ns period=4.550ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.275ns period=4.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.550ns  (clk rise@4.550ns - clk rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.937ns (36.158%)  route 3.420ns (63.842%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.033 - 4.550 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1232, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=51, unplaced)        0.471     1.205    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ldq_alloc_1_q
                         LUT3 (Prop_lut3_I0_O)        0.119     1.324 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_3/O
                         net (fo=1, unplaced)         0.000     1.324    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.570 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.577    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.731 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[3]
                         net (fo=36, unplaced)        0.530     2.261    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_4
                         LUT4 (Prop_lut4_I3_O)        0.124     2.385 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[12]_i_3/O
                         net (fo=2, unplaced)         0.255     2.640    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[12]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.683 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry__0_i_13/O
                         net (fo=5, unplaced)         0.733     3.416    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/load2_dataOut[12]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.459 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_8/O
                         net (fo=1, unplaced)         0.506     3.965    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.008 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, unplaced)         0.401     4.409    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp__21
                         LUT6 (Prop_lut6_I2_O)        0.043     4.452 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     4.700    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.887 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.887    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.022 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     5.284    mem_controller2/read_arbiter/data/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.131     5.415 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, unplaced)         0.000     5.415    addf0/operator/expDiff_c1_reg[3]_0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     5.699 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.706    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.865 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     5.865    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.550     4.550 r  
                                                      0.000     4.550 r  clk (IN)
                         net (fo=1232, unset)         0.483     5.033    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.033    
                         clock uncertainty           -0.035     4.997    
                         FDRE (Setup_fdre_C_D)        0.076     5.073    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 -0.792    




