
*** Running vivado
    with args -log design_1_dpu_eu_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dpu_eu_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dpu_eu_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pedro/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1377.055 ; gain = 0.000 ; free physical = 2183 ; free virtual = 7264
Command: synth_design -top design_1_dpu_eu_0_0 -part xczu3eg-sfvc784-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1429.055 ; gain = 51.734 ; free physical = 2002 ; free virtual = 7086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dpu_eu_0_0' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/synth/design_1_dpu_eu_0_0.v:61]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/home/pedro/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (14#1) [/home/pedro/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [/home/pedro/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (56#1) [/home/pedro/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [/home/pedro/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (63#1) [/home/pedro/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3569]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module m_14c98a5e 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module m_14c98a5e 
INFO: [Synth 8-6155] done synthesizing module 'design_1_dpu_eu_0_0' (89#1) [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/synth/design_1_dpu_eu_0_0.v:61]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[31]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[30]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[29]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[28]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[27]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[26]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[25]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[24]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[23]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[22]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[21]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[20]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[19]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[18]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[17]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[16]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[15]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[14]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[13]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[12]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[11]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[10]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[9]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[8]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[7]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[6]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[5]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[4]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[3]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[2]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[1]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_253bdbd8[0]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[31]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[30]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[29]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[28]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[27]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[26]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[25]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[24]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[23]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[22]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[21]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[20]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[19]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[18]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[17]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[16]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[15]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[14]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[13]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[12]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[11]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[10]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[9]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[8]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[7]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[6]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[5]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[4]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[3]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[2]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[1]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_7cde5500[0]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[31]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[30]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[29]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[28]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[27]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[26]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[25]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[24]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[23]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[22]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[21]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[20]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[19]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[18]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[17]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[16]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[15]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[14]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[13]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[12]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[11]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[10]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[9]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[8]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[7]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[6]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[5]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[4]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[3]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[2]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[1]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_5aebfb3c[0]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_3abb4ec6[31]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_3abb4ec6[30]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_3abb4ec6[29]
WARNING: [Synth 8-3331] design m_659f4598 has unconnected port s_3abb4ec6[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1688.445 ; gain = 311.125 ; free physical = 1763 ; free virtual = 6855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1688.445 ; gain = 311.125 ; free physical = 1794 ; free virtual = 6887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1688.445 ; gain = 311.125 ; free physical = 1794 ; free virtual = 6887
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_dpu_eu_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_dpu_eu_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports dpu_2x_clk]'. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:51]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_dpu_aclk]'. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:52]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, bel, site, slr'. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [get_ports m_axi_dpu_aclk]'. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:60]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "clk_indpd": no such variable
 [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:61]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "clk_rs": no such variable
 [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:62]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "clk_rs": no such variable
 [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc:63]
Finished Parsing XDC File [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_dpu_eu_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_dpu_eu_0_0/xdc/timing_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_dpu_eu_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_dpu_eu_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2743.836 ; gain = 0.000 ; free physical = 212 ; free virtual = 5305
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2745.836 ; gain = 0.000 ; free physical = 208 ; free virtual = 5302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 193 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2745.836 ; gain = 0.000 ; free physical = 181 ; free virtual = 5274
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2745.836 ; gain = 0.000 ; free physical = 171 ; free virtual = 5265
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2745.836 ; gain = 1368.516 ; free physical = 2113 ; free virtual = 7206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2745.836 ; gain = 1368.516 ; free physical = 2113 ; free virtual = 7206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_dpu_eu_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2745.836 ; gain = 1368.516 ; free physical = 2113 ; free virtual = 7206
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_bc632c6b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_e3679863" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_549a5976" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_61677d5e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_d157d8470" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_549a5976" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_61677d5e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_d157d8470" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_9c0eab990" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_9c0eab990" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_9c0eab990" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_9c0eab990" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_de384709" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_instr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_6eee4016" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_324dee00_reg' in module 'm_5ff78ca2'
INFO: [Synth 8-5544] ROM "s_e9f74df9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_9a445bcd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_bce06de1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_bce06de1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_bce06de10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_bce06de10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_3880ac16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_4c88e084" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_6216f37e" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_37557fa2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_e62bb7e5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ce2e810f" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_20ed8a92" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_70797942" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_9a0177c7_reg' in module 'm_6eae5e36'
INFO: [Synth 8-5544] ROM "s_064321be" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_d5d0aa5f" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_a25d4781" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_a25d4781" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_a25d4781" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_a25d4781" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_aa23f777_reg' in module 'm_3ba46c4e'
INFO: [Synth 8-5544] ROM "s_1f055054" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ea88bfbb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_2de898ae" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_db511c77" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_db511c77" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_db511c77" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_db511c77" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'g_b9b28c5f[0].s_aea2756f_reg' in module 'm_23ebfd78'
INFO: [Synth 8-802] inferred FSM for state register 'g_b9b28c5f[1].s_aea2756f_reg' in module 'm_23ebfd78'
INFO: [Synth 8-5544] ROM "s_a97fe277" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_a97fe277" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[0].s_b5bc4dbb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[0].s_7807ab3c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[1].s_b5bc4dbb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[1].s_7807ab3c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[0].s_88b72031" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[0].s_88b72031" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[1].s_88b72031" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_b9b28c5f[1].s_88b72031" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_6eee4016" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_3202014c[0].s_871fce3d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_3202014c[0].s_bf762f0f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_3202014c[1].s_871fce3d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_3202014c[1].s_bf762f0f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_1686cfe4.s_54c138660" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_1686cfe4.s_54c138660" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_1686cfe4.s_54c138660" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_1686cfe4.s_54c138660" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_1686cfe4.s_54c138660" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'g_89fa25a3[0].s_30756d20_reg' in module 'm_e812b411'
INFO: [Synth 8-5546] ROM "g_89fa25a3[0].s_874e4bfd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_17_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "g_89fa25a3[1].s_c1b90a83" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_89fa25a3[1].s_69b45722" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_89fa25a3[1].s_874e4bfd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "g_89fa25a3[0].s_69b45722" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_89fa25a3[0].s_c1b90a83" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_89fa25a3[0].s_874e4bfd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_17_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "g_89fa25a3[1].s_c1b90a83" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_89fa25a3[1].s_69b45722" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_89fa25a3[1].s_874e4bfd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "g_89fa25a3[0].s_69b45722" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_89fa25a3[0].s_c1b90a83" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_89fa25a3[1].s_bec4af65" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_ce1629af_reg' in module 'm_92fadefd'
INFO: [Synth 8-5544] ROM "s_61e437f6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_61e437f6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_61e437f6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_381ae27e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_6d0bdaf8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_9e0f829b_reg' in module 'm_c1fc0981'
INFO: [Synth 8-802] inferred FSM for state register 's_b0c91881_reg' in module 'm_c1fc0981'
INFO: [Synth 8-802] inferred FSM for state register 's_e9b7e501_reg' in module 'm_c1fc0981'
INFO: [Synth 8-5544] ROM "s_9e0f829b" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_9f1de3c7_reg' in module 'm_b4442423'
INFO: [Synth 8-5546] ROM "s_f3ea5279" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_9f1de3c7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'g_510a9ed0[0].s_a321a489_reg' in module 'm_e5a090a3'
INFO: [Synth 8-802] inferred FSM for state register 'g_510a9ed0[1].s_a321a489_reg' in module 'm_e5a090a3'
INFO: [Synth 8-5544] ROM "g_510a9ed0[0].s_a321a489" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g_510a9ed0[1].s_a321a489" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_b9c64dc9" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_d1888bab" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_6a3f202c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_56595f32" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_d906cc13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_4d40210e" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_acf25fa9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ccb99919" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_027e7a36" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_027e7a36" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_027e7a36" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_027e7a36" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_9e221479.s_cc2e82f7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 's_598e52b6_reg' in module 'm_62e4e450'
INFO: [Synth 8-802] inferred FSM for state register 's_5d9b1b2c_reg' in module 'm_b442b953'
INFO: [Synth 8-802] inferred FSM for state register 's_8a7f5d85_reg' in module 'm_b442b953'
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e0ed0311" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6eee4016" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 's_8b6c0329_reg' in module 'm_7b22f1de'
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6b9e9ff80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_302df350" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_5553f3f2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_64721910" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_7ecb9cf4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_69ad9834" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_03e3b420" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_0ed98b04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_ec35bb39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_b58c62ed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_511f9ff4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_4f68c0f0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_6652f54a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_d06601c1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_d8fd4f23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_de56b079" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_0d5c0852" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_15264658" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_83d44641" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_e550575d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_fd97cea1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_f97eec71" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_fbd52d07" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_687f6614" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_8406e0a5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_df8672b3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_f3d476c3" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                   S_CFG |                            00010 |                              001
                    S_AW |                            00100 |                              010
                     S_W |                            01000 |                              011
                     S_B |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_324dee00_reg' using encoding 'one-hot' in module 'm_5ff78ca2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_9a0177c7_reg' using encoding 'one-hot' in module 'm_6eae5e36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_aa23f777_reg' using encoding 'one-hot' in module 'm_3ba46c4e'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_b9b28c5f[1].s_aea2756f_reg' using encoding 'sequential' in module 'm_23ebfd78'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_b9b28c5f[0].s_aea2756f_reg' using encoding 'sequential' in module 'm_23ebfd78'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_89fa25a3[0].s_30756d20_reg' using encoding 'sequential' in module 'm_e812b411'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM s_fbce4cc7_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_ce1629af_reg' using encoding 'sequential' in module 'm_92fadefd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_9e0f829b_reg' using encoding 'sequential' in module 'm_c1fc0981'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_b0c91881_reg' using encoding 'sequential' in module 'm_c1fc0981'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_e9b7e501_reg' using encoding 'sequential' in module 'm_c1fc0981'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   FIRST |                               01 |                               01
                  MIDDLE |                               10 |                               10
                    LAST |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_9f1de3c7_reg' using encoding 'sequential' in module 'm_b4442423'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_510a9ed0[0].s_a321a489_reg' using encoding 'sequential' in module 'm_e5a090a3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_510a9ed0[1].s_a321a489_reg' using encoding 'sequential' in module 'm_e5a090a3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                               00 |                              000
               STAT_CONF |                               01 |                              001
               STAT_WORK |                               10 |                              010
               STAT_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_598e52b6_reg' using encoding 'sequential' in module 'm_62e4e450'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                           000001 |                              000
              STAT_INIT1 |                           000010 |                              001
              STAT_INIT2 |                           000100 |                              010
              STAT_INIT3 |                           001000 |                              011
              STAT_INIT4 |                           010000 |                              100
             STAT_ASSIGN |                           100000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_8a7f5d85_reg' using encoding 'one-hot' in module 'm_b442b953'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE2 |                               10 |                               11
                  iSTATE |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_5d9b1b2c_reg' using encoding 'sequential' in module 'm_b442b953'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_8b6c0329_reg' using encoding 'one-hot' in module 'm_7b22f1de'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:18 . Memory (MB): peak = 2745.836 ; gain = 1368.516 ; free physical = 1724 ; free virtual = 6824
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c' (m_6aeaf3a8__parameterized0) to 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[2].u_1a98396c'
INFO: [Synth 8-223] decloning instance 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c' (m_6aeaf3a8__parameterized0) to 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[3].u_1a98396c'
INFO: [Synth 8-223] decloning instance 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c' (m_6aeaf3a8__parameterized0) to 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[2].u_1a98396c'
INFO: [Synth 8-223] decloning instance 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c' (m_6aeaf3a8__parameterized0) to 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[3].u_1a98396c'
INFO: [Synth 8-223] decloning instance 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c' (m_6aeaf3a8__parameterized0) to 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[2].u_1a98396c'
INFO: [Synth 8-223] decloning instance 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c' (m_6aeaf3a8__parameterized0) to 'inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_7462b692/g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[3].u_1a98396c'

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |m_c2f01d63          |           2|     29773|
|2     |m_e5a090a3__GC0     |           1|      4323|
|3     |m_9445bdc7__GC0     |           1|      2494|
|4     |m_ebdeca33__GB0     |           1|     18808|
|5     |m_ebdeca33__GB1     |           1|     10848|
|6     |m_ebdeca33__GB2     |           1|     13292|
|7     |m_ebdeca33__GB3     |           1|     16972|
|8     |m_d9901747__GC0     |           1|     17826|
|9     |m_41a72bc6__GC0     |           1|      6815|
|10    |m_d1f02197          |           1|     44138|
|11    |m_99acfc8d          |           1|     23005|
|12    |m_d88e4a0b__GCB2    |           1|     24251|
|13    |dpu_eu_v0_0_53__GC0 |           1|      6973|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 14    
	   2 Input     29 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 48    
	   2 Input     18 Bit       Adders := 288   
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 22    
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 32    
	   3 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 24    
	   3 Input     12 Bit       Adders := 12    
	   2 Input     11 Bit       Adders := 74    
	   3 Input     11 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 31    
	   2 Input      7 Bit       Adders := 27    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 100   
	   5 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 34    
	   3 Input      5 Bit       Adders := 40    
	   5 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 22    
	   2 Input      2 Bit       Adders := 21    
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 5     
	   2 Input      6 Bit         XORs := 16    
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	             1344 Bit    Registers := 1     
	             1152 Bit    Registers := 1     
	              384 Bit    Registers := 4     
	              256 Bit    Registers := 1     
	              145 Bit    Registers := 2     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 13    
	              111 Bit    Registers := 4     
	              110 Bit    Registers := 6     
	              108 Bit    Registers := 3     
	              102 Bit    Registers := 1     
	              100 Bit    Registers := 2     
	               98 Bit    Registers := 2     
	               96 Bit    Registers := 148   
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               45 Bit    Registers := 4     
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 648   
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 37    
	               29 Bit    Registers := 36    
	               28 Bit    Registers := 65    
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 60    
	               18 Bit    Registers := 576   
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 15    
	               13 Bit    Registers := 57    
	               12 Bit    Registers := 42    
	               11 Bit    Registers := 225   
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 752   
	                7 Bit    Registers := 271   
	                6 Bit    Registers := 324   
	                5 Bit    Registers := 78    
	                4 Bit    Registers := 105   
	                3 Bit    Registers := 315   
	                2 Bit    Registers := 426   
	                1 Bit    Registers := 1478  
+---RAMs : 
	             192K Bit         RAMs := 21    
	              55K Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1344 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input     96 Bit        Muxes := 32    
	   2 Input     96 Bit        Muxes := 34    
	  12 Input     96 Bit        Muxes := 24    
	   3 Input     96 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 5     
	   3 Input     40 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 15    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 26    
	   3 Input     29 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 12    
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 24    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 10    
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 28    
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 61    
	   2 Input     11 Bit        Muxes := 66    
	  12 Input     11 Bit        Muxes := 24    
	   3 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 347   
	   4 Input      8 Bit        Muxes := 32    
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 21    
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 79    
	   3 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 51    
	   4 Input      4 Bit        Muxes := 8     
	  13 Input      4 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 59    
	   5 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 107   
	   3 Input      2 Bit        Muxes := 39    
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 10    
	  10 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 933   
	   3 Input      1 Bit        Muxes := 99    
	   4 Input      1 Bit        Muxes := 191   
	   5 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module m_23ebfd78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module m_14c98a5e__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
Module m_4d4304b8__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
Module m_4d4304b8__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_2bf89a26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 8     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 60    
	   4 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 2     
Module m_afa06cbd__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
Module m_f98264eb__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 6     
Module m_14c98a5e__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              110 Bit    Registers := 1     
Module m_4d4304b8__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_bb229765 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module m_afa06cbd 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
Module m_f98264eb 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 6     
Module m_14c98a5e__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	              110 Bit    Registers := 1     
Module m_4d4304b8__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_bb229765__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              111 Bit    Registers := 1     
Module m_4d4304b8__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_bb229765__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              108 Bit    Registers := 1     
Module m_4d4304b8__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_bb229765__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              102 Bit    Registers := 1     
Module m_4d4304b8__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_bb229765__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module m_e812b411 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   5 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 6     
	   5 Input      5 Bit       Adders := 2     
+---Registers : 
	              384 Bit    Registers := 2     
	               96 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	               11 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input    384 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 49    
	   3 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 144   
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module m_ce504b57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 30    
Module m_74758ec4 
Detailed RTL Component Info : 
+---Registers : 
	              110 Bit    Registers := 1     
	               96 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 4     
Module m_afa06cbd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              110 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_74758ec4__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module m_afa06cbd__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              110 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_74758ec4__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module m_afa06cbd__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              110 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_74758ec4__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module m_c5d63dd5 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 8     
	               11 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 48    
+---Muxes : 
	   4 Input     96 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 8     
Module m_6aeaf3a8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module m_6aeaf3a8__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_f6d9f77b 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 8     
	               53 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 4     
Module m_afa06cbd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_6aeaf3a8__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module m_6aeaf3a8__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_f6d9f77b__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module m_afa06cbd__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_6aeaf3a8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module m_6aeaf3a8__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_f6d9f77b__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module m_afa06cbd__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_6aeaf3a8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module m_6aeaf3a8__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_6aeaf3a8__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
Module m_f6d9f77b__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module m_fc679e8b 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 48    
+---Muxes : 
	   4 Input     11 Bit        Muxes := 8     
Module m_74758ec4__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              111 Bit    Registers := 1     
	               96 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     96 Bit        Muxes := 12    
	  12 Input     11 Bit        Muxes := 12    
	  13 Input      4 Bit        Muxes := 12    
Module m_afa06cbd__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              111 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_74758ec4__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input     96 Bit        Muxes := 12    
	  12 Input     11 Bit        Muxes := 12    
	  13 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
Module m_13c470fe__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_c5d63dd5__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 12    
	               11 Bit    Registers := 12    
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     96 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 12    
Module m_74758ec4__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              108 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module m_afa06cbd__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              108 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_74758ec4__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_13c470fe__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_c5d63dd5__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module m_6aeaf3a8__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module m_f6d9f77b__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module m_fc679e8b__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module m_14c98a5e__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11__11 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_14c98a5e__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module m_ec2d6a87 
Detailed RTL Component Info : 
+---Registers : 
	             1152 Bit    Registers := 1     
Module m_14c98a5e__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
Module m_4d4304b8__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_fabf0c6f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_14c98a5e__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
Module m_4d4304b8__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_fabf0c6f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_14c98a5e__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
Module m_4d4304b8__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_fabf0c6f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_221970ea 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module m_afa06cbd__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module m_afa06cbd__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
Module m_b4442423 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   4 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 96    
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 69    
Module m_c2f01d63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m_c1fc0981__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               29 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     29 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 24    
Module m_14c98a5e__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 1     
Module m_4d4304b8__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_c1fc0981 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               29 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     29 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 24    
Module m_14c98a5e__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 1     
Module m_4d4304b8__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_e5a090a3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module m_afa06cbd__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module m_afa06cbd__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
Module m_afa06cbd__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module m_afa06cbd__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
Module m_92fadefd 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module m_14c98a5e__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_4d4304b8__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_4d4304b8__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_9077f175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module m_9445bdc7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_6722d16e__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 32    
Module m_6722d16e__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 32    
Module m_6fad1198__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6fad1198__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6722d16e__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6fad1198__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6fad1198__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6fad1198__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6fad1198__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6fad1198__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6fad1198__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6fad1198__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6722d16e__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6722d16e__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 32    
Module m_6722d16e__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module m_6722d16e__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m_6fad1198__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6fad1198__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6722d16e__parameterized13__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6722d16e__parameterized13__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6fad1198__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6fad1198__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13__11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6fad1198__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
Module m_6722d16e__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
Module m_6722d16e__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6fad1198__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6fad1198__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6fad1198__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module m_6722d16e__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
Module m_6722d16e__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6fad1198__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6fad1198__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6fad1198__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module m_6722d16e__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6722d16e__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module m_6fad1198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module m_6722d16e__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 32    
Module m_6722d16e__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 32    
Module m_6722d16e__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 32    
Module m_6722d16e__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
Module m_6722d16e__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m_ebdeca33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 192   
	                1 Bit    Registers := 192   
Module m_6aeaf3a8__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module m_6aeaf3a8__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module m_6aeaf3a8__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module m_6aeaf3a8__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module m_6aeaf3a8__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module m_6aeaf3a8__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module m_6aeaf3a8__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module m_9baa8b11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	             1344 Bit    Registers := 1     
	              384 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1344 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module m_6aeaf3a8__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module m_6aeaf3a8__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module m_058bd516__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_058bd516__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_058bd516__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module m_1f529a32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module m_6a7f5fda__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module m_c8648a4f__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module m_680958ae__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_680958ae 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module m_cb5e4b6f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m_d9901747 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 12    
	                5 Bit    Registers := 12    
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_14c98a5e__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m_4d4304b8__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_afa06cbd__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_670de8e4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module m_943818d7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 32    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
Module m_0faaf666 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_0faaf666__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_0faaf666__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_0faaf666__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_0faaf666__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_6722d16e 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_fc1de8fb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module m_6aeaf3a8__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module m_27021e76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module m_6aeaf3a8__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module m_27021e76__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module m_6aeaf3a8__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module m_27021e76__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module m_6aeaf3a8__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module m_27021e76__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module m_6aeaf3a8__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module m_c2350597 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 9     
	   3 Input     11 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module m_6aeaf3a8__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_6aeaf3a8__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_a116aa93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_6aeaf3a8__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module m_14c98a5e__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module m_4d4304b8__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_fabf0c6f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_74d2f29a 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 48    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 48    
Module m_6722d16e__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module m_c5359861 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module m_d718a9dd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module m_82e86441 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module m_eee6d59f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module m_6006e932 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module m_14c98a5e__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m_4d4304b8__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_bb9b2bfb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module m_dff71cf5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m_e331f719 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   3 Input     40 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 6     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 6     
Module m_14c98a5e 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m_4d4304b8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_29f3a826 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module m_14c98a5e__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m_4d4304b8__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_5ff78ca2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module m_14c98a5e__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module m_4d4304b8__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_4d4304b8__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_4d4304b8__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_e555bd2f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module m_4d4304b8__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_753210e6 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module m_14c98a5e__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module m_4d4304b8__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_14c98a5e__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m_4d4304b8__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_6eae5e36 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 11    
Module m_14c98a5e__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
Module m_4d4304b8__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_3ba46c4e 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module m_79ab63fe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 12    
	   2 Input     12 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 12    
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 12    
Module m_a7c29379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module m_62e4e450 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module m_afa06cbd__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module m_a14972e9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     96 Bit        Muxes := 1     
	   4 Input     96 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module m_dd173011 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module m_1d54dbd6 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module m_b442b953 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module m_889512f3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 9     
	   3 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 14    
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
Module m_afa06cbd__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module m_462af5d6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 12    
+---Registers : 
	               19 Bit    Registers := 12    
	               13 Bit    Registers := 24    
	                8 Bit    Registers := 24    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
Module m_ae71d897 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module m_6aeaf3a8__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module m_6aeaf3a8__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 2     
Module m_6006e932__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module m_14c98a5e__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              111 Bit    Registers := 1     
+---RAMs : 
	              55K Bit         RAMs := 1     
Module m_4d4304b8__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module m_6aeaf3a8__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module m_5cc5dc34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module m_ff712351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module m_d88e4a0b 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module m_7b22f1de 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module m_333564fa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module m_659f4598 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module dpu_eu_v0_0_53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_4665fbfa/u_f3319711/u_ed422a65/s_fbce4cc7_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[1].u_1920b364/s_ecad2f61_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[0].u_1920b364/s_ecad2f61_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_8c2d4a83_reg[0]' (FD) to 'inst/u_b0869d1bi_1/s_a4c3033b_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[0]' (FD) to 'inst/u_b0869d1bi_1/s_a4c3033b_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_8c2d4a83_reg[1]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_ad4c9e1f_reg[0]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_ad4c9e1f_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_ad4c9e1f_reg[1]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_ad4c9e1f_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_ad4c9e1f_reg[2]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_ad4c9e1f_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_ad4c9e1f_reg[3]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_ad4c9e1f_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_ad4c9e1f_reg[4]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_ad4c9e1f_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[1]' (FD) to 'inst/u_b0869d1bi_1/s_a4c3033b_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_b4a0ddf7_reg[0]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_b4a0ddf7_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_b4a0ddf7_reg[1]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_b4a0ddf7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_b4a0ddf7_reg[2]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_b4a0ddf7_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_b4a0ddf7_reg[3]' (FDE) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_b4a0ddf7_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/s_a4c3033b_reg[2]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/s_a4c3033b_reg[3]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/s_a4c3033b_reg[4]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/s_a4c3033b_reg[5]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_8c2d4a83_reg[2]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_8c2d4a83_reg[3]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[1].u_1920b364/s_6673de00_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[1].u_1920b364/s_40f4068c_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_8c2d4a83_reg[4]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[0].u_1920b364/s_6673de00_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[0].u_1920b364/s_40f4068c_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/u_b0869d1bi_1/g_510a9ed0[1].u_1920b364/s_8c2d4a83_reg[5]' (FD) to 'inst/u_b0869d1bi_1/g_510a9ed0[0].u_1920b364/s_8c2d4a83_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[1].u_1920b364/s_fe9ad287_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_b0869d1bi_1/\g_510a9ed0[0].u_1920b364/s_fe9ad287_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/u_4ab8d272i_2/u_5057ea20/g_b580ff27.s_74455d38_reg[0]' (FDR) to 'inst/u_4ab8d272i_2/u_24508290/g_b580ff27.s_74455d38_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_4ab8d272i_2/u_24508290/g_b580ff27.s_74455d38_reg[1]' (FDR) to 'inst/u_4ab8d272i_2/u_5057ea20/g_b580ff27.s_74455d38_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_4ab8d272i_2/u_21abce90/g_b580ff27.s_74455d38_reg[0]' (FDR) to 'inst/u_4ab8d272i_2/u_24508290/g_b580ff27.s_74455d38_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_4ab8d272i_2/u_96866135/g_b580ff27.s_74455d38_reg[0]' (FDR) to 'inst/u_4ab8d272i_2/u_24508290/g_b580ff27.s_74455d38_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_4ab8d272i_2/u_5057ea20/g_b580ff27.s_74455d38_reg[1]' (FDR) to 'inst/u_4ab8d272i_2/u_21abce90/g_b580ff27.s_74455d38_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_4ab8d272i_2/u_21abce90/g_b580ff27.s_74455d38_reg[1]' (FDR) to 'inst/u_4ab8d272i_2/u_96866135/g_b580ff27.s_74455d38_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_79f0addc_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_79f0addc_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_79f0addc_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_6d65b80e_reg[10]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_06a7d2e6_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_33fac4b4_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_1c81b310_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_1c81b310_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_06a7d2e6_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_788ca8d6_reg[10]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_f68b4d41_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/s_d5d8b215_reg' (FD) to 'inst/u_d38c8c1di_8/u_faff11df/s_1a277f24_reg'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][0]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][1]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][2]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][3]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][4]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][5]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][6]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][7]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][8]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][9]' (FDRE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_49b046fa[0].s_6f7542e2_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_c61d57c5_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_c61d57c5_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_b5ce4f9f/s_d5dd8949_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[1]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[2]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[3]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[4]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[5]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[6]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[7]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[8]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[9]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[1]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[2]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[3]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[4]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[5]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[6]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[7]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[8]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[9]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_fc958781_reg[10]' (FDE) to 'inst/u_d38c8c1di_8/u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_0e8318600_inferred /\u_4665fbfa/u_892e6d8d/s_0e831860_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_4665fbfa/u_892e6d8d/s_bcf3660d_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_dab4376b_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_dab4376b_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[0]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[1]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[2]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[3]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[4]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[5]' (FDRE) to 'inst/u_d38c8c1di_8/u_faff11df/s_02d5d8ac_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_02d5d8ac_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_0203ecd4_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_33c706aa/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][2]' (FDE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[3].u_33c706aa/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[1].u_33c706aa/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][2]' (FDE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[3].u_33c706aa/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[2].u_33c706aa/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][2]' (FDE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[3].u_33c706aa/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[1]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[2]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[3]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[4]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[5]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_d8d502fd_reg[7]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_1c81b310_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_122efc80_reg[2]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_1c81b310_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[0].u_33c706aa/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][2]' (FDE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[2].u_33c706aa/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[1].u_33c706aa/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][2]' (FDE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[2].u_33c706aa/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[2].u_33c706aa/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][2]' (FDE) to 'inst/u_d38c8c1di_8/u_2b444bb6/u_61394eb2/u_02f5ec20/g_233a6222[3].u_33c706aa/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[0]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[1]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[2]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[3]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[4]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[5]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_26b58484_reg[7]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_c61d57c5_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_d38c8c1di_8/u_faff11df/s_be626f95_reg[2]' (FDE) to 'inst/u_d38c8c1di_8/u_faff11df/s_c61d57c5_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_f68b4d41_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_2b444bb6/u_61394eb2/u_7cff1afa/g_9a8014ad[0].s_96205e7d_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_1c81b310_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_c61d57c5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_d38c8c1di_8/\u_faff11df/s_dab4376b_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_759272f2_reg[0]' (FDR) to 'inst/i_0/u_5dc710c4/s_759272f2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_759272f2_reg[1]' (FDR) to 'inst/i_0/u_5dc710c4/s_759272f2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_759272f2_reg[2]' (FDR) to 'inst/i_0/u_5dc710c4/s_759272f2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_759272f2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_d3b63607_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_eb7ed493_reg[0]' (FDR) to 'inst/i_0/u_5dc710c4/s_60024800_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_7670dc0c_reg[0]' (FDR) to 'inst/i_0/u_5dc710c4/s_60024800_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5232937c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_22ac1f2c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_d3b63607_reg[1]' (FDR) to 'inst/i_0/u_5dc710c4/s_60024800_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_eb7ed493_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_7670dc0c_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/u_5dc710c4/s_5232937c_reg[1]' (FDR) to 'inst/i_0/u_5dc710c4/s_60024800_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_22ac1f2c_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_d3b63607_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_eb7ed493_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_7670dc0c_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5232937c_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_22ac1f2c_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_eb7ed493_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_22ac1f2c_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_eb7ed493_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_eb7ed493_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5232937c_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_22ac1f2c_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_d3b63607_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5232937c_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_efc8a4f9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_60024800_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_3ba35486_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_5f953080_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_eb7ed493_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_5dc710c4/s_7670dc0c_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 's_4f309ad0_reg' and it is trimmed from '5' to '4' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:20906]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_4d85dbea/s_65a4b5a2_reg' and it is trimmed from '5' to '4' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:20767]
INFO: [Synth 8-4471] merging register 'u_a9da0bed/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][1:0]' into 'u_93ecf543/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10384]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_7f679384[1].u_1b42b9bc/g_5b489160[1].g_52c9246c.s_e548c54b_reg[1][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[1].u_1b42b9bc/g_5b489160[2].g_52c9246c.s_e548c54b_reg[2][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[1].u_1b42b9bc/g_5b489160[3].g_52c9246c.s_e548c54b_reg[3][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_5b489160[1].g_52c9246c.s_e548c54b_reg[1][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_5b489160[2].g_52c9246c.s_e548c54b_reg[2][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_5b489160[3].g_52c9246c.s_e548c54b_reg[3][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_5b489160[1].g_52c9246c.s_e548c54b_reg[1][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_5b489160[2].g_52c9246c.s_e548c54b_reg[2][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_5b489160[3].g_52c9246c.s_e548c54b_reg[3][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_5b489160[0].g_52c9246c.s_e548c54b_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:574]
INFO: [Synth 8-4471] merging register 'g_7f679384[1].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[1][10:0]' into 'g_7f679384[1].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[1].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[2][10:0]' into 'g_7f679384[1].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[1].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[3][10:0]' into 'g_7f679384[1].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[1][10:0]' into 'g_7f679384[2].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[2][10:0]' into 'g_7f679384[2].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[3][10:0]' into 'g_7f679384[2].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[1][10:0]' into 'g_7f679384[3].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[2][10:0]' into 'g_7f679384[3].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[3][10:0]' into 'g_7f679384[3].u_1b42b9bc/g_b2d0db45[0].s_b4628b5b_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:655]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[1].g_885040ff.s_210a9e44_reg[1][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[2].g_885040ff.s_210a9e44_reg[2][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[3].g_885040ff.s_210a9e44_reg[3][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[1][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[2][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[3][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[1][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[2][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[3][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[1].g_885040ff.s_210a9e44_reg[1][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[2].g_885040ff.s_210a9e44_reg[2][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[3].g_885040ff.s_210a9e44_reg[3][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[1][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[2][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[3][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[1][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[2][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[3][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[1].g_885040ff.s_210a9e44_reg[1][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[2].g_885040ff.s_210a9e44_reg[2][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[3].g_885040ff.s_210a9e44_reg[3][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[1][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[2][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[3][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[1][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[2][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[3][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[1].g_885040ff.s_210a9e44_reg[1][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[2].g_885040ff.s_210a9e44_reg[2][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[3].g_885040ff.s_210a9e44_reg[3][1:0]' into 'g_9831cdcd[0].g_885040ff.s_210a9e44_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1661]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[1][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[2][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[3][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[1][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[2][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[3][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_b0859155.u_5df1dc3e/g_27ef74e2.s_74455d38_reg' into 'g_7f679384[1].u_1b42b9bc/g_b0859155.u_5df1dc3e/g_27ef74e2.s_74455d38_reg' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10141]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10384]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[2].g_b0dec271.s_a10a4d0f_reg[2][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[2].g_b0dec271.s_a10a4d0f_reg[2][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[3].g_b0dec271.s_a10a4d0f_reg[3][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[3].g_b0dec271.s_a10a4d0f_reg[3][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[2].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[4].g_b0dec271.s_a10a4d0f_reg[4][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[4].g_b0dec271.s_a10a4d0f_reg[4][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_b0859155.u_5df1dc3e/g_27ef74e2.s_74455d38_reg' into 'g_7f679384[1].u_1b42b9bc/g_b0859155.u_5df1dc3e/g_27ef74e2.s_74455d38_reg' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10141]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[0].g_283cd182.s_a10a4d0f_reg[0][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10384]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[1].g_b0dec271.s_a10a4d0f_reg[1][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[2].g_b0dec271.s_a10a4d0f_reg[2][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[2].g_b0dec271.s_a10a4d0f_reg[2][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[3].g_b0dec271.s_a10a4d0f_reg[3][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[3].g_b0dec271.s_a10a4d0f_reg[3][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_7f679384[3].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[4].g_b0dec271.s_a10a4d0f_reg[4][1:0]' into 'g_7f679384[1].u_1b42b9bc/g_ddedac6d.g_1ed35848[1].u_1a98396c/g_b3150219[4].g_b0dec271.s_a10a4d0f_reg[4][1:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:10391]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[1].g_de51bd8f.s_210a9e44_reg[1][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[2].g_de51bd8f.s_210a9e44_reg[2][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[3].g_de51bd8f.s_210a9e44_reg[3][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[4].g_de51bd8f.s_210a9e44_reg[4][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[5].g_de51bd8f.s_210a9e44_reg[5][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[6].g_de51bd8f.s_210a9e44_reg[6][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[7].g_de51bd8f.s_210a9e44_reg[7][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[8].g_de51bd8f.s_210a9e44_reg[8][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[9].g_de51bd8f.s_210a9e44_reg[9][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[10].g_de51bd8f.s_210a9e44_reg[10][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_9831cdcd[11].g_de51bd8f.s_210a9e44_reg[11][3:0]' into 'g_9831cdcd[0].g_de51bd8f.s_210a9e44_reg[0][3:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1713]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[1][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[2][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[3][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[4][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[5][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[6][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[7][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[8][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[9][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[10][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_07e5a4b8_reg[11][10:0]' into 'g_4fb6cbd8[0].s_07e5a4b8_reg[0][10:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1834]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[1][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[2][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[3][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[4][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[5][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[6][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[7][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[8][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Synth 8-4471] merging register 'g_4fb6cbd8[0].s_75a13014_reg[9][95:0]' into 'g_4fb6cbd8[0].s_75a13014_reg[0][95:0]' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1837]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'g_69003cb2.s_a59c3f9b_reg' and it is trimmed from '111' to '107' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1544]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_efcde2c3[0].u_c1d3d07d/g_69003cb2.s_a59c3f9b_reg' and it is trimmed from '108' to '107' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:1544]
WARNING: [Synth 8-3917] design m_d1f02197 has port s_4c803052[1] driven by constant 1
WARNING: [Synth 8-3917] design m_d1f02197 has port s_4c803052[0] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[95] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[94] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[93] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[92] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[91] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[90] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[89] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[88] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[87] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[86] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[85] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[84] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[83] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[82] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[81] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[80] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[79] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[78] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[77] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[76] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[75] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[74] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[73] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[72] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[71] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[70] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[69] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[68] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[67] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[66] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[65] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[64] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[63] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[62] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[61] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[60] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[59] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[58] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[57] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[56] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[55] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[54] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[53] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[52] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[51] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[50] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[49] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[48] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[47] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[46] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[45] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[44] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[43] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[42] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[41] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[40] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[39] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[38] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[37] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[36] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[35] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[34] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[33] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[32] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[31] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[30] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[29] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[28] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[27] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[26] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[25] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[24] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[23] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[22] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[21] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[20] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[19] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[18] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[17] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[16] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[15] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[14] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[13] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[12] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[11] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[10] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[9] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[8] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[7] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[6] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[5] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[4] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[3] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[2] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[1] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_73e47eba[0] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_9e3c20c7[0] driven by constant 0
WARNING: [Synth 8-3917] design m_d1f02197 has port s_17f7b766[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_81056507/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[8].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[8].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[9].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[9].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[10].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[10].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[11].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_892baf17/g_bfdb3999[11].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_92f413b5/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM u_be63c9d3/u_92f413b5/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_b1b62c97/s_f3554471_reg' and it is trimmed from '3' to '2' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:17003]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_e6853563/s_b3832859_reg' and it is trimmed from '3' to '2' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:17403]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_721515b6/s_6bc9117c_reg' and it is trimmed from '52' to '49' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:17283]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_721515b6/s_1be16950_reg' and it is trimmed from '52' to '49' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:17179]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_721515b6/s_41c1d27a_reg' and it is trimmed from '52' to '49' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:17178]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_721515b6/s_736e1b4a_reg' and it is trimmed from '52' to '49' bits. [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/a344/hdl/dpu_eu_v0_0_53_vl_rfs.v:17177]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:34:14 . Memory (MB): peak = 2749.758 ; gain = 1372.438 ; free physical = 128 ; free virtual = 2144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|m_e812b411  | s_c0f4d155 | 32x96         | LUT            | 
|m_e812b411  | s_c0f4d155 | 32x96         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized17: | s_fbce4cc7_reg | 512 x 111(READ_FIRST)  | W |   | 512 x 111(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                   | RTL Object                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|m_99acfc8d                                                    | u_1094394a/g_3202014c[0].u_2ab9f72a/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 4 x 100              | RAM32M16 x 8    | 
|m_99acfc8d                                                    | u_1094394a/g_3202014c[1].u_2ab9f72a/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 4 x 100              | RAM32M16 x 8    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[0].u_21173524  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 110             | RAM64M8 x 16    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_21173524  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 110             | RAM64M8 x 16    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_7aa1df74  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 111             | RAM64M8 x 16    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_19557792  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 32 x 108             | RAM32M16 x 8    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_3a1d1f3c  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 32 x 102             | RAM32M16 x 8    | 
|m_d1f02197                                                    | g_d9d325dd[4].u_c8871f6f/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 32 x 96              | RAM32M16 x 7    | 
|m_d1f02197                                                    | g_d9d325dd[5].u_c8871f6f/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 32 x 96              | RAM32M16 x 7    | 
|m_d1f02197                                                    | g_d9d325dd[6].u_c8871f6f/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 32 x 96              | RAM32M16 x 7    | 
|inst                                                          | g_510a9ed0[0].u_b0101fd7/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 145             | RAM32M16 x 11   | 
|inst                                                          | g_510a9ed0[1].u_b0101fd7/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 145             | RAM32M16 x 11   | 
|inst                                                          | u_cd59693d/u_3a113ee8/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|inst                                                          | u_cd59693d/u_42390f20/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|inst                                                          | u_2b444bb6/u_61394eb2/u_1bb40836/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg | User Attribute | 32 x 13              | RAM32M16 x 1    | 
|inst                                                          | u_faff11df/u_4bb43928/u_7a712478/u_ed422a65/s_fbce4cc7_reg            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_e4a2298b                            | u_8d82dbfb/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|\u_ffc84c97/u_d6e7dcb3 /u_fde6fd33                            | u_73a0edca/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 8 x 32               | RAM32M16 x 3    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | s_d9474f2d_reg                                                        | Implied        | 16 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | u_4a5ba414/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | g_018e2abc[0].u_c671432f/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | g_018e2abc[1].u_c671432f/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8b39744b                            | u_8a3842ab/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|\u_ffc84c97/u_d6e7dcb3 /u_eb555b93                            | u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|\u_ffc84c97/u_d6e7dcb3 /u_eb555b93                            | u_9c66f371/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 16 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_a4f1f37f                            | u_fc1bed75/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 96              | RAM32M16 x 7    | 
+--------------------------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_118/u_be63c9d3/u_892baf17/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_118/u_be63c9d3/u_892baf17/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_118/u_be63c9d3/u_892baf17/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_118/u_be63c9d3/u_892baf17/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_119/u_be63c9d3/u_892baf17/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_119/u_be63c9d3/u_892baf17/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_119/u_be63c9d3/u_892baf17/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_119/u_be63c9d3/u_892baf17/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_120/u_be63c9d3/u_892baf17/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_120/u_be63c9d3/u_892baf17/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_120/u_be63c9d3/u_892baf17/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_120/u_be63c9d3/u_892baf17/g_bfdb3999[2].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_121/u_be63c9d3/u_892baf17/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_121/u_be63c9d3/u_892baf17/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_121/u_be63c9d3/u_892baf17/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_121/u_be63c9d3/u_892baf17/g_bfdb3999[3].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_122/u_be63c9d3/u_892baf17/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_122/u_be63c9d3/u_892baf17/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_122/u_be63c9d3/u_892baf17/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_122/u_be63c9d3/u_892baf17/g_bfdb3999[4].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_123/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_123/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_123/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_123/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_124/u_be63c9d3/u_892baf17/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_124/u_be63c9d3/u_892baf17/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_124/u_be63c9d3/u_892baf17/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_124/u_be63c9d3/u_892baf17/g_bfdb3999[6].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_125/u_be63c9d3/u_892baf17/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_125/u_be63c9d3/u_892baf17/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_125/u_be63c9d3/u_892baf17/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_125/u_be63c9d3/u_892baf17/g_bfdb3999[7].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_126/u_be63c9d3/u_892baf17/g_bfdb3999[8].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_126/u_be63c9d3/u_892baf17/g_bfdb3999[8].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_126/u_be63c9d3/u_892baf17/g_bfdb3999[8].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_126/u_be63c9d3/u_892baf17/g_bfdb3999[8].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_127/u_be63c9d3/u_892baf17/g_bfdb3999[9].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_127/u_be63c9d3/u_892baf17/g_bfdb3999[9].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_127/u_be63c9d3/u_892baf17/g_bfdb3999[9].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_127/u_be63c9d3/u_892baf17/g_bfdb3999[9].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_128/u_be63c9d3/u_892baf17/g_bfdb3999[10].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_128/u_be63c9d3/u_892baf17/g_bfdb3999[10].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_128/u_be63c9d3/u_892baf17/g_bfdb3999[10].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_128/u_be63c9d3/u_892baf17/g_bfdb3999[10].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_129/u_be63c9d3/u_892baf17/g_bfdb3999[11].u_92ed84ed/s_fbce4cc7_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_129/u_be63c9d3/u_892baf17/g_bfdb3999[11].u_92ed84ed/s_fbce4cc7_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_129/u_be63c9d3/u_892baf17/g_bfdb3999[11].u_92ed84ed/s_fbce4cc7_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_892baf17i_129/u_be63c9d3/u_892baf17/g_bfdb3999[11].u_92ed84ed/s_fbce4cc7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u_e4b8701fi_9/u_a592b6ed/u_f9ace543/i_2/u_f29a74e7/u_ed422a65/s_fbce4cc7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/u_e4b8701fi_9/u_a592b6ed/u_f9ace543/i_2/u_f29a74e7/u_ed422a65/s_fbce4cc7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |m_c2f01d63          |           2|      6624|
|2     |m_e5a090a3__GC0     |           1|      3406|
|3     |m_9445bdc7__GC0     |           1|      1966|
|4     |m_ebdeca33__GB0     |           1|     14016|
|5     |m_ebdeca33__GB1     |           1|      8452|
|6     |m_ebdeca33__GB2     |           1|      9698|
|7     |m_ebdeca33__GB3     |           1|     13426|
|8     |m_d9901747__GC0     |           1|     15529|
|9     |m_41a72bc6__GC0     |           1|      5021|
|10    |m_d1f02197          |           1|     28782|
|11    |m_99acfc8d          |           1|     14580|
|12    |m_d88e4a0b__GCB2    |           1|     15890|
|13    |dpu_eu_v0_0_53__GC0 |           1|      2896|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:58 ; elapsed = 00:50:03 . Memory (MB): peak = 2881.039 ; gain = 1503.719 ; free physical = 133 ; free virtual = 1146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:51:03 . Memory (MB): peak = 2894.609 ; gain = 1517.289 ; free physical = 123 ; free virtual = 1160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized11: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized10: | s_fbce4cc7_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 2,2             | 
|m_14c98a5e__parameterized17: | s_fbce4cc7_reg | 512 x 111(READ_FIRST)  | W |   | 512 x 111(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                   | RTL Object                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|m_99acfc8d                                                    | u_1094394a/g_3202014c[0].u_2ab9f72a/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 4 x 100              | RAM32M16 x 8    | 
|m_99acfc8d                                                    | u_1094394a/g_3202014c[1].u_2ab9f72a/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 4 x 100              | RAM32M16 x 8    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[0].u_21173524  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 110             | RAM64M8 x 16    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_21173524  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 110             | RAM64M8 x 16    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_7aa1df74  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 111             | RAM64M8 x 16    | 
|\m_5a4de3b4/g_93e48e0f.u_2e5bedee /\g_89fa25a3[1].u_19557792  | g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 32 x 108             | RAM32M16 x 8    | 
|m_d1f02197                                                    | g_d9d325dd[4].u_c8871f6f/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 32 x 96              | RAM32M16 x 7    | 
|m_d1f02197                                                    | g_d9d325dd[5].u_c8871f6f/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 32 x 96              | RAM32M16 x 7    | 
|m_d1f02197                                                    | g_d9d325dd[6].u_c8871f6f/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg         | User Attribute | 32 x 96              | RAM32M16 x 7    | 
|inst                                                          | g_510a9ed0[0].u_b0101fd7/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 145             | RAM32M16 x 11   | 
|inst                                                          | g_510a9ed0[1].u_b0101fd7/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 145             | RAM32M16 x 11   | 
|inst                                                          | u_cd59693d/u_3a113ee8/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|inst                                                          | u_cd59693d/u_42390f20/u_ed422a65/s_fbce4cc7_reg                       | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|inst                                                          | u_2b444bb6/u_61394eb2/u_1bb40836/u_3cb5182c/u_ed422a65/s_fbce4cc7_reg | User Attribute | 32 x 13              | RAM32M16 x 1    | 
|inst                                                          | u_faff11df/u_4bb43928/u_7a712478/u_ed422a65/s_fbce4cc7_reg            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_e4a2298b                            | u_8d82dbfb/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|\u_ffc84c97/u_d6e7dcb3 /u_fde6fd33                            | u_73a0edca/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 8 x 32               | RAM32M16 x 3    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | s_d9474f2d_reg                                                        | Implied        | 16 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | u_4a5ba414/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | g_018e2abc[0].u_c671432f/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8bfe824f                            | g_018e2abc[1].u_c671432f/u_ed422a65/s_fbce4cc7_reg                    | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_8b39744b                            | u_8a3842ab/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|\u_ffc84c97/u_d6e7dcb3 /u_eb555b93                            | u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|\u_ffc84c97/u_d6e7dcb3 /u_eb555b93                            | u_9c66f371/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 16 x 4               | RAM32M16 x 1    | 
|\u_ffc84c97/u_d6e7dcb3 /u_a4f1f37f                            | u_fc1bed75/u_ed422a65/s_fbce4cc7_reg                                  | User Attribute | 32 x 96              | RAM32M16 x 7    | 
+--------------------------------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |m_c2f01d63          |           2|      6624|
|2     |m_e5a090a3__GC0     |           1|      3400|
|3     |m_9445bdc7__GC0     |           1|      1953|
|4     |m_ebdeca33__GB0     |           1|     14352|
|5     |m_ebdeca33__GB1     |           1|      8620|
|6     |m_ebdeca33__GB2     |           1|      9950|
|7     |m_ebdeca33__GB3     |           1|     13678|
|8     |m_d9901747__GC0     |           1|     15839|
|9     |m_41a72bc6__GC0     |           1|      5011|
|10    |m_d1f02197          |           1|     28758|
|11    |m_99acfc8d          |           1|     14218|
|12    |m_d88e4a0b__GCB2    |           1|     15633|
|13    |dpu_eu_v0_0_53__GC0 |           1|      2753|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
