design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_axi_timer_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_timer_1_0/sim/design_1_axi_timer_1_0.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AMS2.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
