{
    "CompileProcesses": [
        "cgproc.30333.json"
    ],
    "CurCompileUdps": {},
    "MlibObjs": {},
    "stat": {
        "mopSpeed": 86256.251077772016,
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.071988999999999997,
            "ru_stime_sec": 0.031995000000000003,
            "ru_maxrss_kb": 50184,
            "ru_minflt": 11560,
            "ru_nvcsw": 206,
            "ru_nivcsw": 17
        },
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.100984,
            "ru_stime_sec": 0.040993000000000002,
            "ru_maxrss_kb": 57928,
            "ru_minflt": 13864,
            "ru_nvcsw": 281,
            "ru_nivcsw": 38
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "nQuads": 1204,
        "totalObjSize": 102395,
        "nMops": 2501,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "quadSpeed": 41524.400758751501,
        "Frontend(%)": 71.28753069793234,
        "mop/quad": 2.0772425249169437,
        "outputSizePerQuad": 85.0,
        "CodeGen(%)": 28.71246930206766
    },
    "PEModules": [],
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 4294967295,
                "bytes": 7101,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "lfsr_axi_tb": {
            "PmQMM_d": {
                "checksum": 4294967295,
                "bytes": 41005,
                "archive": "archive.1/_30333_archive_1.a",
                "mod": "lfsr_axi_tb",
                "mode": 4,
                "out": "PmQMM_d.o"
            }
        }
    },
    "CompileStatus": "Successful",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 58317
    },
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "lfsr_axi_tb": [
            "lfsr_axi_tb",
            "PmQMM",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "lfsr_axi_tb"
    ],
    "CompileStrategy": "fullobj",
    "Misc": {
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "cwd": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_no_hier2",
        "archive_dir": "archive.1",
        "csrc_abs": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_no_hier2/csrc",
        "daidir_abs": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_no_hier2/simv.daidir",
        "default_output_dir": "csrc"
    }
}