

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s'
================================================================
* Date:           Wed Jul 27 22:58:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.800 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     3564|   196992| 24.235 us | 1.340 ms |  3564|  196992|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        4|        4| 27.200 ns | 27.200 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |     3563|   196991| 11 ~ 608 |          -|          -|   324|    no    |
        | + ReuseLoop  |      589|      589|        15|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   7378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    4979|   3818|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    601|    -|
|Register         |        0|      -|    6143|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|   11122|  11893|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |      10|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s  |        0|      0|  1025|   512|    0|
    |myproject_axi_lshr_2304ns_12ns_2304_6_1_U74                            |myproject_axi_lshr_2304ns_12ns_2304_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_mux_83_32_1_1_U75                                        |myproject_axi_mux_83_32_1_1                            |        0|      0|     0|    89|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        0|      2|   262|     1|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                  |                                                       |        0|      2|  4979|  3818|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w17_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_w17jG  |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                              |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_910_p2          |     +    |      0|  0|    39|          32|          32|
    |add_ln245_fu_969_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln247_fu_980_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln250_fu_929_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln252_fu_940_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln521_fu_869_p2        |     +    |      0|  0|    27|          11|          20|
    |add_ln544_fu_799_p2        |     +    |      0|  0|    14|          10|           1|
    |i_fu_718_p2                |     +    |      0|  0|    15|           9|           1|
    |ir_fu_793_p2               |     +    |      0|  0|    14|           1|          10|
    |sub_ln532_28_fu_754_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_29_fu_760_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_30_fu_782_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_fu_748_p2        |     -    |      0|  0|    12|          12|          12|
    |and_ln215_19_fu_706_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_20_fu_712_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_fu_700_p2        |    and   |      0|  0|     2|           1|           1|
    |and_ln532_fu_860_p2        |    and   |      0|  0|  2304|        2304|        2304|
    |ap_block_state33           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_368           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_377           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_1009_p2      |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln215_28_fu_654_p2    |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln215_29_fu_674_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_30_fu_694_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_fu_644_p2       |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln237_fu_924_p2       |   icmp   |      0|  0|    18|          32|           5|
    |icmp_ln241_fu_964_p2       |   icmp   |      0|  0|    18|          32|           5|
    |icmp_ln514_fu_819_p2       |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln532_fu_742_p2       |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln544_fu_805_p2       |   icmp   |      0|  0|    13|          10|           7|
    |lshr_ln532_10_fu_854_p2    |   lshr   |      0|  0|  2171|           2|        2304|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_239_fu_736_p2        |    or    |      0|  0|    12|          12|           5|
    |grp_fu_845_p0              |  select  |      0|  0|  2304|           1|        2304|
    |select_ln247_fu_985_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln252_fu_945_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln532_20_fu_774_p3  |  select  |      0|  0|    12|           1|          12|
    |select_ln532_fu_766_p3     |  select  |      0|  0|    12|           1|          12|
    |select_ln544_fu_811_p3     |  select  |      0|  0|    10|           1|          10|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  7378|        2802|        7134|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  101|         21|    1|         21|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                |    9|          2|    1|          2|
    |ap_phi_mux_in_index_phi_fu_207_p4       |    9|          2|   10|         20|
    |ap_phi_mux_ir1_0_i_i_i21_phi_fu_196_p4  |    9|          2|   10|         20|
    |ap_phi_mux_storemerge_i_phi_fu_565_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_252_phi_fu_535_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_253_phi_fu_504_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_254_phi_fu_473_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_255_phi_fu_442_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_256_phi_fu_411_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_257_phi_fu_380_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_258_phi_fu_349_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_259_phi_fu_318_p16     |   15|          3|   32|         96|
    |data_V_V_blk_n                          |    9|          2|    1|          2|
    |i_0_i22_reg_180                         |    9|          2|    9|         18|
    |in_index_reg_203                        |    9|          2|   10|         20|
    |ir1_0_i_i_i21_reg_192                   |    9|          2|   10|         20|
    |pX_4                                    |    9|          2|   32|         64|
    |pY_4                                    |    9|          2|   32|         64|
    |phi_mul_reg_302                         |    9|          2|   20|         40|
    |real_start                              |    9|          2|    1|          2|
    |res_V_V_blk_n                           |    9|          2|    1|          2|
    |res_V_V_din                             |   44|          9|   32|        288|
    |sX_4                                    |    9|          2|   32|         64|
    |storemerge_i_reg_561                    |    9|          2|   32|         64|
    |tmp_V_23020_reg_214                     |    9|          2|   32|         64|
    |tmp_V_23118_reg_225                     |    9|          2|   32|         64|
    |tmp_V_23216_reg_236                     |    9|          2|   32|         64|
    |tmp_V_23314_reg_247                     |    9|          2|   32|         64|
    |tmp_V_23412_reg_258                     |    9|          2|   32|         64|
    |tmp_V_23510_reg_269                     |    9|          2|   32|         64|
    |tmp_V_2368_reg_280                      |    9|          2|   32|         64|
    |tmp_V_2376_reg_291                      |    9|          2|   32|         64|
    |tmp_V_252_reg_530                       |   15|          3|   32|         96|
    |tmp_V_253_reg_499                       |   15|          3|   32|         96|
    |tmp_V_254_reg_468                       |   15|          3|   32|         96|
    |tmp_V_255_reg_437                       |   15|          3|   32|         96|
    |tmp_V_256_reg_406                       |   15|          3|   32|         96|
    |tmp_V_257_reg_375                       |   15|          3|   32|         96|
    |tmp_V_258_reg_344                       |   15|          3|   32|         96|
    |tmp_V_259_reg_313                       |   15|          3|   32|         96|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  601|        126| 1035|       2825|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |and_ln215_20_reg_1087     |     1|   0|     1|          0|
    |ap_CS_fsm                 |    20|   0|    20|          0|
    |ap_done_reg               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9   |     1|   0|     1|          0|
    |i_0_i22_reg_180           |     9|   0|     9|          0|
    |i_reg_1091                |     9|   0|     9|          0|
    |icmp_ln215_28_reg_1070    |     1|   0|     1|          0|
    |icmp_ln215_reg_1060       |     1|   0|     1|          0|
    |icmp_ln237_reg_1168       |     1|   0|     1|          0|
    |icmp_ln241_reg_1177       |     1|   0|     1|          0|
    |icmp_ln514_reg_1126       |     1|   0|     1|          0|
    |icmp_ln532_reg_1096       |     1|   0|     1|          0|
    |in_index_reg_203          |    10|   0|    10|          0|
    |ir1_0_i_i_i21_reg_192     |    10|   0|    10|          0|
    |ir_reg_1116               |    10|   0|    10|          0|
    |layer_in_V                |  2304|   0|  2304|          0|
    |lshr_ln532_reg_1145       |  2304|   0|  2304|          0|
    |pX_4                      |    32|   0|    32|          0|
    |pX_4_load_reg_1081        |    32|   0|    32|          0|
    |pY_4                      |    32|   0|    32|          0|
    |pY_4_load_reg_1075        |    32|   0|    32|          0|
    |p_0_reg_1155              |    31|   0|    31|          0|
    |phi_mul_reg_302           |    20|   0|    20|          0|
    |sX_4                      |    32|   0|    32|          0|
    |sX_4_load_reg_1055        |    32|   0|    32|          0|
    |sY_4                      |    32|   0|    32|          0|
    |sY_4_load_reg_1065        |    32|   0|    32|          0|
    |select_ln247_reg_1181     |    32|   0|    32|          0|
    |select_ln252_reg_1172     |    32|   0|    32|          0|
    |select_ln532_20_reg_1101  |    12|   0|    12|          0|
    |select_ln544_reg_1121     |    10|   0|    10|          0|
    |start_once_reg            |     1|   0|     1|          0|
    |storemerge_i_reg_561      |    32|   0|    32|          0|
    |sub_ln532_30_reg_1106     |    11|   0|    12|          1|
    |tmp_V_23020_reg_214       |    32|   0|    32|          0|
    |tmp_V_23118_reg_225       |    32|   0|    32|          0|
    |tmp_V_23216_reg_236       |    32|   0|    32|          0|
    |tmp_V_23314_reg_247       |    32|   0|    32|          0|
    |tmp_V_23412_reg_258       |    32|   0|    32|          0|
    |tmp_V_23510_reg_269       |    32|   0|    32|          0|
    |tmp_V_2368_reg_280        |    32|   0|    32|          0|
    |tmp_V_2376_reg_291        |    32|   0|    32|          0|
    |tmp_V_245_reg_1020        |    32|   0|    32|          0|
    |tmp_V_246_reg_1025        |    32|   0|    32|          0|
    |tmp_V_247_reg_1030        |    32|   0|    32|          0|
    |tmp_V_248_reg_1035        |    32|   0|    32|          0|
    |tmp_V_249_reg_1040        |    32|   0|    32|          0|
    |tmp_V_250_reg_1045        |    32|   0|    32|          0|
    |tmp_V_251_reg_1050        |    32|   0|    32|          0|
    |tmp_V_252_reg_530         |    32|   0|    32|          0|
    |tmp_V_253_reg_499         |    32|   0|    32|          0|
    |tmp_V_254_reg_468         |    32|   0|    32|          0|
    |tmp_V_255_reg_437         |    32|   0|    32|          0|
    |tmp_V_256_reg_406         |    32|   0|    32|          0|
    |tmp_V_257_reg_375         |    32|   0|    32|          0|
    |tmp_V_258_reg_344         |    32|   0|    32|          0|
    |tmp_V_259_reg_313         |    32|   0|    32|          0|
    |tmp_V_reg_1015            |    32|   0|    32|          0|
    |trunc_ln532_reg_1150      |    32|   0|    32|          0|
    |w17_V_load_reg_1140       |    15|   0|    15|          0|
    |icmp_ln514_reg_1126       |    64|  32|     1|          0|
    |sub_ln532_30_reg_1106     |    64|  32|    12|          1|
    |w17_V_load_reg_1140       |    64|  32|    15|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  6143|  96|  5980|          2|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 33 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 11 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 324, i64 324, i64 324)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_245 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 40 'read' 'tmp_V_245' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 41 [1/1] (2.18ns)   --->   "%tmp_V_246 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'read' 'tmp_V_246' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_247 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'read' 'tmp_V_247' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 43 [1/1] (2.18ns)   --->   "%tmp_V_248 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'read' 'tmp_V_248' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_249 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'read' 'tmp_V_249' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_250 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'read' 'tmp_V_250' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_251 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'read' 'tmp_V_251' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 4.44>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%i_0_i22 = phi i9 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 47 'phi' 'i_0_i22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%tmpdata_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V_251, i32 %tmp_V_250, i32 %tmp_V_249, i32 %tmp_V_248, i32 %tmp_V_247, i32 %tmp_V_246, i32 %tmp_V_245, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%layer_in_V_load = load i2304* @layer_in_V, align 16"   --->   Operation 49 'load' 'layer_in_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (3.24ns)   --->   "%call_ret = call fastcc i2304 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config17>"(i256 %tmpdata_V, i2304 %layer_in_V_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "store i2304 %call_ret, i2304* @layer_in_V, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%sX_4_load = load i32* @sX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 52 'load' 'sX_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_4_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 53 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%sY_4_load = load i32* @sY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 54 'load' 'sY_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln215_28 = icmp eq i32 %sY_4_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 55 'icmp' 'icmp_ln215_28' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%pY_4_load = load i32* @pY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 56 'load' 'pY_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_29 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_4_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 57 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln215_29 = icmp sgt i31 %tmp_29, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 58 'icmp' 'icmp_ln215_29' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%pX_4_load = load i32* @pX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 59 'load' 'pX_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_31 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_4_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 60 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln215_30 = icmp sgt i31 %tmp_31, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 61 'icmp' 'icmp_ln215_30' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_20)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_28" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 62 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_20)   --->   "%and_ln215_19 = and i1 %icmp_ln215_29, %icmp_ln215_30" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 63 'and' 'and_ln215_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_20 = and i1 %and_ln215_19, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'and' 'and_ln215_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i22, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %and_ln215_20, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_9) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_20)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'br' <Predicate = (and_ln215_20)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.18>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i21 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 69 'phi' 'ir1_0_i_i_i21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%in_index = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %select_ln544, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%empty_238 = trunc i10 %in_index to i7" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'trunc' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %empty_238, i5 0)" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%empty_239 = or i12 %tmp_s, 31" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'or' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (1.99ns)   --->   "%icmp_ln532 = icmp ugt i12 %tmp_s, %empty_239" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 74 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (1.54ns)   --->   "%sub_ln532 = sub i12 %tmp_s, %empty_239" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 75 'sub' 'sub_ln532' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (1.54ns)   --->   "%sub_ln532_28 = sub i12 -1793, %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 76 'sub' 'sub_ln532_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (1.54ns)   --->   "%sub_ln532_29 = sub i12 %empty_239, %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 77 'sub' 'sub_ln532_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln532_30)   --->   "%select_ln532 = select i1 %icmp_ln532, i12 %sub_ln532, i12 %sub_ln532_29" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 78 'select' 'select_ln532' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln532_20 = select i1 %icmp_ln532, i12 %sub_ln532_28, i12 %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 79 'select' 'select_ln532_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (1.54ns) (out node of the LUT)   --->   "%sub_ln532_30 = sub i12 -1793, %select_ln532" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 80 'sub' 'sub_ln532_30' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i10 %ir1_0_i_i_i21 to i64" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 81 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%w17_V_addr = getelementptr [576 x i15]* @w17_V, i64 0, i64 %zext_ln532" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 82 'getelementptr' 'w17_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (3.25ns)   --->   "%w17_V_load = load i15* %w17_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 83 'load' 'w17_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 576> <ROM>
ST_11 : Operation 84 [1/1] (1.73ns)   --->   "%ir = add i10 1, %ir1_0_i_i_i21" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 84 'add' 'ir' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln544 = add i10 %in_index, 1" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 85 'add' 'add_ln544' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (1.77ns)   --->   "%icmp_ln544 = icmp ult i10 %add_ln544, 72" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 86 'icmp' 'icmp_ln544' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.68ns)   --->   "%select_ln544 = select i1 %icmp_ln544, i10 %add_ln544, i10 0" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 87 'select' 'select_ln544' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln514 = icmp eq i10 %ir1_0_i_i_i21, -449" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln514, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.29>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%layer_in_V_load_1 = load i2304* @layer_in_V, align 16" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 90 'load' 'layer_in_V_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_32 = call i2304 @llvm.part.select.i2304(i2304 %layer_in_V_load_1, i32 2303, i32 0)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'partselect' 'tmp_32' <Predicate = (icmp_ln532)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (2.39ns)   --->   "%select_ln532_19 = select i1 %icmp_ln532, i2304 %tmp_32, i2304 %layer_in_V_load_1" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'select' 'select_ln532_19' <Predicate = true> <Delay = 2.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln532_19 = zext i12 %select_ln532_20 to i2304" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'zext' 'zext_ln532_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [6/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_19, %zext_ln532_19" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/2] (3.25ns)   --->   "%w17_V_load = load i15* %w17_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'load' 'w17_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 576> <ROM>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 96 [5/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_19, %zext_ln532_19" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 97 [4/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_19, %zext_ln532_19" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 98 [3/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_19, %zext_ln532_19" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 99 [2/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_19, %zext_ln532_19" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 100 [1/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_19, %zext_ln532_19" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%zext_ln532_20 = zext i12 %sub_ln532_30 to i2304" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'zext' 'zext_ln532_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%lshr_ln532_10 = lshr i2304 -1, %zext_ln532_20" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 102 'lshr' 'lshr_ln532_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [1/1] (3.56ns) (out node of the LUT)   --->   "%and_ln532 = and i2304 %lshr_ln532, %lshr_ln532_10" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 103 'and' 'and_ln532' <Predicate = true> <Delay = 3.56> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln532 = trunc i2304 %and_ln532 to i32" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 104 'trunc' 'trunc_ln532' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 105 [6/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 105 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 106 [5/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 106 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 107 [4/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 107 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 108 [3/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 108 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 109 [2/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 109 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 110 [1/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w17_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.80>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_23020 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_252, %ReuseLoop_end ]"   --->   Operation 111 'phi' 'tmp_V_23020' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V_23118 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_253, %ReuseLoop_end ]"   --->   Operation 112 'phi' 'tmp_V_23118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_23216 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_254, %ReuseLoop_end ]"   --->   Operation 113 'phi' 'tmp_V_23216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_23314 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_255, %ReuseLoop_end ]"   --->   Operation 114 'phi' 'tmp_V_23314' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_V_23412 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_256, %ReuseLoop_end ]"   --->   Operation 115 'phi' 'tmp_V_23412' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_V_23510 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_257, %ReuseLoop_end ]"   --->   Operation 116 'phi' 'tmp_V_23510' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_V_2368 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_258, %ReuseLoop_end ]"   --->   Operation 117 'phi' 'tmp_V_2368' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_V_2376 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %tmp_V_259, %ReuseLoop_end ]"   --->   Operation 118 'phi' 'tmp_V_2376' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %add_ln521, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:521->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 119 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str121) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str121)" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 121 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:515->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 122 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (2.19ns)   --->   "%add_ln521 = add i20 1821, %phi_mul" [firmware/nnet_utils/nnet_dense_resource.h:521->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 123 'add' 'add_ln521' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (2.47ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_23020, i32 %tmp_V_23118, i32 %tmp_V_23216, i32 %tmp_V_23314, i32 %tmp_V_23412, i32 %tmp_V_23510, i32 %tmp_V_2368, i32 %tmp_V_2376, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 125 'mux' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i31 %p_0 to i32" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 126 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (2.55ns)   --->   "%acc_0_V = add i32 %sext_ln703, %tmp_1" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 127 'add' 'acc_0_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 128 'switch' <Predicate = true> <Delay = 1.76>
ST_25 : Operation 129 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 129 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_25 : Operation 130 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 130 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_25 : Operation 131 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 131 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_25 : Operation 132 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 132 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_25 : Operation 133 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 133 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_25 : Operation 134 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 134 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_25 : Operation 135 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 135 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_V_259 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_2376, %branch6 ], [ %tmp_V_2376, %branch5 ], [ %tmp_V_2376, %branch4 ], [ %tmp_V_2376, %branch3 ], [ %tmp_V_2376, %branch2 ], [ %tmp_V_2376, %branch1 ], [ %tmp_V_2376, %ReuseLoop_begin ]"   --->   Operation 136 'phi' 'tmp_V_259' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_V_258 = phi i32 [ %tmp_V_2368, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_2368, %branch5 ], [ %tmp_V_2368, %branch4 ], [ %tmp_V_2368, %branch3 ], [ %tmp_V_2368, %branch2 ], [ %tmp_V_2368, %branch1 ], [ %tmp_V_2368, %ReuseLoop_begin ]"   --->   Operation 137 'phi' 'tmp_V_258' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_257 = phi i32 [ %tmp_V_23510, %branch7 ], [ %tmp_V_23510, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_23510, %branch4 ], [ %tmp_V_23510, %branch3 ], [ %tmp_V_23510, %branch2 ], [ %tmp_V_23510, %branch1 ], [ %tmp_V_23510, %ReuseLoop_begin ]"   --->   Operation 138 'phi' 'tmp_V_257' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V_256 = phi i32 [ %tmp_V_23412, %branch7 ], [ %tmp_V_23412, %branch6 ], [ %tmp_V_23412, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_23412, %branch3 ], [ %tmp_V_23412, %branch2 ], [ %tmp_V_23412, %branch1 ], [ %tmp_V_23412, %ReuseLoop_begin ]"   --->   Operation 139 'phi' 'tmp_V_256' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_255 = phi i32 [ %tmp_V_23314, %branch7 ], [ %tmp_V_23314, %branch6 ], [ %tmp_V_23314, %branch5 ], [ %tmp_V_23314, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_23314, %branch2 ], [ %tmp_V_23314, %branch1 ], [ %tmp_V_23314, %ReuseLoop_begin ]"   --->   Operation 140 'phi' 'tmp_V_255' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_V_254 = phi i32 [ %tmp_V_23216, %branch7 ], [ %tmp_V_23216, %branch6 ], [ %tmp_V_23216, %branch5 ], [ %tmp_V_23216, %branch4 ], [ %tmp_V_23216, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_23216, %branch1 ], [ %tmp_V_23216, %ReuseLoop_begin ]"   --->   Operation 141 'phi' 'tmp_V_254' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_253 = phi i32 [ %tmp_V_23118, %branch7 ], [ %tmp_V_23118, %branch6 ], [ %tmp_V_23118, %branch5 ], [ %tmp_V_23118, %branch4 ], [ %tmp_V_23118, %branch3 ], [ %tmp_V_23118, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_23118, %ReuseLoop_begin ]"   --->   Operation 142 'phi' 'tmp_V_253' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V_252 = phi i32 [ %tmp_V_23020, %branch7 ], [ %tmp_V_23020, %branch6 ], [ %tmp_V_23020, %branch5 ], [ %tmp_V_23020, %branch4 ], [ %tmp_V_23020, %branch3 ], [ %tmp_V_23020, %branch2 ], [ %tmp_V_23020, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 143 'phi' 'tmp_V_252' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str121, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 144 'specregionend' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%empty_241 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 145 'speclooptripcount' 'empty_241' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 146 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_252)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 146 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 147 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_253)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 147 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 148 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_254)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 148 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 149 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_255)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 149 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 150 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_256)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 150 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 151 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_257)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 151 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 152 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_258)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 152 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 4.45>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_9, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 153 'specregionend' 'rend58_i' <Predicate = (and_ln215_20)> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_259)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 154 'write' <Predicate = (and_ln215_20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 155 'br' <Predicate = (and_ln215_20)> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_4_load, 17" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 156 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 158 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 158 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 159 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 159 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_33 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 160 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 161 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 161 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 162 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 162 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_33 : Operation 163 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 163 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_33 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_4_load, 17" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 164 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 165 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_33 : Operation 166 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 166 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 167 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_33 : Operation 168 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 168 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 169 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_28, i32 2, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 169 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 170 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 170 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_33 : Operation 171 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 171 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 34 <SV = 33> <Delay = 1.76>
ST_34 : Operation 172 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 172 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 173 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 174 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 175 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 176 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 177 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 178 [1/1] (1.66ns)   --->   "%icmp_ln206 = icmp eq i9 %i_0_i22, -189" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 178 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 179 [1/1] (0.00ns)   --->   "%empty_242 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 324, i64 324, i64 324)"   --->   Operation 179 'speclooptripcount' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config17>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 181 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1516_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w17_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln206           (br               ) [ 01111111111111111111111111111111111]
tmp_V              (read             ) [ 00011111111000000000000000000000000]
tmp_V_245          (read             ) [ 00001111111000000000000000000000000]
tmp_V_246          (read             ) [ 00000111111000000000000000000000000]
tmp_V_247          (read             ) [ 00000011111000000000000000000000000]
tmp_V_248          (read             ) [ 00000001111000000000000000000000000]
tmp_V_249          (read             ) [ 00000000111000000000000000000000000]
tmp_V_250          (read             ) [ 00000000011000000000000000000000000]
tmp_V_251          (read             ) [ 00000000001000000000000000000000000]
i_0_i22            (phi              ) [ 00111111111111111111111111111111111]
tmpdata_V          (bitconcatenate   ) [ 00000000000000000000000000000000000]
layer_in_V_load    (load             ) [ 00000000000000000000000000000000000]
call_ret           (call             ) [ 00000000000000000000000000000000000]
store_ln210        (store            ) [ 00000000000000000000000000000000000]
sX_4_load          (load             ) [ 00000000000111111111111111111111110]
icmp_ln215         (icmp             ) [ 00000000000111111111111111111111110]
sY_4_load          (load             ) [ 00000000000111111111111111111111110]
icmp_ln215_28      (icmp             ) [ 00000000000111111111111111111111110]
pY_4_load          (load             ) [ 00000000000111111111111111111111110]
tmp_29             (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln215_29      (icmp             ) [ 00000000000000000000000000000000000]
pX_4_load          (load             ) [ 00000000000111111111111111111111110]
tmp_31             (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln215_30      (icmp             ) [ 00000000000000000000000000000000000]
and_ln215          (and              ) [ 00000000000000000000000000000000000]
and_ln215_19       (and              ) [ 00000000000000000000000000000000000]
and_ln215_20       (and              ) [ 00111111111111111111111111111111111]
i                  (add              ) [ 01111111111111111111111111111111111]
br_ln215           (br               ) [ 00000000000000000000000000000000000]
rbegin57_i         (specregionbegin  ) [ 00000000000111111111111111111111110]
br_ln514           (br               ) [ 00111111111111111111111111111111111]
ir1_0_i_i_i21      (phi              ) [ 00000000000111111111111111000000000]
in_index           (phi              ) [ 00000000000111111111111111000000000]
empty_238          (trunc            ) [ 00000000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 00000000000000000000000000000000000]
empty_239          (or               ) [ 00000000000000000000000000000000000]
icmp_ln532         (icmp             ) [ 00000000000110000000000000000000000]
sub_ln532          (sub              ) [ 00000000000000000000000000000000000]
sub_ln532_28       (sub              ) [ 00000000000000000000000000000000000]
sub_ln532_29       (sub              ) [ 00000000000000000000000000000000000]
select_ln532       (select           ) [ 00000000000000000000000000000000000]
select_ln532_20    (select           ) [ 00000000000110000000000000000000000]
sub_ln532_30       (sub              ) [ 00000000000111111110000000000000000]
zext_ln532         (zext             ) [ 00000000000000000000000000000000000]
w17_V_addr         (getelementptr    ) [ 00000000000110000000000000000000000]
ir                 (add              ) [ 00111111111111111111111111111111111]
add_ln544          (add              ) [ 00000000000000000000000000000000000]
icmp_ln544         (icmp             ) [ 00000000000000000000000000000000000]
select_ln544       (select           ) [ 00111111111111111111111111111111111]
icmp_ln514         (icmp             ) [ 00111111111111111111111111111111111]
br_ln514           (br               ) [ 00111111111111111111111111111111111]
layer_in_V_load_1  (load             ) [ 00000000000000000000000000000000000]
tmp_32             (partselect       ) [ 00000000000000000000000000000000000]
select_ln532_19    (select           ) [ 00000000000101111100000000000000000]
zext_ln532_19      (zext             ) [ 00000000000101111100000000000000000]
w17_V_load         (load             ) [ 00000000000101111111111110000000000]
lshr_ln532         (lshr             ) [ 00000000000100000010000000000000000]
zext_ln532_20      (zext             ) [ 00000000000000000000000000000000000]
lshr_ln532_10      (lshr             ) [ 00000000000000000000000000000000000]
and_ln532          (and              ) [ 00000000000000000000000000000000000]
trunc_ln532        (trunc            ) [ 00000000000100000001111110000000000]
p_0                (call             ) [ 00000000000100000000000001000000000]
tmp_V_23020        (phi              ) [ 00000000000111111111111111000000000]
tmp_V_23118        (phi              ) [ 00000000000111111111111111000000000]
tmp_V_23216        (phi              ) [ 00000000000111111111111111000000000]
tmp_V_23314        (phi              ) [ 00000000000111111111111111000000000]
tmp_V_23412        (phi              ) [ 00000000000111111111111111000000000]
tmp_V_23510        (phi              ) [ 00000000000111111111111111000000000]
tmp_V_2368         (phi              ) [ 00000000000111111111111111000000000]
tmp_V_2376         (phi              ) [ 00000000000111111111111111000000000]
phi_mul            (phi              ) [ 00000000000111111111111111000000000]
specloopname_ln514 (specloopname     ) [ 00000000000000000000000000000000000]
tmp                (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln515 (specpipeline     ) [ 00000000000000000000000000000000000]
add_ln521          (add              ) [ 00111111111111111111111111111111111]
trunc_ln           (partselect       ) [ 00111111111111111111111111111111111]
tmp_1              (mux              ) [ 00000000000000000000000000000000000]
sext_ln703         (sext             ) [ 00000000000000000000000000000000000]
acc_0_V            (add              ) [ 00000000000000000000000000000000000]
switch_ln532       (switch           ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
br_ln532           (br               ) [ 00000000000000000000000000000000000]
tmp_V_259          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_258          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_257          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_256          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_255          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_254          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_253          (phi              ) [ 00111111111111111111111111111111111]
tmp_V_252          (phi              ) [ 00111111111111111111111111111111111]
empty_240          (specregionend    ) [ 00000000000000000000000000000000000]
empty_241          (speclooptripcount) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
rend58_i           (specregionend    ) [ 00000000000000000000000000000000000]
write_ln229        (write            ) [ 00000000000000000000000000000000000]
br_ln234           (br               ) [ 00000000000000000000000000000000000]
icmp_ln237         (icmp             ) [ 00111111111111111111111111111111111]
br_ln237           (br               ) [ 00000000000000000000000000000000000]
add_ln250          (add              ) [ 00000000000000000000000000000000000]
store_ln250        (store            ) [ 00000000000000000000000000000000000]
add_ln252          (add              ) [ 00000000000000000000000000000000000]
select_ln252       (select           ) [ 00000000000000000000000000000000001]
store_ln239        (store            ) [ 00000000000000000000000000000000000]
store_ln240        (store            ) [ 00000000000000000000000000000000000]
icmp_ln241         (icmp             ) [ 00111111111111111111111111111111111]
br_ln241           (br               ) [ 00000000000000000000000000000000000]
add_ln245          (add              ) [ 00000000000000000000000000000000000]
store_ln245        (store            ) [ 00000000000000000000000000000000000]
add_ln247          (add              ) [ 00000000000000000000000000000000000]
select_ln247       (select           ) [ 00111111111111111111111111111111111]
store_ln242        (store            ) [ 00000000000000000000000000000000000]
br_ln244           (br               ) [ 00111111111111111111111111111111111]
store_ln252        (store            ) [ 00000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000]
storemerge_i       (phi              ) [ 00000000000000000000000000000000001]
store_ln243        (store            ) [ 00000000000000000000000000000000000]
br_ln249           (br               ) [ 00000000000000000000000000000000000]
icmp_ln206         (icmp             ) [ 00111111111111111111111111111111111]
empty_242          (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln206           (br               ) [ 01111111111111111111111111111111111]
ret_ln273          (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_1516_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_1516_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_1516_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_1516_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_1516_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_1516_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_0_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_1516_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_0_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_1516_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1516_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="w17_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w17_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config17>"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i2304"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_dense<ap_fixed,ap_fixed,ap_fixed >"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_245/3 tmp_V_246/4 tmp_V_247/5 tmp_V_248/6 tmp_V_249/7 tmp_V_250/8 tmp_V_251/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/26 write_ln229/27 write_ln229/28 write_ln229/29 write_ln229/30 write_ln229/31 write_ln229/32 write_ln229/33 "/>
</bind>
</comp>

<comp id="167" class="1004" name="w17_V_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w17_V_load/11 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_0_i22_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="9"/>
<pin id="182" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="i_0_i22 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_0_i22_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="9"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i22/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="ir1_0_i_i_i21_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i21 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="ir1_0_i_i_i21_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i21/11 "/>
</bind>
</comp>

<comp id="203" class="1005" name="in_index_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="in_index_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/11 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_V_23020_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="15"/>
<pin id="216" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_23020 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_V_23020_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="15"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_23020/25 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_V_23118_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="15"/>
<pin id="227" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_23118 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_V_23118_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="15"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_23118/25 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_V_23216_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="15"/>
<pin id="238" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_23216 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_V_23216_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="15"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_23216/25 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_V_23314_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="15"/>
<pin id="249" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_23314 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_V_23314_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="15"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_23314/25 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_V_23412_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="15"/>
<pin id="260" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_23412 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_V_23412_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="15"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_23412/25 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_V_23510_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="15"/>
<pin id="271" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_23510 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_V_23510_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="15"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_23510/25 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_V_2368_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="15"/>
<pin id="282" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_2368 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_V_2368_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="15"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2368/25 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_V_2376_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="15"/>
<pin id="293" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_2376 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_V_2376_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="15"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2376/25 "/>
</bind>
</comp>

<comp id="302" class="1005" name="phi_mul_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="20" slack="15"/>
<pin id="304" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="phi_mul_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="15"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="20" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/25 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_V_259_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_259 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_V_259_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="32" slack="0"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="32" slack="0"/>
<pin id="326" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="8" bw="32" slack="0"/>
<pin id="328" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="10" bw="32" slack="0"/>
<pin id="330" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="12" bw="32" slack="0"/>
<pin id="332" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="14" bw="32" slack="0"/>
<pin id="334" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_259/25 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_V_258_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_258 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_V_258_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="32" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="32" slack="0"/>
<pin id="355" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="6" bw="32" slack="0"/>
<pin id="357" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="8" bw="32" slack="0"/>
<pin id="359" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="10" bw="32" slack="0"/>
<pin id="361" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="12" bw="32" slack="0"/>
<pin id="363" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="14" bw="32" slack="0"/>
<pin id="365" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_258/25 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_V_257_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_257 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_V_257_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="32" slack="0"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="32" slack="0"/>
<pin id="388" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="8" bw="32" slack="0"/>
<pin id="390" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="10" bw="32" slack="0"/>
<pin id="392" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="12" bw="32" slack="0"/>
<pin id="394" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="14" bw="32" slack="0"/>
<pin id="396" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_257/25 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_V_256_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_256 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_V_256_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="4" bw="32" slack="0"/>
<pin id="417" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="32" slack="0"/>
<pin id="419" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="8" bw="32" slack="0"/>
<pin id="421" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="10" bw="32" slack="0"/>
<pin id="423" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="12" bw="32" slack="0"/>
<pin id="425" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="14" bw="32" slack="0"/>
<pin id="427" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_256/25 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_V_255_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_255 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_V_255_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="4" bw="32" slack="0"/>
<pin id="448" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="32" slack="0"/>
<pin id="450" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="8" bw="32" slack="0"/>
<pin id="452" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="10" bw="32" slack="0"/>
<pin id="454" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="12" bw="32" slack="0"/>
<pin id="456" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="14" bw="32" slack="0"/>
<pin id="458" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_255/25 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_V_254_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_254 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_V_254_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="4" bw="32" slack="0"/>
<pin id="479" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="6" bw="32" slack="0"/>
<pin id="481" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="8" bw="32" slack="0"/>
<pin id="483" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="10" bw="32" slack="0"/>
<pin id="485" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="12" bw="32" slack="0"/>
<pin id="487" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="14" bw="32" slack="0"/>
<pin id="489" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_254/25 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_V_253_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_253 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_V_253_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="32" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="32" slack="0"/>
<pin id="510" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="6" bw="32" slack="0"/>
<pin id="512" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="8" bw="32" slack="0"/>
<pin id="514" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="10" bw="32" slack="0"/>
<pin id="516" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="12" bw="32" slack="0"/>
<pin id="518" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="14" bw="32" slack="0"/>
<pin id="520" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_253/25 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_V_252_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_252 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_V_252_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="4" bw="32" slack="0"/>
<pin id="541" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="6" bw="32" slack="0"/>
<pin id="543" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="8" bw="32" slack="0"/>
<pin id="545" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="10" bw="32" slack="0"/>
<pin id="547" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="12" bw="32" slack="0"/>
<pin id="549" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="14" bw="32" slack="0"/>
<pin id="551" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_252/25 "/>
</bind>
</comp>

<comp id="561" class="1005" name="storemerge_i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="storemerge_i_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="1"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/34 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="0" index="2" bw="15" slack="7"/>
<pin id="576" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/19 "/>
</bind>
</comp>

<comp id="578" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2304" slack="0"/>
<pin id="580" dir="0" index="1" bw="256" slack="0"/>
<pin id="581" dir="0" index="2" bw="2304" slack="0"/>
<pin id="582" dir="0" index="3" bw="32" slack="0"/>
<pin id="583" dir="0" index="4" bw="32" slack="0"/>
<pin id="584" dir="0" index="5" bw="32" slack="0"/>
<pin id="585" dir="0" index="6" bw="32" slack="0"/>
<pin id="586" dir="0" index="7" bw="32" slack="0"/>
<pin id="587" dir="0" index="8" bw="32" slack="0"/>
<pin id="588" dir="0" index="9" bw="32" slack="0"/>
<pin id="589" dir="0" index="10" bw="32" slack="0"/>
<pin id="590" dir="0" index="11" bw="32" slack="0"/>
<pin id="591" dir="0" index="12" bw="32" slack="0"/>
<pin id="592" dir="0" index="13" bw="32" slack="0"/>
<pin id="593" dir="0" index="14" bw="32" slack="0"/>
<pin id="594" dir="0" index="15" bw="32" slack="0"/>
<pin id="595" dir="0" index="16" bw="32" slack="0"/>
<pin id="596" dir="0" index="17" bw="32" slack="0"/>
<pin id="597" dir="0" index="18" bw="32" slack="0"/>
<pin id="598" dir="1" index="19" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2304" slack="0"/>
<pin id="618" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_load/10 layer_in_V_load_1/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmpdata_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="256" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="0" index="2" bw="32" slack="2"/>
<pin id="625" dir="0" index="3" bw="32" slack="3"/>
<pin id="626" dir="0" index="4" bw="32" slack="4"/>
<pin id="627" dir="0" index="5" bw="32" slack="5"/>
<pin id="628" dir="0" index="6" bw="32" slack="6"/>
<pin id="629" dir="0" index="7" bw="32" slack="7"/>
<pin id="630" dir="0" index="8" bw="32" slack="8"/>
<pin id="631" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln210_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2304" slack="0"/>
<pin id="636" dir="0" index="1" bw="2304" slack="0"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sX_4_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_4_load/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln215_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sY_4_load_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_4_load/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln215_28_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_28/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="pY_4_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_4_load/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_29_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln215_29_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="0"/>
<pin id="676" dir="0" index="1" bw="31" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_29/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="pX_4_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_4_load/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_31_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="31" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln215_30_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="31" slack="0"/>
<pin id="696" dir="0" index="1" bw="31" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_30/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="and_ln215_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="and_ln215_19_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_19/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="and_ln215_20_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_20/10 "/>
</bind>
</comp>

<comp id="718" class="1004" name="i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="empty_238_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_238/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_s_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="0"/>
<pin id="730" dir="0" index="1" bw="7" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="empty_239_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="0" index="1" bw="12" slack="0"/>
<pin id="739" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_239/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln532_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln532/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sub_ln532_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sub_ln532_28_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="0" index="1" bw="12" slack="0"/>
<pin id="757" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_28/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sub_ln532_29_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="0"/>
<pin id="762" dir="0" index="1" bw="12" slack="0"/>
<pin id="763" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_29/11 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln532_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="12" slack="0"/>
<pin id="769" dir="0" index="2" bw="12" slack="0"/>
<pin id="770" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/11 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln532_20_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="12" slack="0"/>
<pin id="777" dir="0" index="2" bw="12" slack="0"/>
<pin id="778" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532_20/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sub_ln532_30_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="0"/>
<pin id="784" dir="0" index="1" bw="12" slack="0"/>
<pin id="785" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_30/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln532_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/11 "/>
</bind>
</comp>

<comp id="793" class="1004" name="ir_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="10" slack="0"/>
<pin id="796" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/11 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln544_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln544/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln544_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="0" index="1" bw="10" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln544/11 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln544_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="10" slack="0"/>
<pin id="814" dir="0" index="2" bw="10" slack="0"/>
<pin id="815" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln514_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="0" index="1" bw="10" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln514/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_32_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2304" slack="0"/>
<pin id="827" dir="0" index="1" bw="2304" slack="0"/>
<pin id="828" dir="0" index="2" bw="13" slack="0"/>
<pin id="829" dir="0" index="3" bw="1" slack="0"/>
<pin id="830" dir="1" index="4" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="select_ln532_19_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="2304" slack="0"/>
<pin id="838" dir="0" index="2" bw="2304" slack="0"/>
<pin id="839" dir="1" index="3" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532_19/12 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln532_19_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="1"/>
<pin id="844" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532_19/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="grp_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2304" slack="0"/>
<pin id="847" dir="0" index="1" bw="12" slack="0"/>
<pin id="848" dir="1" index="2" bw="2304" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln532/12 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln532_20_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="7"/>
<pin id="853" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532_20/18 "/>
</bind>
</comp>

<comp id="854" class="1004" name="lshr_ln532_10_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="12" slack="0"/>
<pin id="857" dir="1" index="2" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln532_10/18 "/>
</bind>
</comp>

<comp id="860" class="1004" name="and_ln532_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2304" slack="1"/>
<pin id="862" dir="0" index="1" bw="2304" slack="0"/>
<pin id="863" dir="1" index="2" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln532/18 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln532_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2304" slack="0"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln532/18 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln521_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="12" slack="0"/>
<pin id="871" dir="0" index="1" bw="20" slack="0"/>
<pin id="872" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/25 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="0" index="1" bw="20" slack="0"/>
<pin id="878" dir="0" index="2" bw="6" slack="0"/>
<pin id="879" dir="0" index="3" bw="6" slack="0"/>
<pin id="880" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/25 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="0" index="2" bw="32" slack="0"/>
<pin id="889" dir="0" index="3" bw="32" slack="0"/>
<pin id="890" dir="0" index="4" bw="32" slack="0"/>
<pin id="891" dir="0" index="5" bw="32" slack="0"/>
<pin id="892" dir="0" index="6" bw="32" slack="0"/>
<pin id="893" dir="0" index="7" bw="32" slack="0"/>
<pin id="894" dir="0" index="8" bw="32" slack="0"/>
<pin id="895" dir="0" index="9" bw="3" slack="0"/>
<pin id="896" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln703_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="31" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/25 "/>
</bind>
</comp>

<comp id="910" class="1004" name="acc_0_V_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="31" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/25 "/>
</bind>
</comp>

<comp id="924" class="1004" name="icmp_ln237_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="23"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/33 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln250_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="23"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/33 "/>
</bind>
</comp>

<comp id="934" class="1004" name="store_ln250_store_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/33 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln252_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="23"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/33 "/>
</bind>
</comp>

<comp id="945" class="1004" name="select_ln252_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="23"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="0" index="2" bw="32" slack="0"/>
<pin id="949" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/33 "/>
</bind>
</comp>

<comp id="952" class="1004" name="store_ln239_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/33 "/>
</bind>
</comp>

<comp id="958" class="1004" name="store_ln240_store_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="32" slack="0"/>
<pin id="961" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/33 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln241_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="23"/>
<pin id="966" dir="0" index="1" bw="32" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/33 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln245_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="23"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/33 "/>
</bind>
</comp>

<comp id="974" class="1004" name="store_ln245_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="0"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/33 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln247_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="23"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/33 "/>
</bind>
</comp>

<comp id="985" class="1004" name="select_ln247_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="23"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/33 "/>
</bind>
</comp>

<comp id="992" class="1004" name="store_ln242_store_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/33 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln252_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/34 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="store_ln243_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="32" slack="0"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/34 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="icmp_ln206_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="24"/>
<pin id="1011" dir="0" index="1" bw="9" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/34 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_V_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="8"/>
<pin id="1017" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_V_245_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="7"/>
<pin id="1022" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_245 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_V_246_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="6"/>
<pin id="1027" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_246 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_V_247_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="5"/>
<pin id="1032" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_247 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_V_248_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="4"/>
<pin id="1037" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_248 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_V_249_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="3"/>
<pin id="1042" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_249 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_V_250_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="2"/>
<pin id="1047" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_250 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_V_251_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_251 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="sX_4_load_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="23"/>
<pin id="1057" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sX_4_load "/>
</bind>
</comp>

<comp id="1060" class="1005" name="icmp_ln215_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="23"/>
<pin id="1062" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sY_4_load_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="23"/>
<pin id="1067" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sY_4_load "/>
</bind>
</comp>

<comp id="1070" class="1005" name="icmp_ln215_28_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="23"/>
<pin id="1072" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln215_28 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="pY_4_load_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="23"/>
<pin id="1077" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="pY_4_load "/>
</bind>
</comp>

<comp id="1081" class="1005" name="pX_4_load_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="23"/>
<pin id="1083" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="pX_4_load "/>
</bind>
</comp>

<comp id="1087" class="1005" name="and_ln215_20_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_20 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="i_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="9" slack="0"/>
<pin id="1093" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1096" class="1005" name="icmp_ln532_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln532 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="select_ln532_20_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="12" slack="1"/>
<pin id="1103" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532_20 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sub_ln532_30_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="7"/>
<pin id="1108" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln532_30 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="w17_V_addr_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="10" slack="1"/>
<pin id="1113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr "/>
</bind>
</comp>

<comp id="1116" class="1005" name="ir_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="0"/>
<pin id="1118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="1121" class="1005" name="select_ln544_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="0"/>
<pin id="1123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="icmp_ln514_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln514 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="select_ln532_19_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="2304" slack="1"/>
<pin id="1132" dir="1" index="1" bw="2304" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532_19 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="zext_ln532_19_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="2304" slack="1"/>
<pin id="1137" dir="1" index="1" bw="2304" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln532_19 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="w17_V_load_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="15" slack="7"/>
<pin id="1142" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="w17_V_load "/>
</bind>
</comp>

<comp id="1145" class="1005" name="lshr_ln532_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="2304" slack="1"/>
<pin id="1147" dir="1" index="1" bw="2304" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln532 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="trunc_ln532_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln532 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="p_0_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="31" slack="1"/>
<pin id="1157" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="add_ln521_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="20" slack="0"/>
<pin id="1162" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln521 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="icmp_ln237_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="select_ln252_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="icmp_ln241_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="select_ln247_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="150" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="96" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="86" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="112" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="336"><net_src comp="295" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="337"><net_src comp="295" pin="4"/><net_sink comp="318" pin=4"/></net>

<net id="338"><net_src comp="295" pin="4"/><net_sink comp="318" pin=6"/></net>

<net id="339"><net_src comp="295" pin="4"/><net_sink comp="318" pin=8"/></net>

<net id="340"><net_src comp="295" pin="4"/><net_sink comp="318" pin=10"/></net>

<net id="341"><net_src comp="295" pin="4"/><net_sink comp="318" pin=12"/></net>

<net id="342"><net_src comp="295" pin="4"/><net_sink comp="318" pin=14"/></net>

<net id="343"><net_src comp="318" pin="16"/><net_sink comp="313" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="367"><net_src comp="284" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="368"><net_src comp="284" pin="4"/><net_sink comp="349" pin=4"/></net>

<net id="369"><net_src comp="284" pin="4"/><net_sink comp="349" pin=6"/></net>

<net id="370"><net_src comp="284" pin="4"/><net_sink comp="349" pin=8"/></net>

<net id="371"><net_src comp="284" pin="4"/><net_sink comp="349" pin=10"/></net>

<net id="372"><net_src comp="284" pin="4"/><net_sink comp="349" pin=12"/></net>

<net id="373"><net_src comp="284" pin="4"/><net_sink comp="349" pin=14"/></net>

<net id="374"><net_src comp="349" pin="16"/><net_sink comp="344" pin=0"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="398"><net_src comp="273" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="399"><net_src comp="273" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="400"><net_src comp="273" pin="4"/><net_sink comp="380" pin=6"/></net>

<net id="401"><net_src comp="273" pin="4"/><net_sink comp="380" pin=8"/></net>

<net id="402"><net_src comp="273" pin="4"/><net_sink comp="380" pin=10"/></net>

<net id="403"><net_src comp="273" pin="4"/><net_sink comp="380" pin=12"/></net>

<net id="404"><net_src comp="273" pin="4"/><net_sink comp="380" pin=14"/></net>

<net id="405"><net_src comp="380" pin="16"/><net_sink comp="375" pin=0"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="429"><net_src comp="262" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="430"><net_src comp="262" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="431"><net_src comp="262" pin="4"/><net_sink comp="411" pin=4"/></net>

<net id="432"><net_src comp="262" pin="4"/><net_sink comp="411" pin=8"/></net>

<net id="433"><net_src comp="262" pin="4"/><net_sink comp="411" pin=10"/></net>

<net id="434"><net_src comp="262" pin="4"/><net_sink comp="411" pin=12"/></net>

<net id="435"><net_src comp="262" pin="4"/><net_sink comp="411" pin=14"/></net>

<net id="436"><net_src comp="411" pin="16"/><net_sink comp="406" pin=0"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="460"><net_src comp="251" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="461"><net_src comp="251" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="462"><net_src comp="251" pin="4"/><net_sink comp="442" pin=4"/></net>

<net id="463"><net_src comp="251" pin="4"/><net_sink comp="442" pin=6"/></net>

<net id="464"><net_src comp="251" pin="4"/><net_sink comp="442" pin=10"/></net>

<net id="465"><net_src comp="251" pin="4"/><net_sink comp="442" pin=12"/></net>

<net id="466"><net_src comp="251" pin="4"/><net_sink comp="442" pin=14"/></net>

<net id="467"><net_src comp="442" pin="16"/><net_sink comp="437" pin=0"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="491"><net_src comp="240" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="492"><net_src comp="240" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="493"><net_src comp="240" pin="4"/><net_sink comp="473" pin=4"/></net>

<net id="494"><net_src comp="240" pin="4"/><net_sink comp="473" pin=6"/></net>

<net id="495"><net_src comp="240" pin="4"/><net_sink comp="473" pin=8"/></net>

<net id="496"><net_src comp="240" pin="4"/><net_sink comp="473" pin=12"/></net>

<net id="497"><net_src comp="240" pin="4"/><net_sink comp="473" pin=14"/></net>

<net id="498"><net_src comp="473" pin="16"/><net_sink comp="468" pin=0"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="522"><net_src comp="229" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="523"><net_src comp="229" pin="4"/><net_sink comp="504" pin=2"/></net>

<net id="524"><net_src comp="229" pin="4"/><net_sink comp="504" pin=4"/></net>

<net id="525"><net_src comp="229" pin="4"/><net_sink comp="504" pin=6"/></net>

<net id="526"><net_src comp="229" pin="4"/><net_sink comp="504" pin=8"/></net>

<net id="527"><net_src comp="229" pin="4"/><net_sink comp="504" pin=10"/></net>

<net id="528"><net_src comp="229" pin="4"/><net_sink comp="504" pin=14"/></net>

<net id="529"><net_src comp="504" pin="16"/><net_sink comp="499" pin=0"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="553"><net_src comp="218" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="554"><net_src comp="218" pin="4"/><net_sink comp="535" pin=2"/></net>

<net id="555"><net_src comp="218" pin="4"/><net_sink comp="535" pin=4"/></net>

<net id="556"><net_src comp="218" pin="4"/><net_sink comp="535" pin=6"/></net>

<net id="557"><net_src comp="218" pin="4"/><net_sink comp="535" pin=8"/></net>

<net id="558"><net_src comp="218" pin="4"/><net_sink comp="535" pin=10"/></net>

<net id="559"><net_src comp="218" pin="4"/><net_sink comp="535" pin=12"/></net>

<net id="560"><net_src comp="535" pin="16"/><net_sink comp="530" pin=0"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="110" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="600"><net_src comp="6" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="601"><net_src comp="8" pin="0"/><net_sink comp="578" pin=4"/></net>

<net id="602"><net_src comp="10" pin="0"/><net_sink comp="578" pin=5"/></net>

<net id="603"><net_src comp="12" pin="0"/><net_sink comp="578" pin=6"/></net>

<net id="604"><net_src comp="14" pin="0"/><net_sink comp="578" pin=7"/></net>

<net id="605"><net_src comp="16" pin="0"/><net_sink comp="578" pin=8"/></net>

<net id="606"><net_src comp="18" pin="0"/><net_sink comp="578" pin=9"/></net>

<net id="607"><net_src comp="20" pin="0"/><net_sink comp="578" pin=10"/></net>

<net id="608"><net_src comp="22" pin="0"/><net_sink comp="578" pin=11"/></net>

<net id="609"><net_src comp="24" pin="0"/><net_sink comp="578" pin=12"/></net>

<net id="610"><net_src comp="26" pin="0"/><net_sink comp="578" pin=13"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="578" pin=14"/></net>

<net id="612"><net_src comp="30" pin="0"/><net_sink comp="578" pin=15"/></net>

<net id="613"><net_src comp="32" pin="0"/><net_sink comp="578" pin=16"/></net>

<net id="614"><net_src comp="34" pin="0"/><net_sink comp="578" pin=17"/></net>

<net id="615"><net_src comp="36" pin="0"/><net_sink comp="578" pin=18"/></net>

<net id="619"><net_src comp="4" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="633"><net_src comp="621" pin="9"/><net_sink comp="578" pin=1"/></net>

<net id="638"><net_src comp="578" pin="19"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="4" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="38" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="56" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="40" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="42" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="670"><net_src comp="72" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="74" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="76" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="678"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="78" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="44" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="72" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="74" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="76" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="698"><net_src comp="684" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="78" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="644" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="654" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="674" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="694" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="700" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="184" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="207" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="88" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="90" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="92" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="728" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="728" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="736" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="94" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="728" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="736" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="728" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="742" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="748" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="760" pin="2"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="742" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="754" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="728" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="94" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="766" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="196" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="797"><net_src comp="98" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="196" pin="4"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="207" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="98" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="100" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="799" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="86" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="196" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="102" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="104" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="616" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="106" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="52" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="840"><net_src comp="825" pin="4"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="616" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="849"><net_src comp="835" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="858"><net_src comp="108" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="122" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="306" pin="4"/><net_sink comp="869" pin=1"/></net>

<net id="881"><net_src comp="124" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="306" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="126" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="128" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="897"><net_src comp="130" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="898"><net_src comp="218" pin="4"/><net_sink comp="885" pin=1"/></net>

<net id="899"><net_src comp="229" pin="4"/><net_sink comp="885" pin=2"/></net>

<net id="900"><net_src comp="240" pin="4"/><net_sink comp="885" pin=3"/></net>

<net id="901"><net_src comp="251" pin="4"/><net_sink comp="885" pin=4"/></net>

<net id="902"><net_src comp="262" pin="4"/><net_sink comp="885" pin=5"/></net>

<net id="903"><net_src comp="273" pin="4"/><net_sink comp="885" pin=6"/></net>

<net id="904"><net_src comp="284" pin="4"/><net_sink comp="885" pin=7"/></net>

<net id="905"><net_src comp="295" pin="4"/><net_sink comp="885" pin=8"/></net>

<net id="906"><net_src comp="875" pin="4"/><net_sink comp="885" pin=9"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="885" pin="10"/><net_sink comp="910" pin=1"/></net>

<net id="916"><net_src comp="910" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="917"><net_src comp="910" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="918"><net_src comp="910" pin="2"/><net_sink comp="380" pin=4"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="411" pin=6"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="442" pin=8"/></net>

<net id="921"><net_src comp="910" pin="2"/><net_sink comp="473" pin=10"/></net>

<net id="922"><net_src comp="910" pin="2"/><net_sink comp="504" pin=12"/></net>

<net id="923"><net_src comp="910" pin="2"/><net_sink comp="535" pin=14"/></net>

<net id="928"><net_src comp="126" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="74" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="44" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="74" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="56" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="951"><net_src comp="940" pin="2"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="52" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="44" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="52" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="38" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="126" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="74" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="978"><net_src comp="969" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="42" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="74" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="56" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="991"><net_src comp="980" pin="2"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="52" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="42" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="38" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="565" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="40" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="180" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="152" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="154" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="621" pin=8"/></net>

<net id="1023"><net_src comp="154" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="621" pin=7"/></net>

<net id="1028"><net_src comp="154" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="621" pin=6"/></net>

<net id="1033"><net_src comp="154" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="621" pin=5"/></net>

<net id="1038"><net_src comp="154" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="621" pin=4"/></net>

<net id="1043"><net_src comp="154" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="621" pin=3"/></net>

<net id="1048"><net_src comp="154" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="1053"><net_src comp="154" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1058"><net_src comp="640" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1063"><net_src comp="644" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1068"><net_src comp="650" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1073"><net_src comp="654" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1078"><net_src comp="660" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1084"><net_src comp="680" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1090"><net_src comp="712" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="718" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1099"><net_src comp="742" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1104"><net_src comp="774" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1109"><net_src comp="782" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1114"><net_src comp="167" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1119"><net_src comp="793" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1124"><net_src comp="811" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1129"><net_src comp="819" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="835" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1138"><net_src comp="842" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1143"><net_src comp="174" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1148"><net_src comp="845" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1153"><net_src comp="865" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1158"><net_src comp="572" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1163"><net_src comp="869" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1171"><net_src comp="924" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="945" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1180"><net_src comp="964" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="985" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="565" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {26 27 28 29 30 31 32 33 }
	Port: layer_in_V | {10 }
	Port: layer_in_row_Array_V_0_0 | {}
	Port: layer_in_row_Array_V_1516_0 | {}
	Port: layer_in_row_Array_V_0_1 | {}
	Port: layer_in_row_Array_V_1516_1 | {}
	Port: layer_in_row_Array_V_0_2 | {}
	Port: layer_in_row_Array_V_1516_2 | {}
	Port: layer_in_row_Array_V_0_3 | {}
	Port: layer_in_row_Array_V_1516_3 | {}
	Port: layer_in_row_Array_V_0_4 | {}
	Port: layer_in_row_Array_V_1516_4 | {}
	Port: layer_in_row_Array_V_0_5 | {}
	Port: layer_in_row_Array_V_1516_5 | {}
	Port: layer_in_row_Array_V_0_6 | {}
	Port: layer_in_row_Array_V_1516_6 | {}
	Port: layer_in_row_Array_V_0_7 | {}
	Port: layer_in_row_Array_V_1516_7 | {}
	Port: sX_4 | {33 34 }
	Port: sY_4 | {34 }
	Port: pY_4 | {33 }
	Port: pX_4 | {33 }
	Port: w17_V | {}
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_V | {10 12 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_4 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_4 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_5 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_5 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_6 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_6 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_0_7 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : layer_in_row_Array_V_1516_7 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : sX_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : sY_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : pY_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : pX_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> : w17_V | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ret : 1
		store_ln210 : 2
		icmp_ln215 : 1
		icmp_ln215_28 : 1
		tmp_29 : 1
		icmp_ln215_29 : 2
		tmp_31 : 1
		icmp_ln215_30 : 2
		and_ln215 : 2
		and_ln215_19 : 3
		and_ln215_20 : 3
		i : 1
		br_ln215 : 3
	State 11
		empty_238 : 1
		tmp_s : 2
		empty_239 : 3
		icmp_ln532 : 3
		sub_ln532 : 3
		sub_ln532_28 : 3
		sub_ln532_29 : 3
		select_ln532 : 4
		select_ln532_20 : 4
		sub_ln532_30 : 5
		zext_ln532 : 1
		w17_V_addr : 2
		w17_V_load : 3
		ir : 1
		add_ln544 : 1
		icmp_ln544 : 2
		select_ln544 : 3
		icmp_ln514 : 1
		br_ln514 : 2
	State 12
		tmp_32 : 1
		select_ln532_19 : 2
		lshr_ln532 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		lshr_ln532_10 : 1
		and_ln532 : 2
		trunc_ln532 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add_ln521 : 1
		trunc_ln : 1
		tmp_1 : 2
		acc_0_V : 3
		switch_ln532 : 2
		tmp_V_259 : 4
		tmp_V_258 : 4
		tmp_V_257 : 4
		tmp_V_256 : 4
		tmp_V_255 : 4
		tmp_V_254 : 4
		tmp_V_253 : 4
		tmp_V_252 : 4
		empty_240 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 34
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                               grp_fu_845                              |    0    |    0    |   3692  |   3216  |
|          |                          lshr_ln532_10_fu_854                         |    0    |    0    |    0    |    27   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          select_ln532_fu_766                          |    0    |    0    |    0    |    12   |
|          |                         select_ln532_20_fu_774                        |    0    |    0    |    0    |    12   |
|  select  |                          select_ln544_fu_811                          |    0    |    0    |    0    |    10   |
|          |                         select_ln532_19_fu_835                        |    0    |    0    |    0    |   2304  |
|          |                          select_ln252_fu_945                          |    0    |    0    |    0    |    32   |
|          |                          select_ln247_fu_985                          |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            and_ln215_fu_700                           |    0    |    0    |    0    |    2    |
|    and   |                          and_ln215_19_fu_706                          |    0    |    0    |    0    |    2    |
|          |                          and_ln215_20_fu_712                          |    0    |    0    |    0    |    2    |
|          |                            and_ln532_fu_860                           |    0    |    0    |    0    |   2304  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572         |    2    |  3.538  |   309   |    19   |
|          | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                i_fu_718                               |    0    |    0    |    0    |    15   |
|          |                               ir_fu_793                               |    0    |    0    |    0    |    14   |
|          |                            add_ln544_fu_799                           |    0    |    0    |    0    |    14   |
|          |                            add_ln521_fu_869                           |    0    |    0    |    0    |    27   |
|    add   |                             acc_0_V_fu_910                            |    0    |    0    |    0    |    39   |
|          |                            add_ln250_fu_929                           |    0    |    0    |    0    |    39   |
|          |                            add_ln252_fu_940                           |    0    |    0    |    0    |    39   |
|          |                            add_ln245_fu_969                           |    0    |    0    |    0    |    39   |
|          |                            add_ln247_fu_980                           |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           icmp_ln215_fu_644                           |    0    |    0    |    0    |    18   |
|          |                          icmp_ln215_28_fu_654                         |    0    |    0    |    0    |    18   |
|          |                          icmp_ln215_29_fu_674                         |    0    |    0    |    0    |    18   |
|          |                          icmp_ln215_30_fu_694                         |    0    |    0    |    0    |    18   |
|   icmp   |                           icmp_ln532_fu_742                           |    0    |    0    |    0    |    13   |
|          |                           icmp_ln544_fu_805                           |    0    |    0    |    0    |    13   |
|          |                           icmp_ln514_fu_819                           |    0    |    0    |    0    |    13   |
|          |                           icmp_ln237_fu_924                           |    0    |    0    |    0    |    18   |
|          |                           icmp_ln241_fu_964                           |    0    |    0    |    0    |    18   |
|          |                           icmp_ln206_fu_1009                          |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                              tmp_1_fu_885                             |    0    |    0    |    0    |    89   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln532_fu_748                           |    0    |    0    |    0    |    12   |
|    sub   |                          sub_ln532_28_fu_754                          |    0    |    0    |    0    |    12   |
|          |                          sub_ln532_29_fu_760                          |    0    |    0    |    0    |    12   |
|          |                          sub_ln532_30_fu_782                          |    0    |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            grp_read_fu_154                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            grp_write_fu_160                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmpdata_V_fu_621                           |    0    |    0    |    0    |    0    |
|          |                              tmp_s_fu_728                             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_29_fu_664                             |    0    |    0    |    0    |    0    |
|partselect|                             tmp_31_fu_684                             |    0    |    0    |    0    |    0    |
|          |                             tmp_32_fu_825                             |    0    |    0    |    0    |    0    |
|          |                            trunc_ln_fu_875                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                            empty_238_fu_724                           |    0    |    0    |    0    |    0    |
|          |                           trunc_ln532_fu_865                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                            empty_239_fu_736                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln532_fu_788                           |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln532_19_fu_842                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln532_20_fu_851                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                           sext_ln703_fu_907                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                       |    2    |  3.538  |   4001  |   8536  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln521_reg_1160   |   20   |
|  and_ln215_20_reg_1087 |    1   |
|     i_0_i22_reg_180    |    9   |
|       i_reg_1091       |    9   |
| icmp_ln215_28_reg_1070 |    1   |
|   icmp_ln215_reg_1060  |    1   |
|   icmp_ln237_reg_1168  |    1   |
|   icmp_ln241_reg_1177  |    1   |
|   icmp_ln514_reg_1126  |    1   |
|   icmp_ln532_reg_1096  |    1   |
|    in_index_reg_203    |   10   |
|  ir1_0_i_i_i21_reg_192 |   10   |
|       ir_reg_1116      |   10   |
|   lshr_ln532_reg_1145  |  2304  |
|   pX_4_load_reg_1081   |   32   |
|   pY_4_load_reg_1075   |   32   |
|      p_0_reg_1155      |   31   |
|     phi_mul_reg_302    |   20   |
|   sX_4_load_reg_1055   |   32   |
|   sY_4_load_reg_1065   |   32   |
|  select_ln247_reg_1181 |   32   |
|  select_ln252_reg_1172 |   32   |
|select_ln532_19_reg_1130|  2304  |
|select_ln532_20_reg_1101|   12   |
|  select_ln544_reg_1121 |   10   |
|  storemerge_i_reg_561  |   32   |
|  sub_ln532_30_reg_1106 |   12   |
|   tmp_V_23020_reg_214  |   32   |
|   tmp_V_23118_reg_225  |   32   |
|   tmp_V_23216_reg_236  |   32   |
|   tmp_V_23314_reg_247  |   32   |
|   tmp_V_23412_reg_258  |   32   |
|   tmp_V_23510_reg_269  |   32   |
|   tmp_V_2368_reg_280   |   32   |
|   tmp_V_2376_reg_291   |   32   |
|   tmp_V_245_reg_1020   |   32   |
|   tmp_V_246_reg_1025   |   32   |
|   tmp_V_247_reg_1030   |   32   |
|   tmp_V_248_reg_1035   |   32   |
|   tmp_V_249_reg_1040   |   32   |
|   tmp_V_250_reg_1045   |   32   |
|   tmp_V_251_reg_1050   |   32   |
|    tmp_V_252_reg_530   |   32   |
|    tmp_V_253_reg_499   |   32   |
|    tmp_V_254_reg_468   |   32   |
|    tmp_V_255_reg_437   |   32   |
|    tmp_V_256_reg_406   |   32   |
|    tmp_V_257_reg_375   |   32   |
|    tmp_V_258_reg_344   |   32   |
|    tmp_V_259_reg_313   |   32   |
|     tmp_V_reg_1015     |   32   |
|  trunc_ln532_reg_1150  |   32   |
|   w17_V_addr_reg_1111  |   10   |
|   w17_V_load_reg_1140  |   15   |
| zext_ln532_19_reg_1135 |  2304  |
+------------------------+--------+
|          Total         |  8121  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_160 |  p2  |   8  |  32  |   256  ||    41   |
| grp_access_fu_174 |  p0  |   2  |  10  |   20   ||    9    |
|  i_0_i22_reg_180  |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_845    |  p0  |   2  | 2304 |  4608  ||    9    |
|     grp_fu_845    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  4926  ||  9.0774 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |  4001  |  8536  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   77   |
|  Register |    -   |    -   |  8121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |  12122 |  8613  |
+-----------+--------+--------+--------+--------+
