( ( nil
  version "2.1"
  mapType "incremental"
  blockName "Allparts"
  repList "analog_extracted spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "vdd! gnd!"
  hierDelim "."
  netlistDir "/home/nathan/5710/simulation/Allparts/spectre/schematic/netlist"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "Lib6710_08/NAND2X2/analog_extracted" "NAND2X2" )
( "Lib6710_08/NOR2X1/analog_extracted" "NOR2X1" )
( "Lib6710_08/BUFX4/analog_extracted" "BUFX4" )
( "Lib6710_08/INVX1/analog_extracted" "INVX1" )
( "Lib6710_08/NAND2X1/analog_extracted" "NAND2X1" )
( "Lib6710_08/MUX2X1/analog_extracted" "MUX2X1" )
( "Lib6710_08/DFF2/analog_extracted" "DFF2" )
( "Lib6710_08/OAI22X1/analog_extracted" "OAI22X1" )
( "Lib6710_08/INVX2/analog_extracted" "INVX2" )
( "Lib6710_08/XOR2X1/analog_extracted" "XOR2X1" )
( "Lib6710_08/BUFX8/analog_extracted" "BUFX8" )
( "Lib6710_08/INVX4/analog_extracted" "INVX4" )
( "Lib6710_08/INVX8/analog_extracted" "INVX8" )
( "Lib6710_08/AOI22X1/analog_extracted" "AOI22X1" )
( "Lib6710_08/Allparts/schematic" "Allparts" )
( "Lib6710_08/TIEHI/analog_extracted" "TIEHI" )
( "Lib6710_08/TIELO/analog_extracted" "TIELO" )
 )
( term
 )
( param
 )
( "BUFX4" "ihnl/cds4/map" )
( "DFF2" "ihnl/cds15/map" )
( "AOI22X1" "ihnl/cds5/map" )
( "NAND2X2" "ihnl/cds13/map" )
( "MUX2X1" "ihnl/cds6/map" )
( "OAI22X1" "ihnl/cds14/map" )
( "INVX4" "ihnl/cds11/map" )
( "TIEHI" "ihnl/cds2/map" )
( "NOR2X1" "ihnl/cds1/map" )
( "TIELO" "ihnl/cds0/map" )
( "INVX1" "ihnl/cds9/map" )
( "XOR2X1" "ihnl/cds7/map" )
( "NAND2X1" "ihnl/cds3/map" )
( "INVX2" "ihnl/cds10/map" )
( "BUFX8" "ihnl/cds8/map" )
( "Allparts" "ihnl/cds16/map" )
( "INVX8" "ihnl/cds12/map" )
 )
