---
title: "Coroutine Co-simulation Test Bench (cocotb)"
description: "A coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python"
author: ["author"]
links:
  gh: "https://github.com/cocotb/cocotb"
  docs: "https://cocotb.rtfd.io"
tags: [
  "verification",
  "vhdl",
  "verilog",
  "systemverilog",
]
categories: [
  "Frameworks"
]
---

*"cocotb is a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python."*

<!--more-->

- Licence: [Revised BSD License](https://github.com/cocotb/cocotb/blob/master/LICENSE)
- Implemented in: Python
- Write Testbeches In: Python
