# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do hw2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/hw2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:56 on Apr 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/hw2.v 
# -- Compiling module hw2
# 
# Top level modules:
# 	hw2
# End time: 23:49:56 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:56 on Apr 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v 
# -- Compiling module hw2_tb
# 
# Top level modules:
# 	hw2_tb
# End time: 23:49:56 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:56 on Apr 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v 
# -- Compiling module M25AA010A
# 
# Top level modules:
# 	M25AA010A
# End time: 23:49:56 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  hw2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" hw2_tb 
# Start time: 23:49:56 on Apr 11,2022
# Loading work.hw2_tb
# Loading work.hw2
# Loading work.M25AA010A
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=  0 memory_00=0xxx memory_01=0xxx memory_02=0xxx
# End time: 23:50:54 on Apr 11,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
