sys = {
  cores = {
    c = {
	  cores = 16;
      type = "OOO";
      dcache = "l1d";
      icache = "l1i";
    };
  };

  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 16;
      latency = 1;
      size = 32768;
    };
    
    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 16;
      latency = 1;
      size = 32768;
    };

    l2 = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 16;
      latency = 4;
      size = 131072;
      children = "l1i|l1d";
    };

    l3 = {
      array = {
        hash = "H3";
        type = "SetAssoc";
        ways = 16;
      };
      type = "Timing";
	  banks = 16;
      caches = 1;
      latency = 27;
      #size = 16777216;
      #size = 4194304;
	  size = 8388608;
      children = "l2";
    };
  };
  
  frequency = 2700;
  lineSize = 64;
  mem = {
    #enableTrace = false;
	#mapGranu = 64;
    #controllers = 2;
    #type = "DramCache";
	# cache_scheme: AlloyCache, HybridCache (Banshee), UnisonCache, Tagless
	#cache_scheme = "AlloyCache"; 
    #ext_dram = {
    #  type = "DDR";
	#  ranksPerChannel = 4;
	#  banksPerRank = 8;
    #};
    #mcdram = {
	#  ranksPerChannel = 4;
	#  banksPerRank = 8;
    #  cache_granularity = 64;
    #  size = 512;
    #  mcdramPerMC = 8;
	#  num_ways = 1;
    #  sampleRate = 1.0;
	  # placementPolicy: LRU, FBR 
    #  placementPolicy = "LRU";
    #  type = "DDR";
    type = "Detailed";
    paramFile = {
            sim = {
                reportPhase =
                reportStart = 
                reportFinish =
                accAvgPowerReport =
                curAvgPowerReport =
                bandwidthReport =
                addressTrace =
            };
            mc_spec = {
                capacityMB = 
                channels = 
                channelDtaWidth = 
                rowBufferPolicy = 
                interleaveType =
                powerDownCycle =
                controllerLatency = 
                schedulerQueueCount =
                accessLogDepth = 
                mergeContinuous =

            };
            mem_spec = {
                capacityMb =
                bankCount = 
                rowAddrWidth =
                colAddrWidth =
                dataBusWidth =
                timing = {
                    tCK  = 
                    tCMD = 
                    tRC  = 
                    tRAS =
                    tRCD = 
                    tRP  = 
                    tRPab = 
                    tRTRS = 
                    tRRD = 
                    tWR  = 
                    tWTR = 
                    tCAS = 
                    tCWD = 
                    tCCD = 
                    tTrans = 
                    tXP  = 
                    tREFI = 
                    tRFC = 
                    tFAW = 
                    tRTP = 
                };
            };
            power = {
                VDD1 = {
                    VDD1 = 
                    IDD0 =
                    IDD2P =
                    IDD2N =
                    IDD3P =
                    IDD3N =
                    IDD4R =
                    IDD4W =
                    IDD5 =
                };
                pins = {
                    readDQ =
                    writeDQ =
                    readTerm =
                    writeTerm =
                }
            };
        };
    };
  };
};

sim = {
  maxTotalInstrs = 100000000000L;
  phaseLength = 10000;
  schedQuantum = 50;
  gmMBytes = 8192;
  enableTLB = true; 
};

process0 = { command = "ls"; };
process1 = { command = "ls"; };
process2 = { command = "ls"; };
process3 = { command = "ls"; };
