

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:51:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  784345|  784345|  784345|  784345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  784344|  784344|     71304|          -|          -|    11|    no    |
        | + Col_Loop            |   71302|   71302|      6482|          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    6480|    6480|       405|          -|          -|    16|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    642|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        3|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    390|    -|
|Register         |        -|      -|     464|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      5|     917|   2002|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   288|   32|     1|         9216|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        3|  32|   8|    0|   880|  128|     4|        28160|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_1_fu_472_p2   |     *    |      0|  0|  13|           4|           4|
    |mul_ln26_fu_456_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln21_1_fu_697_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_837_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_556_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_1_fu_780_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln24_2_fu_920_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln24_fu_640_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln26_10_fu_883_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln26_11_fu_794_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_12_fu_807_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_13_fu_817_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_14_fu_934_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_15_fu_947_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_16_fu_957_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_1_fu_592_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_2_fu_462_p2   |     +    |      0|  0|  13|           4|           2|
    |add_ln26_3_fu_873_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_5_fu_602_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_6_fu_743_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_7_fu_654_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_8_fu_667_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_9_fu_677_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_733_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_536_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_494_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln8_1_fu_434_p2    |     +    |      0|  0|  15|           8|           4|
    |add_ln8_fu_428_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_484_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_518_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_446_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln26_1_fu_628_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_727_p2   |     -    |      0|  0|  15|           6|           6|
    |sub_ln26_3_fu_768_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_4_fu_867_p2   |     -    |      0|  0|  15|           6|           6|
    |sub_ln26_5_fu_908_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_586_p2     |     -    |      0|  0|  15|           6|           6|
    |and_ln34_fu_1002_p2    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_478_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_512_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln21_1_fu_691_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_831_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_550_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_774_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln24_2_fu_914_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln24_fu_634_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_990_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_984_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_440_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln34_fu_996_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 642|         304|         280|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  153|         34|    1|         34|
    |c_0_reg_236        |    9|          2|    4|          8|
    |ch_0_0_reg_294     |    9|          2|    3|          6|
    |ch_0_1_reg_339     |    9|          2|    3|          6|
    |ch_0_2_reg_384     |    9|          2|    3|          6|
    |f_0_reg_248        |    9|          2|    5|         10|
    |grp_fu_395_p0      |   27|          5|   32|        160|
    |grp_fu_395_p1      |   15|          3|   32|         96|
    |grp_fu_404_p0      |   21|          4|   32|        128|
    |input_r_address0   |   21|          4|   10|         40|
    |phi_mul12_reg_224  |    9|          2|    7|         14|
    |phi_mul_reg_212    |    9|          2|    8|         16|
    |r_0_reg_201        |    9|          2|    4|          8|
    |w_sum_1_0_reg_259  |    9|          2|   32|         64|
    |w_sum_1_1_reg_305  |    9|          2|   32|         64|
    |w_sum_1_2_reg_350  |    9|          2|   32|         64|
    |w_sum_2_0_reg_282  |    9|          2|   32|         64|
    |w_sum_2_1_reg_327  |    9|          2|   32|         64|
    |w_sum_2_2_reg_372  |    9|          2|   32|         64|
    |wc_0_0_reg_271     |    9|          2|    2|          4|
    |wc_0_1_reg_316     |    9|          2|    2|          4|
    |wc_0_2_reg_361     |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  390|         84|  342|        928|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln21_1_reg_1131     |   2|   0|    2|          0|
    |add_ln21_2_reg_1177     |   2|   0|    2|          0|
    |add_ln21_reg_1085       |   2|   0|    2|          0|
    |add_ln24_1_reg_1149     |   3|   0|    3|          0|
    |add_ln24_2_reg_1200     |   3|   0|    3|          0|
    |add_ln24_reg_1103       |   3|   0|    3|          0|
    |add_ln8_1_reg_1021      |   8|   0|    8|          0|
    |add_ln8_reg_1016        |   7|   0|    7|          0|
    |ap_CS_fsm               |  33|   0|   33|          0|
    |c_0_reg_236             |   4|   0|    4|          0|
    |c_reg_1047              |   4|   0|    4|          0|
    |ch_0_0_reg_294          |   3|   0|    3|          0|
    |ch_0_1_reg_339          |   3|   0|    3|          0|
    |ch_0_2_reg_384          |   3|   0|    3|          0|
    |conv_out_addr_reg_1077  |  11|   0|   11|          0|
    |f_0_reg_248             |   5|   0|    5|          0|
    |f_reg_1060              |   5|   0|    5|          0|
    |mul_ln26_1_reg_1039     |   8|   0|    8|          0|
    |mul_ln26_reg_1034       |   8|   0|    8|          0|
    |phi_mul12_reg_224       |   7|   0|    7|          0|
    |phi_mul_reg_212         |   8|   0|    8|          0|
    |r_0_reg_201             |   4|   0|    4|          0|
    |r_reg_1029              |   4|   0|    4|          0|
    |reg_423                 |  32|   0|   32|          0|
    |sub_ln26_1_reg_1095     |  10|   0|   11|          1|
    |sub_ln26_2_reg_1136     |   5|   0|    6|          1|
    |sub_ln26_3_reg_1141     |  10|   0|   11|          1|
    |sub_ln26_4_reg_1182     |   5|   0|    6|          1|
    |sub_ln26_5_reg_1187     |  10|   0|   11|          1|
    |sub_ln26_reg_1090       |   5|   0|    6|          1|
    |w_sum_1_0_reg_259       |  32|   0|   32|          0|
    |w_sum_1_1_reg_305       |  32|   0|   32|          0|
    |w_sum_1_2_reg_350       |  32|   0|   32|          0|
    |w_sum_2_0_reg_282       |  32|   0|   32|          0|
    |w_sum_2_1_reg_327       |  32|   0|   32|          0|
    |w_sum_2_2_reg_372       |  32|   0|   32|          0|
    |w_sum_reg_1230          |  32|   0|   32|          0|
    |wc_0_0_reg_271          |   2|   0|    2|          0|
    |wc_0_1_reg_316          |   2|   0|    2|          0|
    |wc_0_2_reg_361          |   2|   0|    2|          0|
    |zext_ln14_reg_1052      |   7|   0|   12|          5|
    |zext_ln26_reg_1065      |   5|   0|   64|         59|
    |zext_ln35_1_reg_1070    |   5|   0|   10|          5|
    +------------------------+----+----+-----+-----------+
    |Total                   | 464|   0|  539|         75|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

