# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 14:46:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 14:46:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 14:46:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 14:46:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 14:46:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 14:46:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:54 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 14:46:55 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:55 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:46:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:55 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:46:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 14:46:55 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlfth9e9f0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth9e9f0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 4700 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 31
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 11500 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:39 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 14:47:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:39 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 14:47:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:39 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 14:47:39 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:39 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 14:47:40 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:40 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 14:47:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:40 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 14:47:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:40 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 14:47:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:40 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:47:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:40 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:47:40 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:47:41 on Nov 20,2017, Elapsed time: 0:00:46
# Errors: 2, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 14:47:41 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftkq9xwc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkq9xwc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 5875 ns  Scope: PipelinedProcessor_testbench.dut.memory.memory File: ./datamem.sv Line: 31
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 14375 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:45 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 14:48:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:45 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 14:48:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:45 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 14:48:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:45 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 14:48:46 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:46 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 14:48:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:46 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 14:48:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:46 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 14:48:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:46 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:48:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:46 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:48:46 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:48:47 on Nov 20,2017, Elapsed time: 0:01:06
# Errors: 2, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 14:48:47 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftd0m8q7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd0m8q7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 17250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:04 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 14:50:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:04 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 14:50:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:04 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 14:50:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:04 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 14:50:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:04 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 14:50:05 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:05 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 14:50:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:05 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 14:50:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:05 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:50:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:05 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:50:05 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:06 on Nov 20,2017, Elapsed time: 0:01:19
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 14:50:06 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftqjac2f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqjac2f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:54 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 14:59:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:54 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 14:59:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:54 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 14:59:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:54 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 14:59:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:54 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 14:59:54 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:54 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 14:59:55 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:55 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 14:59:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:55 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:59:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:55 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:59:55 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:59:56 on Nov 20,2017, Elapsed time: 0:09:50
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 14:59:56 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftkxnhq5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkxnhq5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:44 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 15:01:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:44 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 15:01:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:44 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 15:01:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:44 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 15:01:44 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:44 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 15:01:45 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:45 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 15:01:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:45 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 15:01:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:45 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:01:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:45 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:01:45 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:01:46 on Nov 20,2017, Elapsed time: 0:01:50
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 15:01:46 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft02wz9m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft02wz9m
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 7050 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 15:02:18 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:18 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:02:19 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:19 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:02:19 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:02:20 on Nov 20,2017, Elapsed time: 0:00:34
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 15:02:20 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftykjzq8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftykjzq8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[24]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[32]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[40]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[48]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[56]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[64]
add wave -position 2  sim:/PipelinedProcessor_testbench/dut/memory/memory/mem[72]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE469/lab4/PipelinedProcessor.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE469/lab4/PipelinedProcessor.do
# WARNING: No extended dataflow license exists
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE469/lab4/PipelinedProcessor.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:32 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:33 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:10:33 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 15:10:34 on Nov 20,2017, Elapsed time: 0:08:14
# Errors: 34, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 15:10:34 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlft78dk5e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft78dk5e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# -- Compiling module forwardingUnit_testbench
# 
# Top level modules:
# 	forwardingUnit_testbench
# End time: 15:11:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./PipelinedProcessor.sv 
# -- Compiling module PipelinedProcessor
# -- Compiling module PipelinedProcessor_testbench
# 
# Top level modules:
# 	PipelinedProcessor_testbench
# End time: 15:11:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 15:11:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./IFETCH.sv 
# -- Compiling module IFETCH
# -- Compiling module IFETCH_testbench
# 
# Top level modules:
# 	IFETCH_testbench
# End time: 15:11:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./REGDEC.sv 
# -- Compiling module REGDEC
# -- Compiling module REGDEC_testbench
# 
# Top level modules:
# 	REGDEC_testbench
# End time: 15:11:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# -- Compiling module EX_testbench
# 
# Top level modules:
# 	EX_testbench
# End time: 15:11:06 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 20,2017
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# -- Compiling module MEM_testbench
# 
# Top level modules:
# 	MEM_testbench
# End time: 15:11:07 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:07 on Nov 20,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:11:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:07 on Nov 20,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:11:07 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 15:11:08 on Nov 20,2017, Elapsed time: 0:00:34
# Errors: 11, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work PipelinedProcessor_testbench 
# Start time: 15:11:08 on Nov 20,2017
# Loading sv_std.std
# Loading work.PipelinedProcessor_testbench
# Loading work.PipelinedProcessor
# Loading work.IFETCH
# Loading work.programCounter
# Loading work.instructmem
# Loading work.register
# Loading work.signExtend
# Loading work.adder64Bit
# Loading work.full_adder
# Loading work.REGDEC
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.nor64to1
# Loading work.nor16to1
# Loading work.zeroPad
# Loading work.EX
# Loading work.alu
# Loading work.flags
# Loading work.MEM
# Loading work.datamem
# Loading work.MOVUNIT
# Loading work.MOVCntrl
# Loading work.CPUControl
# Loading work.forwardingUnit
# Loading work.D_FF
# Loading work.D_FF_Enable
# Loading work.mux2to1
# Loading work.decoder3to8
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# ** Warning: (vsim-PLI-3003) ./PipelinedProcessor.sv(72): [TOFD] - System task or function '$diplay' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor_testbench File: ./PipelinedProcessor.sv
# ** Warning: Design size of 13538 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 1468
#           Attempting to use alternate WLF file "./wlftty6hnm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftty6hnm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error (suppressible): (vsim-12023) ./PipelinedProcessor.sv(72): Cannot execute undefined system task/function '$diplay'
# ** Note: $stop    : ./PipelinedProcessor.sv(75)
#    Time: 330250 ns  Iteration: 1  Instance: /PipelinedProcessor_testbench
# Break in Module PipelinedProcessor_testbench at ./PipelinedProcessor.sv line 75
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
