WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 26142708 heartbeat IPC: 0.422965 cumulative IPC: 0.422965 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 49724011 heartbeat IPC: 0.424065 cumulative IPC: 0.423514 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 73381384 heartbeat IPC: 0.422702 cumulative IPC: 0.423243 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 97029684 heartbeat IPC: 0.422864 cumulative IPC: 0.423148 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 120687385 heartbeat IPC: 0.422696 cumulative IPC: 0.423058 (Simulation time: 0 hr 4 min 59 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 118187342 cumulative IPC: 0.423058 (Simulation time: 0 hr 4 min 59 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 118187342 (Simulation time: 0 hr 4 min 59 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.423058 instructions: 50000002 cycles: 118187342
CPU 0 Branch Prediction Accuracy: 87.8417% MPKI: 31.1734 Average ROB Occupancy at Mispredict: 12.915
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     941936  HIT:      51446  MISS:     890490
LLC LOAD         ACCESS:     938563  HIT:      50141  MISS:     888422
LLC RFO          ACCESS:        303  HIT:          0  MISS:        303
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        970  HIT:        709  MISS:        261
LLC TRANSLATION  ACCESS:       2100  HIT:        596  MISS:       1504
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 78.9491 cycles
cpu0_DTLB TOTAL       ACCESS:   13572361  HIT:   13497405  MISS:      74956
cpu0_DTLB LOAD         ACCESS:   13572361  HIT:   13497405  MISS:      74956
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 49.1984 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16660857  HIT:   13494337  MISS:    3166520
cpu0_L1D LOAD         ACCESS:   11793043  HIT:    8629258  MISS:    3163785
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4852406  HIT:    4852010  MISS:        396
cpu0_L1D TRANSLATION  ACCESS:      15408  HIT:      13069  MISS:       2339
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.5349 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206649  HIT:     265209  MISS:     941440
cpu0_L2C LOAD         ACCESS:    1201420  HIT:     262857  MISS:     938563
cpu0_L2C RFO          ACCESS:        303  HIT:          0  MISS:        303
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2622  HIT:       2148  MISS:        474
cpu0_L2C TRANSLATION  ACCESS:       2304  HIT:        204  MISS:       2100
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 95.6119 cycles
cpu0_STLB TOTAL       ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 232.783 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     838401
  ROW_BUFFER_MISS:      51828
 AVG DBUS CONGESTED CYCLE:    3.86443
 WQ ROW_BUFFER_HIT:        582
  ROW_BUFFER_MISS:        372  FULL:          0
