
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Sun Jun 23 08:42:12 2019
Host:		cad29 (x86_64 w/Linux 2.6.32-754.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_ioOri R0
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set init_assign_buffer 1
<CMD> set init_gnd_net VSS
<CMD> setImportMode -keepEmptyModule 1 -treatUndefinedCellAsBbox 0
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_lef_file {../library/lef/tsmc13fsg_8lm_cic.lef ../library/lef/tpz013g3_8lm_cic.lef ../library/lef/RF2SH64x16.vclef ../library/lef/antenna_8.lef}
<CMD> set init_mmmc_file lcd_ctrl.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell CONV
<CMD> set init_verilog ../syn/CONV_syn.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 80
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/23 08:45:11, mem=458.1M)
#% End Load MMMC data ... (date=06/23 08:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=458.3M, current mem=458.3M)
RC_corner
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.

Loading LEF file ../library/lef/tsmc13fsg_8lm_cic.lef ...
Set DBUPerIGU to M2 pitch 920.

Loading LEF file ../library/lef/tpz013g3_8lm_cic.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/tpz013g3_8lm_cic.lef at line 20304.

Loading LEF file ../library/lef/RF2SH64x16.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../library/lef/RF2SH64x16.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/RF2SH64x16.vclef at line 1855.

Loading LEF file ../library/lef/antenna_8.lef ...
**WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/antenna_8.lef at line 606.
**WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Jun 23 08:45:12 2019
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sun Jun 23 08:45:12 2019
Loading view definition file from lcd_ctrl.view
Reading lib_max timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
Read 527 cells in library 'slow' 
Reading lib_max timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/RF2SH64x16_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading lib_max timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
Read 124 cells in library 'tpz013g3wc' 
Reading lib_min timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/fast.lib)
Read 527 cells in library 'fast' 
Reading lib_min timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/RF2SH64x16_fast@0C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading lib_min timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
Read 124 cells in library 'tpz013g3lt' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=20.0M, fe_cpu=0.38min, fe_real=3.03min, fe_mem=560.9M) ***
#% Begin Load netlist data ... (date=06/23 08:45:14, mem=540.8M)
*** Begin netlist parsing (mem=560.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS3DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 652 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/CONV_syn.v'

*** Memory Usage v#1 (Current mem = 580.922M, initial mem = 184.410M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=580.9M) ***
#% End Load netlist data ... (date=06/23 08:45:14, total cpu=0:00:00.4, real=0:00:00.0, peak res=540.8M, current mem=515.9M)
Set top cell to CONV.
Hooked 1304 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CONV ...
*** Netlist is unique.
** info: there are 1327 modules.
** info: there are 52289 stdCell insts.

*** Memory Usage v#1 (Current mem = 638.090M, initial mem = 184.410M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'CONV.sdc' ...
Current (total cpu=0:00:23.9, real=0:03:04, peak res=678.8M, current mem=678.8M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CONV.sdc, Line 20).

INFO (CTE): Reading of timing constraints file CONV.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=694.5M, current mem=694.5M)
Current (total cpu=0:00:24.0, real=0:03:04, peak res=694.5M, current mem=694.5M)
Reading timing constraints file 'CONV.sdc' ...
Current (total cpu=0:00:24.0, real=0:03:04, peak res=694.5M, current mem=694.5M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CONV.sdc, Line 20).

INFO (CTE): Reading of timing constraints file CONV.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=694.9M, current mem=694.9M)
Current (total cpu=0:00:24.1, real=0:03:04, peak res=694.9M, current mem=694.9M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../library/tsmc013.capTbl ...
Cap table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1720 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site TSM13SITE -r 1 0.6 50 50 50 50
Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setPlaceMode -fp true
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#10 (mem=989.0M)" ...
No user setting net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=52289 (0 fixed + 52289 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=58742 #term=206136 #term/net=3.51, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=73
stdCell: 52289 single + 0 double + 0 multi
Total standard cell length = 151.2462 (mm), area = 0.5581 (mm^2)
Estimated cell power/ground rail width = 0.461 um
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 328796 sites (558098 um^2) / alloc_area 548100 sites (930345 um^2).
Pin Density = 0.3761.
            = total # of pins 206136 / total area 548100.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.399e-07 (3.02e-08 1.10e-07)
              Est.  stn bbox = 1.470e-07 (3.21e-08 1.15e-07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1060.9M
Iteration  2: Total net bbox = 1.399e-07 (3.02e-08 1.10e-07)
              Est.  stn bbox = 1.470e-07 (3.21e-08 1.15e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1061.9M
Iteration  3: Total net bbox = 8.495e+03 (4.29e+03 4.21e+03)
              Est.  stn bbox = 1.130e+04 (5.73e+03 5.57e+03)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1083.4M
Iteration  4: Total net bbox = 3.113e+06 (1.58e+06 1.53e+06)
              Est.  stn bbox = 4.560e+06 (2.30e+06 2.26e+06)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1083.4M
Iteration  5: Total net bbox = 3.453e+06 (1.53e+06 1.93e+06)
              Est.  stn bbox = 5.266e+06 (2.32e+06 2.94e+06)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1083.4M
Iteration  6: Total net bbox = 3.659e+06 (1.72e+06 1.94e+06)
              Est.  stn bbox = 5.453e+06 (2.54e+06 2.91e+06)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 1102.0M
Iteration  7: Total net bbox = 3.762e+06 (1.79e+06 1.97e+06)
              Est.  stn bbox = 5.559e+06 (2.61e+06 2.95e+06)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1102.0M
Iteration  8: Total net bbox = 3.762e+06 (1.79e+06 1.97e+06)
              Est.  stn bbox = 5.559e+06 (2.61e+06 2.95e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1102.0M
Iteration  9: Total net bbox = 4.220e+06 (1.97e+06 2.25e+06)
              Est.  stn bbox = 6.268e+06 (2.90e+06 3.37e+06)
              cpu = 0:00:12.5 real = 0:00:12.0 mem = 1108.6M
Iteration 10: Total net bbox = 4.220e+06 (1.97e+06 2.25e+06)
              Est.  stn bbox = 6.268e+06 (2.90e+06 3.37e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1108.6M
Iteration 11: Total net bbox = 4.234e+06 (1.99e+06 2.24e+06)
              Est.  stn bbox = 6.319e+06 (2.94e+06 3.38e+06)
              cpu = 0:00:12.0 real = 0:00:12.0 mem = 1108.6M
Iteration 12: Total net bbox = 4.234e+06 (1.99e+06 2.24e+06)
              Est.  stn bbox = 6.319e+06 (2.94e+06 3.38e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1108.6M
Iteration 13: Total net bbox = 4.253e+06 (2.00e+06 2.25e+06)
              Est.  stn bbox = 6.343e+06 (2.95e+06 3.39e+06)
              cpu = 0:00:11.9 real = 0:00:12.0 mem = 1113.0M
Iteration 14: Total net bbox = 4.253e+06 (2.00e+06 2.25e+06)
              Est.  stn bbox = 6.343e+06 (2.95e+06 3.39e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1113.0M
Iteration 15: Total net bbox = 4.253e+06 (2.00e+06 2.25e+06)
              Est.  stn bbox = 6.343e+06 (2.95e+06 3.39e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1113.0M
*** cost = 4.253e+06 (2.00e+06 2.25e+06) (cpu for global=0:00:56.9) real=0:00:58.0***
Solver runtime cpu: 0:00:52.8 real: 0:00:52.7
Core Placement runtime cpu: 0:00:56.1 real: 0:00:57.0
*** End of Placement (cpu=0:00:57.4, real=0:00:58.0, mem=1113.0M) ***
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:58, real = 0: 0:58, mem = 1070.0M **
INFO: Finished placeDesign in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setDrawView place
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11587 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1108.35)
AAE DB initialization (MEM=1163.46 CPU=0:00:00.1 REAL=0:00:01.0) 
AAE_INFO: Cdb files are: 
 	../library/celtic/slow.cdB
	../library/celtic/fast.cdB
 
Total number of fetched objects 59872
End delay calculation. (MEM=1417.4 CPU=0:00:07.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1320.03 CPU=0:00:09.7 REAL=0:00:11.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1305.1M)" ...
total jobs 6536
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.2 mem=1315.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.5 mem=1315.1M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=52289 (0 fixed + 52289 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=58742 #term=206136 #term/net=3.51, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=73
stdCell: 52289 single + 0 double + 0 multi
Total standard cell length = 151.2462 (mm), area = 0.5581 (mm^2)
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 328796 sites (558098 um^2) / alloc_area 548100 sites (930345 um^2).
Pin Density = 0.3761.
            = total # of pins 206136 / total area 548100.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.399e-07 (3.02e-08 1.10e-07)
              Est.  stn bbox = 1.470e-07 (3.21e-08 1.15e-07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1365.2M
Iteration  2: Total net bbox = 1.399e-07 (3.02e-08 1.10e-07)
              Est.  stn bbox = 1.470e-07 (3.21e-08 1.15e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1366.2M
Iteration  3: Total net bbox = 1.554e+03 (8.17e+02 7.37e+02)
              Est.  stn bbox = 2.033e+03 (1.07e+03 9.62e+02)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1387.4M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 3.049e+06 (1.53e+06 1.52e+06)
              Est.  stn bbox = 4.453e+06 (2.22e+06 2.23e+06)
              cpu = 0:00:15.3 real = 0:00:16.0 mem = 1390.3M
Active setup views:
    av_func_mode_max
Iteration  5: Total net bbox = 3.498e+06 (1.58e+06 1.92e+06)
              Est.  stn bbox = 5.350e+06 (2.42e+06 2.93e+06)
              cpu = 0:00:14.2 real = 0:00:14.0 mem = 1390.3M
Active setup views:
    av_func_mode_max
Iteration  6: Total net bbox = 3.977e+06 (1.78e+06 2.20e+06)
              Est.  stn bbox = 5.942e+06 (2.69e+06 3.26e+06)
              cpu = 0:00:20.5 real = 0:00:21.0 mem = 1398.8M
Iteration  7: Total net bbox = 4.073e+06 (1.85e+06 2.22e+06)
              Est.  stn bbox = 6.040e+06 (2.76e+06 3.28e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1398.8M
Iteration  8: Total net bbox = 4.073e+06 (1.85e+06 2.22e+06)
              Est.  stn bbox = 6.040e+06 (2.76e+06 3.28e+06)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1398.8M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration  9: Total net bbox = 4.168e+06 (1.92e+06 2.25e+06)
              Est.  stn bbox = 6.223e+06 (2.88e+06 3.35e+06)
              cpu = 0:00:36.2 real = 0:00:36.0 mem = 1422.7M
Iteration 10: Total net bbox = 4.168e+06 (1.92e+06 2.25e+06)
              Est.  stn bbox = 6.223e+06 (2.88e+06 3.35e+06)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1422.7M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 11: Total net bbox = 4.185e+06 (1.94e+06 2.24e+06)
              Est.  stn bbox = 6.286e+06 (2.92e+06 3.36e+06)
              cpu = 0:00:28.1 real = 0:00:28.0 mem = 1412.8M
Iteration 12: Total net bbox = 4.185e+06 (1.94e+06 2.24e+06)
              Est.  stn bbox = 6.286e+06 (2.92e+06 3.36e+06)
              cpu = 0:00:06.5 real = 0:00:06.0 mem = 1412.8M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 13: Total net bbox = 4.215e+06 (1.96e+06 2.26e+06)
              Est.  stn bbox = 6.331e+06 (2.94e+06 3.39e+06)
              cpu = 0:00:28.1 real = 0:00:28.0 mem = 1427.2M
Iteration 14: Total net bbox = 4.215e+06 (1.96e+06 2.26e+06)
              Est.  stn bbox = 6.331e+06 (2.94e+06 3.39e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1427.2M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 15: Total net bbox = 4.261e+06 (1.97e+06 2.29e+06)
              Est.  stn bbox = 6.352e+06 (2.95e+06 3.40e+06)
              cpu = 0:00:22.9 real = 0:00:23.0 mem = 1435.0M
Iteration 16: Total net bbox = 4.261e+06 (1.97e+06 2.29e+06)
              Est.  stn bbox = 6.352e+06 (2.95e+06 3.40e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1435.0M
*** cost = 4.261e+06 (1.97e+06 2.29e+06) (cpu for global=0:03:11) real=0:03:10***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:02:37 real: 0:02:36
Core Placement runtime cpu: 0:02:45 real: 0:02:47
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:31 mem=1435.0M) ***
Total net bbox length = 4.261e+06 (1.974e+06 2.287e+06) (ext = 6.784e+04)
Density distribution unevenness ratio = 10.848%
Move report: Detail placement moves 52289 insts, mean move: 2.77 um, max move: 49.11 um
	Max move on inst (U44599): (436.01, 539.59) --> (483.92, 540.79)
	Runtime: CPU: 0:00:15.7 REAL: 0:00:15.0 MEM: 1435.0MB
Summary Report:
Instances move: 52289 (out of 52289 movable)
Instances flipped: 0
Mean displacement: 2.77 um
Max displacement: 49.11 um (Instance: U44599) (436.014, 539.585) -> (483.92, 540.79)
	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX3
Total net bbox length = 4.223e+06 (1.927e+06 2.296e+06) (ext = 6.774e+04)
Runtime: CPU: 0:00:15.8 REAL: 0:00:15.0 MEM: 1435.0MB
*** Finished refinePlace (0:05:47 mem=1435.0M) ***
*** End of Placement (cpu=0:03:38, real=0:03:38, mem=1435.0M) ***
default core: bins with density >  0.75 = 19.3 % ( 141 / 729 )
Density distribution unevenness ratio = 10.800%
*** Free Virtual Timing Model ...(mem=1435.0M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=58729  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 58729 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58729 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.233613e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1806( 2.18%)      71( 0.09%)       0( 0.00%)   ( 2.26%) 
[NR-eGR] Layer3     677( 0.82%)      19( 0.02%)       1( 0.00%)   ( 0.84%) 
[NR-eGR] Layer4     391( 0.47%)       5( 0.01%)       0( 0.00%)   ( 0.48%) 
[NR-eGR] Layer5      94( 0.11%)       1( 0.00%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer6      99( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer7     428( 0.52%)      52( 0.06%)       3( 0.00%)   ( 0.58%) 
[NR-eGR] Layer8      43( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     3538( 0.61%)     148( 0.03%)       4( 0.00%)   ( 0.64%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 206050
[NR-eGR] Layer2(METAL2)(V) length: 8.453514e+05um, number of vias: 280640
[NR-eGR] Layer3(METAL3)(H) length: 1.160199e+06um, number of vias: 65084
[NR-eGR] Layer4(METAL4)(V) length: 1.014161e+06um, number of vias: 41040
[NR-eGR] Layer5(METAL5)(H) length: 1.051230e+06um, number of vias: 28081
[NR-eGR] Layer6(METAL6)(V) length: 9.817208e+05um, number of vias: 16620
[NR-eGR] Layer7(METAL7)(H) length: 9.668325e+05um, number of vias: 5771
[NR-eGR] Layer8(METAL8)(V) length: 3.367045e+05um, number of vias: 0
[NR-eGR] Total length: 6.356199e+06um, number of vias: 643286
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.245678e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.1, real=0:00:03.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 3:56, real = 0: 3:57, mem = 1371.3M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:05:54 mem=1371.3M) ***
Density distribution unevenness ratio = 10.800%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1381.7MB
Summary Report:
Instances move: 0 (out of 52289 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1381.7MB
*** Finished refinePlace (0:05:55 mem=1381.7M) ***
Density distribution unevenness ratio = 10.800%
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1371.3M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=58729  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 58729 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58729 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.233613e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1806( 2.18%)      71( 0.09%)       0( 0.00%)   ( 2.26%) 
[NR-eGR] Layer3     677( 0.82%)      19( 0.02%)       1( 0.00%)   ( 0.84%) 
[NR-eGR] Layer4     391( 0.47%)       5( 0.01%)       0( 0.00%)   ( 0.48%) 
[NR-eGR] Layer5      94( 0.11%)       1( 0.00%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer6      99( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer7     428( 0.52%)      52( 0.06%)       3( 0.00%)   ( 0.58%) 
[NR-eGR] Layer8      43( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     3538( 0.61%)     148( 0.03%)       4( 0.00%)   ( 0.64%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 206050
[NR-eGR] Layer2(METAL2)(V) length: 8.453514e+05um, number of vias: 280640
[NR-eGR] Layer3(METAL3)(H) length: 1.160199e+06um, number of vias: 65084
[NR-eGR] Layer4(METAL4)(V) length: 1.014161e+06um, number of vias: 41040
[NR-eGR] Layer5(METAL5)(H) length: 1.051230e+06um, number of vias: 28081
[NR-eGR] Layer6(METAL6)(V) length: 9.817208e+05um, number of vias: 16620
[NR-eGR] Layer7(METAL7)(H) length: 9.668325e+05um, number of vias: 5771
[NR-eGR] Layer8(METAL8)(V) length: 3.367045e+05um, number of vias: 0
[NR-eGR] Total length: 6.356199e+06um, number of vias: 643286
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.245678e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1383.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.08 seconds
Extraction called for design 'CONV' of instances=52289 and nets=58776 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1374.137M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1406.75)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 59872
End delay calculation. (MEM=1490.02 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1490.02 CPU=0:00:10.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:06:15 mem=1490.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -8.603  | -8.603  | -3.569  |
|           TNS (ns):|-20067.3 |-12577.2 | -7666.9 |
|    Violating Paths:|  8023   |  3114   |  5185   |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   2470 (2470)    |   -0.567   |   2470 (2470)    |
|   max_tran     |   2088 (33755)   |   -5.407   |   2088 (33755)   |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.988%
Routing Overflow: 0.09% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 23.37 sec
Total Real time: 24.0 sec
Total Memory Usage: 1420.71875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1134.1M, totSessionCpu=0:06:24 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1436.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.603  |
|           TNS (ns):|-20067.3 |
|    Violating Paths:|  8023   |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   2470 (2470)    |   -0.567   |   2470 (2470)    |
|   max_tran     |   2088 (33755)   |   -5.407   |   2088 (33755)   |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.988%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1136.3M, totSessionCpu=0:06:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1436.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1436.7M) ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.0)
Removed 1 instance
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[0] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1520.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=58729  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 58729 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58729 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.10% V. EstWL: 6.373150e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2702( 3.26%)     167( 0.20%)       5( 0.01%)   ( 3.46%) 
[NR-eGR] Layer3     751( 0.91%)      29( 0.03%)       1( 0.00%)   ( 0.94%) 
[NR-eGR] Layer4     702( 0.85%)       4( 0.00%)       0( 0.00%)   ( 0.85%) 
[NR-eGR] Layer5     119( 0.14%)       1( 0.00%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] Layer6     274( 0.33%)       1( 0.00%)       0( 0.00%)   ( 0.33%) 
[NR-eGR] Layer7     449( 0.54%)      42( 0.05%)       5( 0.01%)   ( 0.60%) 
[NR-eGR] Layer8      77( 0.09%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     5074( 0.87%)     244( 0.04%)      11( 0.00%)   ( 0.92%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.13% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 206050
[NR-eGR] Layer2(METAL2)(V) length: 8.935585e+05um, number of vias: 283178
[NR-eGR] Layer3(METAL3)(H) length: 1.161029e+06um, number of vias: 64281
[NR-eGR] Layer4(METAL4)(V) length: 1.052643e+06um, number of vias: 41337
[NR-eGR] Layer5(METAL5)(H) length: 1.048337e+06um, number of vias: 27905
[NR-eGR] Layer6(METAL6)(V) length: 1.026593e+06um, number of vias: 16544
[NR-eGR] Layer7(METAL7)(H) length: 9.620523e+05um, number of vias: 5680
[NR-eGR] Layer8(METAL8)(V) length: 3.512911e+05um, number of vias: 0
[NR-eGR] Total length: 6.495504e+06um, number of vias: 644975
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.607528e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1514.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.47 seconds
Extraction called for design 'CONV' of instances=52288 and nets=58776 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1503.203M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1518.99)
Total number of fetched objects 59871
End delay calculation. (MEM=1585.99 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1585.99 CPU=0:00:08.9 REAL=0:00:08.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    59.99%|        -|  -8.567|-20818.289|   0:00:00.0| 1678.3M|
|    59.99%|        -|  -8.567|-20818.289|   0:00:00.0| 1678.3M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1678.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2848| 42502|    -5.73|  2917|  2917|    -0.73|     0|     0|     0|     0|    -8.57|-20818.29|       0|       0|       0|  59.99|          |         |
|     3|    12|    -0.11|    15|    15|    -0.18|     0|     0|     0|     0|    -5.52| -2920.42|     720|      30|    2860|  62.37|   0:01:56|  1711.3M|
|     0|     0|     0.00|    11|    11|    -0.18|     0|     0|     0|     0|    -5.52| -2920.39|       0|       0|       7|  62.37| 0:00:01.0|  1711.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:01:58 real=0:01:58 mem=1711.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:41, real = 0:02:41, mem = 1266.8M, totSessionCpu=0:09:05 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.519  TNS Slack -2920.391 
+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -5.519|-2920.391|    62.37%|   0:00:00.0| 1719.3M|av_func_mode_max|  default| string1_reg_1__35_/D     |
|  -5.092|-1124.497|    62.55%|   0:01:10.0| 1850.5M|av_func_mode_max|  default| string1_reg_1__35_/D     |
|  -3.864| -651.703|    62.90%|   0:00:34.0| 1854.5M|av_func_mode_max|  default| string1_reg_1__35_/D     |
|  -3.864| -651.703|    62.90%|   0:00:02.0| 1854.5M|av_func_mode_max|  default| string1_reg_1__35_/D     |
|  -2.322| -285.713|    64.67%|   0:01:12.0| 1854.5M|av_func_mode_max|  default| l0temp2_reg_35_/D        |
|  -1.838| -171.338|    64.59%|   0:01:03.0| 1965.9M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -1.614| -130.700|    64.74%|   0:00:27.0| 1965.9M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -1.614| -130.700|    64.74%|   0:00:01.0| 1965.9M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -1.280|  -76.832|    65.26%|   0:00:37.0| 1965.9M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -1.280|  -65.523|    65.19%|   0:00:54.0| 1999.5M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -1.261|  -59.304|    65.29%|   0:00:18.0| 1999.5M|av_func_mode_max|  default| l0temp4_reg_34_/D        |
|  -1.261|  -59.304|    65.29%|   0:00:01.0| 1999.5M|av_func_mode_max|  default| l0temp4_reg_34_/D        |
|  -0.972|  -40.551|    65.56%|   0:00:15.0| 1999.5M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -0.941|  -34.995|    65.48%|   0:00:48.0| 1942.2M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -0.874|  -33.355|    65.62%|   0:00:15.0| 1942.2M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -0.874|  -33.355|    65.62%|   0:00:00.0| 1942.2M|av_func_mode_max|  default| l0temp3_reg_34_/D        |
|  -0.810|  -28.844|    65.81%|   0:00:10.0| 1942.2M|av_func_mode_max|  default| l0temp4_reg_34_/D        |
|  -0.810|  -28.860|    65.82%|   0:00:18.0| 1942.2M|av_func_mode_max|  default| l0temp4_reg_34_/D        |
+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:08:06 real=0:08:05 mem=1942.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:08:06 real=0:08:05 mem=1942.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.810  TNS Slack -28.860 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.810
*** Check timing (0:00:00.1)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.810  TNS Slack -28.860 Density 65.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.82%|        -|  -0.810| -28.860|   0:00:00.0| 1810.3M|
|    65.82%|        0|  -0.810| -28.860|   0:00:03.0| 1810.3M|
|    65.82%|        0|  -0.810| -28.860|   0:00:00.0| 1810.3M|
|    65.65%|      106|  -1.288|-1392.347|   0:00:05.0| 1810.3M|
|    65.64%|        2|  -1.288|-1392.347|   0:00:00.0| 1810.3M|
|    64.87%|     2931|  -1.278|-1389.551|   0:00:30.0| 1829.4M|
|    64.84%|      133|  -1.278|-1389.545|   0:00:05.0| 1848.5M|
|    64.84%|        6|  -1.278|-1389.545|   0:00:00.0| 1848.5M|
|    64.84%|        0|  -1.278|-1389.545|   0:00:00.0| 1848.5M|
|    64.84%|        0|  -1.278|-1389.545|   0:00:01.0| 1848.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.278  TNS Slack -1389.545 Density 64.84
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:46.9) (real = 0:00:47.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:47, real=0:00:47, mem=1676.79M, totSessionCpu=0:18:06).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0352
real setup target slack: 0.0352
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1676.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59337  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59325 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59325 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.784138e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1170( 1.41%)      70( 0.08%)       6( 0.01%)       1( 0.00%)   ( 1.50%) 
[NR-eGR] Layer3     327( 0.39%)      12( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.41%) 
[NR-eGR] Layer4     271( 0.33%)       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.33%) 
[NR-eGR] Layer5      28( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer6      67( 0.08%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer7     238( 0.29%)      20( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.31%) 
[NR-eGR] Layer8      27( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     2128( 0.37%)     105( 0.02%)       7( 0.00%)       1( 0.00%)   ( 0.39%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.03% V
[NR-eGR] End Peak syMemory usage = 1728.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.80 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:18:10 mem=1728.3M) ***
Density distribution unevenness ratio = 10.884%
incr SKP is on..., with optDC mode
total jobs 6536
multi thread init TemplateIndex for each ta. thread num 1
(cpu=0:00:00.8 mem=1728.3M) ***
total jobs 0 -> 5624
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1728.3M) ***
Density distribution unevenness ratio = 7.748%
Move report: Timing Driven Placement moves 52815 insts, mean move: 26.77 um, max move: 918.87 um
	Max move on inst (FE_OFC3218_n35000): (725.42, 179.17) --> (238.28, 610.90)
	Runtime: CPU: 0:06:38 REAL: 0:06:38 MEM: 1895.1MB
Density distribution unevenness ratio = 7.677%
Move report: Detail placement moves 19333 insts, mean move: 3.18 um, max move: 45.54 um
	Max move on inst (U36189): (285.20, 714.22) --> (239.66, 714.22)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1895.1MB
Summary Report:
Instances move: 52825 (out of 52892 movable)
Instances flipped: 32
Mean displacement: 26.82 um
Max displacement: 918.87 um (Instance: FE_OFC3218_n35000) (725.42, 179.17) -> (238.28, 610.9)
	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX12
Runtime: CPU: 0:06:47 REAL: 0:06:46 MEM: 1895.1MB
*** Finished refinePlace (0:24:56 mem=1895.1M) ***
Density distribution unevenness ratio = 7.660%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59337  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59337 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59337 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.620054e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1172( 1.41%)      53( 0.06%)       0( 0.00%)   ( 1.48%) 
[NR-eGR] Layer3     350( 0.42%)       9( 0.01%)       0( 0.00%)   ( 0.43%) 
[NR-eGR] Layer4     295( 0.36%)       6( 0.01%)       0( 0.00%)   ( 0.36%) 
[NR-eGR] Layer5      53( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer6      93( 0.11%)       2( 0.00%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer7     298( 0.36%)      31( 0.04%)       2( 0.00%)   ( 0.40%) 
[NR-eGR] Layer8      52( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2313( 0.40%)     101( 0.02%)       2( 0.00%)   ( 0.42%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207262
[NR-eGR] Layer2(METAL2)(V) length: 7.756423e+05um, number of vias: 282656
[NR-eGR] Layer3(METAL3)(H) length: 1.062338e+06um, number of vias: 64365
[NR-eGR] Layer4(METAL4)(V) length: 9.256985e+05um, number of vias: 39177
[NR-eGR] Layer5(METAL5)(H) length: 9.439097e+05um, number of vias: 26560
[NR-eGR] Layer6(METAL6)(V) length: 8.868004e+05um, number of vias: 15338
[NR-eGR] Layer7(METAL7)(H) length: 8.392806e+05um, number of vias: 5299
[NR-eGR] Layer8(METAL8)(V) length: 3.008170e+05um, number of vias: 0
[NR-eGR] Total length: 5.734487e+06um, number of vias: 640657
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.268047e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.3, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1644.7M)
Extraction called for design 'CONV' of instances=52892 and nets=59380 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1644.738M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:18:40, real = 0:18:39, mem = 1266.0M, totSessionCpu=0:25:03 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1642.09)
Total number of fetched objects 60475
End delay calculation. (MEM=1690.34 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1690.34 CPU=0:00:08.8 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -1.268
*** Check timing (0:00:11.8)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.268 TNS Slack -1306.397 Density 64.84
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+---------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -1.268|   -1.268|-1306.328|-1306.397|    64.84%|   0:00:00.0| 1798.7M|av_func_mode_max|  reg2reg| buffer_reg_0__53__3_/D   |
|  -1.182|   -1.182| -657.991| -658.060|    64.84%|   0:00:01.0| 1800.7M|av_func_mode_max|  reg2reg| l0temp4_reg_34_/D        |
|  -1.153|   -1.153| -655.762| -655.831|    64.84%|   0:00:00.0| 1800.7M|av_func_mode_max|  reg2reg| l0temp4_reg_34_/D        |
|  -1.012|   -1.012| -644.071| -644.139|    64.85%|   0:00:00.0| 1819.7M|av_func_mode_max|  reg2reg| buffer_reg_0__53__3_/D   |
|  -0.975|   -0.975| -283.262| -283.331|    64.85%|   0:00:01.0| 1819.7M|av_func_mode_max|  reg2reg| l0temp4_reg_34_/D        |
|  -0.940|   -0.940| -283.059| -283.128|    64.85%|   0:00:00.0| 1819.7M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.901|   -0.901| -282.726| -282.794|    64.85%|   0:00:01.0| 1819.7M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.808|   -0.808| -279.624| -279.692|    64.85%|   0:00:00.0| 1819.7M|av_func_mode_max|  reg2reg| l0temp3_reg_34_/D        |
|  -0.769|   -0.769|  -30.407|  -30.475|    64.86%|   0:00:00.0| 1819.7M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.715|   -0.715|  -29.368|  -29.437|    64.86%|   0:00:01.0| 1819.7M|av_func_mode_max|  reg2reg| l0temp3_reg_33_/D        |
|  -0.672|   -0.672|  -25.827|  -25.896|    64.86%|   0:00:00.0| 1838.8M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.650|   -0.650|  -26.483|  -26.552|    64.86%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.608|   -0.608|  -22.925|  -22.993|    64.87%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.581|   -0.581|  -20.618|  -20.687|    64.87%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.531|   -0.531|  -20.111|  -20.180|    64.87%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.508|   -0.508|  -18.222|  -18.291|    64.87%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.499|   -0.499|  -17.139|  -17.207|    64.88%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.483|   -0.483|  -16.687|  -16.756|    64.88%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.483|   -0.483|  -16.665|  -16.734|    64.89%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.477|   -0.477|  -16.648|  -16.717|    64.89%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.464|   -0.464|  -15.749|  -15.818|    64.89%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.446|   -0.446|  -15.076|  -15.144|    64.90%|   0:00:01.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.434|   -0.434|  -14.369|  -14.438|    64.90%|   0:00:00.0| 1896.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.434|   -0.434|  -13.696|  -13.765|    64.90%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.419|   -0.419|  -13.605|  -13.674|    64.90%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.397|   -0.397|  -10.008|  -10.076|    64.90%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.388|   -0.388|   -9.517|   -9.585|    64.91%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.388|   -0.388|   -8.730|   -8.799|    64.91%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.371|   -0.371|   -8.522|   -8.590|    64.91%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.345|   -0.345|   -8.420|   -8.488|    64.92%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.336|   -0.336|   -7.789|   -7.857|    64.92%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.326|   -0.326|   -7.111|   -7.180|    64.92%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.311|   -0.311|   -6.027|   -6.095|    64.92%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.300|   -0.300|   -5.628|   -5.696|    64.93%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.289|   -0.289|   -4.972|   -5.041|    64.93%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.280|   -0.280|   -4.665|   -4.733|    64.94%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.270|   -0.270|   -4.443|   -4.511|    64.94%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.258|   -0.258|   -3.727|   -3.796|    64.94%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.251|   -0.251|   -3.454|   -3.522|    64.95%|   0:00:00.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.241|   -0.241|   -3.194|   -3.262|    64.95%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.232|   -0.232|   -2.978|   -3.046|    64.96%|   0:00:00.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.218|   -0.218|   -2.728|   -2.796|    64.96%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.209|   -0.209|   -2.596|   -2.664|    64.97%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.200|   -0.200|   -2.366|   -2.434|    64.97%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.191|   -0.191|   -2.033|   -2.101|    64.97%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.181|   -0.181|   -1.942|   -2.010|    64.98%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.171|   -0.171|   -1.668|   -1.737|    64.99%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.160|   -0.160|   -1.496|   -1.565|    65.00%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.157|   -0.157|   -1.417|   -1.485|    65.01%|   0:00:02.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.148|   -0.148|   -1.291|   -1.360|    65.01%|   0:00:00.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.137|   -0.137|   -1.181|   -1.250|    65.02%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.128|   -0.128|   -0.910|   -0.979|    65.03%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.122|   -0.122|   -0.804|   -0.872|    65.04%|   0:00:01.0| 1892.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.113|   -0.113|   -0.643|   -0.712|    65.05%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.104|   -0.104|   -0.593|   -0.662|    65.06%|   0:00:01.0| 1872.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.094|   -0.094|   -0.388|   -0.457|    65.08%|   0:00:02.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.083|   -0.083|   -0.250|   -0.318|    65.09%|   0:00:03.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.072|   -0.072|   -0.205|   -0.274|    65.10%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.064|   -0.064|   -0.155|   -0.223|    65.10%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.055|   -0.055|   -0.121|   -0.190|    65.11%|   0:00:00.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.052|   -0.052|   -0.099|   -0.167|    65.12%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.042|   -0.042|   -0.062|   -0.131|    65.13%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.035|   -0.035|   -0.043|   -0.111|    65.14%|   0:00:04.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.026|   -0.026|   -0.026|   -0.095|    65.15%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.022|   -0.022|   -0.024|   -0.093|    65.16%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.013|   -0.013|   -0.013|   -0.082|    65.17%|   0:00:00.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.010|   -0.010|   -0.010|   -0.079|    65.18%|   0:00:01.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.001|   -0.006|   -0.001|   -0.069|    65.18%|   0:00:00.0| 1954.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.000|   -0.006|    0.000|   -0.069|    65.18%|   0:00:01.0| 1954.0M|              NA|       NA| NA                       |
|   0.000|   -0.006|    0.000|   -0.069|    65.18%|   0:00:00.0| 1954.0M|av_func_mode_max|       NA| NA                       |
+--------+---------+---------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:49.0 real=0:00:49.0 mem=1954.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.1 real=0:00:49.0 mem=1954.0M) ***
** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.069 Density 65.18
** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.069 Density 65.18
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:50.1 real=0:00:50.0 mem=1954.0M) ***

End: GigaOpt Optimization in TNS mode
*** Starting refinePlace (0:26:17 mem=1663.8M) ***
Density distribution unevenness ratio = 7.716%
Density distribution unevenness ratio = 7.641%
Move report: Detail placement moves 872 insts, mean move: 0.98 um, max move: 5.99 um
	Max move on inst (FE_RC_61_0): (257.60, 747.43) --> (259.90, 743.74)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1672.7MB
Summary Report:
Instances move: 872 (out of 52957 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 5.99 um (Instance: FE_RC_61_0) (257.6, 747.43) -> (259.9, 743.74)
	Length: 6 sites, height: 1 rows, site name: TSM13SITE, cell type: OA22X1
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1672.7MB
*** Finished refinePlace (0:26:19 mem=1672.7M) ***
Density distribution unevenness ratio = 7.635%
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59401  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59401 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59401 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.621737e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1120( 1.35%)      50( 0.06%)       0( 0.00%)   ( 1.41%) 
[NR-eGR] Layer3     339( 0.41%)      13( 0.02%)       0( 0.00%)   ( 0.42%) 
[NR-eGR] Layer4     300( 0.36%)       6( 0.01%)       0( 0.00%)   ( 0.37%) 
[NR-eGR] Layer5      54( 0.07%)       1( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer6      97( 0.12%)       2( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer7     280( 0.34%)      30( 0.04%)       1( 0.00%)   ( 0.37%) 
[NR-eGR] Layer8      38( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2228( 0.38%)     102( 0.02%)       1( 0.00%)   ( 0.40%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207398
[NR-eGR] Layer2(METAL2)(V) length: 7.731311e+05um, number of vias: 282451
[NR-eGR] Layer3(METAL3)(H) length: 1.059773e+06um, number of vias: 64455
[NR-eGR] Layer4(METAL4)(V) length: 9.265383e+05um, number of vias: 39299
[NR-eGR] Layer5(METAL5)(H) length: 9.449760e+05um, number of vias: 26611
[NR-eGR] Layer6(METAL6)(V) length: 8.877924e+05um, number of vias: 15350
[NR-eGR] Layer7(METAL7)(H) length: 8.418895e+05um, number of vias: 5391
[NR-eGR] Layer8(METAL8)(V) length: 3.015378e+05um, number of vias: 0
[NR-eGR] Total length: 5.735638e+06um, number of vias: 640955
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.259512e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.4, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1653.1M)
Extraction called for design 'CONV' of instances=52957 and nets=59444 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1653.113M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:20:02, real = 0:20:01, mem = 1261.7M, totSessionCpu=0:26:25 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1650.71)
Total number of fetched objects 60539
End delay calculation. (MEM=1692.95 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1692.95 CPU=0:00:08.9 REAL=0:00:09.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    41|   117|    -4.80|    66|    66|    -0.87|     0|     0|     0|     0|    -0.02|    -0.11|       0|       0|       0|  65.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.08|      36|      18|      30|  65.31| 0:00:01.0|  1785.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.08|       0|       0|       0|  65.31| 0:00:00.0|  1785.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=1785.3M) ***

*** Starting refinePlace (0:26:48 mem=1801.3M) ***
Total net bbox length = 3.931e+06 (1.820e+06 2.112e+06) (ext = 5.162e+04)
Density distribution unevenness ratio = 7.753%
Density distribution unevenness ratio = 7.679%
Move report: Detail placement moves 321 insts, mean move: 1.82 um, max move: 10.13 um
	Max move on inst (FE_OFC4204_caddr_wr_1): (291.64, 83.23) --> (285.20, 86.92)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1806.5MB
Summary Report:
Instances move: 321 (out of 53011 movable)
Instances flipped: 28
Mean displacement: 1.82 um
Max displacement: 10.13 um (Instance: FE_OFC4204_caddr_wr_1) (291.64, 83.23) -> (285.2, 86.92)
	Length: 14 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX16
Total net bbox length = 3.931e+06 (1.820e+06 2.112e+06) (ext = 5.162e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1806.5MB
*** Finished refinePlace (0:26:50 mem=1806.5M) ***
*** maximum move = 10.13 um ***
*** Finished re-routing un-routed nets (1806.5M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1806.5M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=1661.9M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.020  | -0.020  |  0.051  |
|           TNS (ns):| -0.079  | -0.079  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.314%
Routing Overflow: 0.03% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:20:28, real = 0:20:28, mem = 1327.7M, totSessionCpu=0:26:52 **
*** Timing NOT met, worst failing slack is -0.020
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.079 Density 65.31
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.020|   -0.020|  -0.079|   -0.079|    65.31%|   0:00:00.0| 1793.5M|av_func_mode_max|  reg2reg| string1_reg_0__35_/D     |
|   0.003|    0.003|   0.000|    0.000|    65.36%|   0:00:05.0| 1949.9M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|   0.006|    0.006|   0.000|    0.000|    65.36%|   0:00:01.0| 1949.9M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.018|    0.018|   0.000|    0.000|    65.37%|   0:00:01.0| 1949.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.028|    0.028|   0.000|    0.000|    65.38%|   0:00:01.0| 1854.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.036|    0.036|   0.000|    0.000|    65.39%|   0:00:02.0| 1930.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.036|    0.036|   0.000|    0.000|    65.39%|   0:00:00.0| 1930.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:10.0 mem=1930.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:10.0 mem=1930.8M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 65.39
*** Starting refinePlace (0:27:11 mem=1930.8M) ***
Total net bbox length = 3.938e+06 (1.823e+06 2.115e+06) (ext = 5.162e+04)
Density distribution unevenness ratio = 7.754%
Density distribution unevenness ratio = 7.759%
Move report: Timing Driven Placement moves 65 insts, mean move: 5.69 um, max move: 17.05 um
	Max move on inst (U40813): (942.08, 1009.42) --> (936.10, 998.35)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1930.8MB
Density distribution unevenness ratio = 7.694%
Move report: Detail placement moves 3853 insts, mean move: 3.98 um, max move: 18.40 um
	Max move on inst (FE_OFC4250_DP_OP_18677J1_122_5468_n1013): (926.90, 514.96) --> (945.30, 514.96)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1930.8MB
Summary Report:
Instances move: 3889 (out of 53059 movable)
Instances flipped: 849
Mean displacement: 4.02 um
Max displacement: 22.57 um (Instance: U40813) (942.08, 1009.42) -> (930.58, 998.35)
	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: AOI21X2
Total net bbox length = 3.936e+06 (1.821e+06 2.115e+06) (ext = 5.164e+04)
Runtime: CPU: 0:00:09.1 REAL: 0:00:10.0 MEM: 1930.8MB
*** Finished refinePlace (0:27:20 mem=1930.8M) ***
*** maximum move = 22.57 um ***
*** Finished re-routing un-routed nets (1930.8M) ***

*** Finish Physical Update (cpu=0:00:10.2 real=0:00:10.0 mem=1930.8M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 65.39
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:21.6 real=0:00:22.0 mem=1930.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.036
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.39%|        -|   0.000|   0.000|   0:00:00.0| 1813.2M|
|    65.39%|        0|   0.000|   0.000|   0:00:00.0| 1813.2M|
|    65.09%|      220|  -0.008|  -0.011|   0:00:06.0| 1814.7M|
|    65.07%|       15|  -0.008|  -0.011|   0:00:01.0| 1814.7M|
|    63.14%|     5187|  -0.000|  -0.000|   0:00:35.0| 1871.9M|
|    63.09%|      166|   0.000|   0.000|   0:00:04.0| 1871.9M|
|    63.09%|        2|   0.000|   0.000|   0:00:01.0| 1871.9M|
|    63.09%|        0|   0.000|   0.000|   0:00:00.0| 1871.9M|
|    63.09%|        0|   0.000|   0.000|   0:00:00.0| 1871.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 63.09
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:50.3) (real = 0:00:50.0) **
*** Starting refinePlace (0:28:12 mem=1871.9M) ***
Total net bbox length = 3.922e+06 (1.815e+06 2.107e+06) (ext = 5.959e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1871.9MB
Summary Report:
Instances move: 0 (out of 52802 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.922e+06 (1.815e+06 2.107e+06) (ext = 5.959e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1871.9MB
*** Finished refinePlace (0:28:13 mem=1871.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1871.9M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1871.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:52, real=0:00:52, mem=1681.14M, totSessionCpu=0:28:13).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59237  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59237 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59237 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.623970e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1187( 1.43%)      55( 0.07%)       0( 0.00%)   ( 1.50%) 
[NR-eGR] Layer3     328( 0.40%)      13( 0.02%)       0( 0.00%)   ( 0.41%) 
[NR-eGR] Layer4     312( 0.38%)       3( 0.00%)       0( 0.00%)   ( 0.38%) 
[NR-eGR] Layer5      52( 0.06%)       1( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer6     105( 0.13%)       1( 0.00%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer7     267( 0.32%)      25( 0.03%)       1( 0.00%)   ( 0.35%) 
[NR-eGR] Layer8      53( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2304( 0.40%)      98( 0.02%)       1( 0.00%)   ( 0.41%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.03% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207078
[NR-eGR] Layer2(METAL2)(V) length: 7.755757e+05um, number of vias: 282813
[NR-eGR] Layer3(METAL3)(H) length: 1.062576e+06um, number of vias: 63997
[NR-eGR] Layer4(METAL4)(V) length: 9.291836e+05um, number of vias: 39219
[NR-eGR] Layer5(METAL5)(H) length: 9.457146e+05um, number of vias: 26769
[NR-eGR] Layer6(METAL6)(V) length: 8.823851e+05um, number of vias: 15277
[NR-eGR] Layer7(METAL7)(H) length: 8.418357e+05um, number of vias: 5346
[NR-eGR] Layer8(METAL8)(V) length: 3.013245e+05um, number of vias: 0
[NR-eGR] Total length: 5.738595e+06um, number of vias: 640499
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.268889e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1676.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.23 seconds
Extraction called for design 'CONV' of instances=52802 and nets=59289 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1667.348M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1720.58)
Total number of fetched objects 60384
End delay calculation. (MEM=1724.67 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1724.67 CPU=0:00:08.5 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28|    70|    -4.80|    35|    35|    -0.87|     0|     0|     0|     0|    -0.11|    -0.49|       0|       0|       0|  63.09|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.11|    -0.45|      34|       2|       3|  63.17| 0:00:01.0|  1816.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.11|    -0.45|       0|       0|       0|  63.17| 0:00:00.0|  1816.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1816.2M) ***

*** Starting refinePlace (0:28:38 mem=1832.2M) ***
Total net bbox length = 3.924e+06 (1.816e+06 2.107e+06) (ext = 5.210e+04)
Move report: Detail placement moves 2 insts, mean move: 2.08 um, max move: 3.69 um
	Max move on inst (FE_OFC4254_n36215): (155.02, 828.61) --> (155.02, 832.30)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1832.2MB
Summary Report:
Instances move: 2 (out of 52838 movable)
Instances flipped: 0
Mean displacement: 2.08 um
Max displacement: 3.69 um (Instance: FE_OFC4254_n36215) (155.02, 828.61) -> (155.02, 832.3)
	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX4
Total net bbox length = 3.924e+06 (1.816e+06 2.107e+06) (ext = 5.210e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1832.2MB
*** Finished refinePlace (0:28:39 mem=1832.2M) ***
*** maximum move = 3.69 um ***
*** Finished re-routing un-routed nets (1832.2M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1832.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.112 (bump = 0.112)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.112 TNS Slack -0.450 Density 63.17
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.112|   -0.112|  -0.417|   -0.450|    63.17%|   0:00:00.0| 1832.2M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.000|   -0.019|   0.000|   -0.033|    63.19%|   0:00:24.0| 2063.2M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.4 real=0:00:24.0 mem=2063.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.019|   -0.019|  -0.033|   -0.033|    63.19%|   0:00:00.0| 2063.2M|av_func_mode_max|  default| string0_reg_3__10_/D     |
|   0.000|    0.000|   0.000|    0.000|    63.19%|   0:00:00.0| 2063.2M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2063.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.9 real=0:00:25.0 mem=2063.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.19
*** Starting refinePlace (0:29:11 mem=2063.2M) ***
Total net bbox length = 3.927e+06 (1.818e+06 2.109e+06) (ext = 5.210e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2063.2MB
Summary Report:
Instances move: 0 (out of 52858 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.927e+06 (1.818e+06 2.109e+06) (ext = 5.210e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2063.2MB
*** Finished refinePlace (0:29:12 mem=2063.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2063.2M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=2063.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.23
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:27.6 real=0:00:28.0 mem=2063.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.310%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2044.1M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=52858 and nets=59345 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1664.652M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59279  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59279 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59279 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.631822e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1172( 1.41%)      54( 0.07%)       0( 0.00%)   ( 1.48%) 
[NR-eGR] Layer3     293( 0.35%)      10( 0.01%)       0( 0.00%)   ( 0.37%) 
[NR-eGR] Layer4     288( 0.35%)       4( 0.00%)       0( 0.00%)   ( 0.35%) 
[NR-eGR] Layer5      58( 0.07%)       1( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer6      95( 0.11%)       0( 0.00%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer7     284( 0.34%)      32( 0.04%)       2( 0.00%)   ( 0.38%) 
[NR-eGR] Layer8      39( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2229( 0.38%)     101( 0.02%)       2( 0.00%)   ( 0.40%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.03% V
[NR-eGR] End Peak syMemory usage = 1725.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.71 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1721.43)
Total number of fetched objects 60440
End delay calculation. (MEM=1745.34 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1745.34 CPU=0:00:08.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:29:28 mem=1745.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:23:05, real = 0:23:04, mem = 1355.3M, totSessionCpu=0:29:29 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.068  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.233%
Routing Overflow: 0.04% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:23:08, real = 0:23:08, mem = 1352.3M, totSessionCpu=0:29:32 **
*** Finished optDesign ***
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:30:03 mem=1652.4M) ***
Density distribution unevenness ratio = 7.692%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1652.4MB
Summary Report:
Instances move: 0 (out of 52858 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1652.4MB
*** Finished refinePlace (0:30:04 mem=1652.4M) ***
Density distribution unevenness ratio = 7.692%
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1

Ring generation is complete.
vias are now being generated.
addRing created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |        8       |       NA       |
|  VIA67 |       32       |        0       |
| METAL7 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 1 -spacing 0.24 -set_to_set_distance 30 -start_from left -start_offset 40 -stop_offset 40 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 1 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 60 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |       60       |       NA       |
|  VIA67 |       240      |        0       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 1 -spacing 0.24 -set_to_set_distance 60 -start_from left -start_offset 60 -stop_offset 60 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 1 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 30 wires.
ViaGen created 120 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |       30       |       NA       |
|  VIA67 |       120      |        0       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1652.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 13.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:13.1  MEM: 496.8M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1619.7M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59279  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59279 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59279 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.632136e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1306( 1.57%)      51( 0.06%)       1( 0.00%)       0( 0.00%)   ( 1.64%) 
[NR-eGR] Layer3     319( 0.38%)      10( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.40%) 
[NR-eGR] Layer4     375( 0.45%)       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.46%) 
[NR-eGR] Layer5      40( 0.05%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer6     162( 0.20%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.20%) 
[NR-eGR] Layer7     308( 0.38%)      20( 0.02%)       0( 0.00%)       1( 0.00%)   ( 0.40%) 
[NR-eGR] Layer8      50( 0.06%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     2560( 0.44%)      85( 0.01%)       1( 0.00%)       1( 0.00%)   ( 0.46%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.04% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207176
[NR-eGR] Layer2(METAL2)(V) length: 7.869342e+05um, number of vias: 283891
[NR-eGR] Layer3(METAL3)(H) length: 1.066690e+06um, number of vias: 63775
[NR-eGR] Layer4(METAL4)(V) length: 9.435200e+05um, number of vias: 39337
[NR-eGR] Layer5(METAL5)(H) length: 9.476544e+05um, number of vias: 26402
[NR-eGR] Layer6(METAL6)(V) length: 8.504291e+05um, number of vias: 15293
[NR-eGR] Layer7(METAL7)(H) length: 8.448090e+05um, number of vias: 5539
[NR-eGR] Layer8(METAL8)(V) length: 3.077049e+05um, number of vias: 0
[NR-eGR] Total length: 5.747741e+06um, number of vias: 641413
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.278367e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1618.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.40 seconds
Extraction called for design 'CONV' of instances=52858 and nets=59345 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1608.648M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1621.5)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60440
End delay calculation. (MEM=1685.75 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1685.75 CPU=0:00:09.0 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=0:30:45 mem=1685.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |  0.063  |
|           TNS (ns):| -0.194  | -0.194  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.233%
Routing Overflow: 0.05% H and 0.04% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 19.74 sec
Total Real time: 20.0 sec
Total Memory Usage: 1617.4375 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	72 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1311.5M, totSessionCpu=0:30:52 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1637.5M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.033  |
|           TNS (ns):| -0.194  |
|    Violating Paths:|   10    |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.233%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1306.2M, totSessionCpu=0:30:55 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1631.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1631.4M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[0] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1712.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59279  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59279 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59279 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.748031e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1854( 2.24%)     120( 0.14%)       0( 0.00%)   ( 2.38%) 
[NR-eGR] Layer3     403( 0.49%)      19( 0.02%)       0( 0.00%)   ( 0.51%) 
[NR-eGR] Layer4     578( 0.70%)      13( 0.02%)       0( 0.00%)   ( 0.71%) 
[NR-eGR] Layer5      63( 0.08%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer6     233( 0.28%)       0( 0.00%)       0( 0.00%)   ( 0.28%) 
[NR-eGR] Layer7     363( 0.44%)      34( 0.04%)       1( 0.00%)   ( 0.49%) 
[NR-eGR] Layer8      68( 0.08%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     3562( 0.62%)     186( 0.03%)       1( 0.00%)   ( 0.65%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.11% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207176
[NR-eGR] Layer2(METAL2)(V) length: 8.177954e+05um, number of vias: 285131
[NR-eGR] Layer3(METAL3)(H) length: 1.076026e+06um, number of vias: 63509
[NR-eGR] Layer4(METAL4)(V) length: 9.712103e+05um, number of vias: 39804
[NR-eGR] Layer5(METAL5)(H) length: 9.533237e+05um, number of vias: 26200
[NR-eGR] Layer6(METAL6)(V) length: 8.800318e+05um, number of vias: 15398
[NR-eGR] Layer7(METAL7)(H) length: 8.453543e+05um, number of vias: 5589
[NR-eGR] Layer8(METAL8)(V) length: 3.211579e+05um, number of vias: 0
[NR-eGR] Total length: 5.864899e+06um, number of vias: 642807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.649471e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1700.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.45 seconds
Extraction called for design 'CONV' of instances=52858 and nets=59345 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1690.621M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1700.71)
Total number of fetched objects 60440
End delay calculation. (MEM=1743.7 CPU=0:00:08.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1743.7 CPU=0:00:08.9 REAL=0:00:09.0)
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.151  TNS Slack -1.097 
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.151|  -1.097|    63.23%|   0:00:00.0| 1852.0M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.072|  -0.289|    63.25%|   0:00:18.0| 1858.0M|av_func_mode_max|  default| l0temp3_reg_35_/D        |
|  -0.046|  -0.204|    63.26%|   0:00:03.0| 1858.0M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.046|  -0.204|    63.26%|   0:00:00.0| 1858.0M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.021|  -0.025|    63.28%|   0:00:01.0| 1858.0M|av_func_mode_max|  default| l0temp3_reg_35_/D        |
|  -0.021|  -0.032|    63.29%|   0:00:03.0| 1896.2M|av_func_mode_max|  default| l0temp3_reg_35_/D        |
|  -0.005|  -0.011|    63.29%|   0:00:00.0| 1896.2M|av_func_mode_max|  default| l0temp2_reg_29_/D        |
|  -0.005|  -0.011|    63.29%|   0:00:00.0| 1896.2M|av_func_mode_max|  default| l0temp2_reg_29_/D        |
|   0.000|   0.000|    63.29%|   0:00:00.0| 1896.2M|              NA|       NA| NA                       |
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:25.4 real=0:00:26.0 mem=1896.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:25.4 real=0:00:26.0 mem=1896.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.000
*** Check timing (0:00:00.1)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0352
real setup target slack: 0.0352
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1713.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59284  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59284 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59284 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.627704e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1285( 1.55%)      63( 0.08%)   ( 1.63%) 
[NR-eGR] Layer3     309( 0.37%)      10( 0.01%)   ( 0.38%) 
[NR-eGR] Layer4     322( 0.39%)       4( 0.00%)   ( 0.39%) 
[NR-eGR] Layer5      38( 0.05%)       1( 0.00%)   ( 0.05%) 
[NR-eGR] Layer6     169( 0.21%)       2( 0.00%)   ( 0.21%) 
[NR-eGR] Layer7     319( 0.39%)      37( 0.05%)   ( 0.43%) 
[NR-eGR] Layer8      66( 0.08%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total     2508( 0.43%)     117( 0.02%)   ( 0.45%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.03% V
[NR-eGR] End Peak syMemory usage = 1768.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.68 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:31:58 mem=1768.7M) ***
Density distribution unevenness ratio = 7.772%
incr SKP is on..., with optDC mode
Density distribution unevenness ratio = 7.753%
Move report: Timing Driven Placement moves 52633 insts, mean move: 15.65 um, max move: 773.72 um
	Max move on inst (FE_OFC4216_cdata_wr_4): (192.74, 134.89) --> (966.46, 134.89)
	Runtime: CPU: 0:07:08 REAL: 0:07:07 MEM: 1957.0MB
Density distribution unevenness ratio = 7.693%
Move report: Detail placement moves 18536 insts, mean move: 3.18 um, max move: 47.84 um
	Max move on inst (FE_OFC3761_n48792): (385.02, 551.86) --> (337.18, 551.86)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:09.0 MEM: 1957.0MB
Summary Report:
Instances move: 52654 (out of 52863 movable)
Instances flipped: 70
Mean displacement: 15.75 um
Max displacement: 773.72 um (Instance: FE_OFC4216_cdata_wr_4) (192.74, 134.89) -> (966.46, 134.89)
	Length: 10 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX16
Runtime: CPU: 0:07:16 REAL: 0:07:16 MEM: 1957.0MB
*** Finished refinePlace (0:39:15 mem=1957.0M) ***
Density distribution unevenness ratio = 7.668%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59284  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59284 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59284 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.480425e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1356( 1.63%)      50( 0.06%)       0( 0.00%)   ( 1.70%) 
[NR-eGR] Layer3     437( 0.53%)      13( 0.02%)       0( 0.00%)   ( 0.54%) 
[NR-eGR] Layer4     362( 0.44%)       7( 0.01%)       0( 0.00%)   ( 0.44%) 
[NR-eGR] Layer5      80( 0.10%)       1( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer6     176( 0.21%)       2( 0.00%)       0( 0.00%)   ( 0.22%) 
[NR-eGR] Layer7     377( 0.46%)      43( 0.05%)       6( 0.01%)   ( 0.52%) 
[NR-eGR] Layer8      59( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2847( 0.49%)     116( 0.02%)       6( 0.00%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207186
[NR-eGR] Layer2(METAL2)(V) length: 7.673850e+05um, number of vias: 282292
[NR-eGR] Layer3(METAL3)(H) length: 1.048946e+06um, number of vias: 63338
[NR-eGR] Layer4(METAL4)(V) length: 9.226002e+05um, number of vias: 39236
[NR-eGR] Layer5(METAL5)(H) length: 9.224079e+05um, number of vias: 26001
[NR-eGR] Layer6(METAL6)(V) length: 8.236253e+05um, number of vias: 15222
[NR-eGR] Layer7(METAL7)(H) length: 8.114831e+05um, number of vias: 5528
[NR-eGR] Layer8(METAL8)(V) length: 2.999252e+05um, number of vias: 0
[NR-eGR] Total length: 5.596372e+06um, number of vias: 638803
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.322018e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.3, real=0:00:04.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1707.2M)
Extraction called for design 'CONV' of instances=52863 and nets=59350 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1707.160M)
**optDesign ... cpu = 0:08:27, real = 0:08:27, mem = 1322.1M, totSessionCpu=0:39:19 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1707.76)
Total number of fetched objects 60445
End delay calculation. (MEM=1750.01 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1750.01 CPU=0:00:08.5 REAL=0:00:09.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12|    34|    -2.22|    28|    28|    -0.10|     0|     0|     0|     0|    -1.09|   -42.29|       0|       0|       0|  63.29|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.33|       6|       0|      33|  63.31| 0:00:02.0|  1863.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.33|       0|       0|       0|  63.31| 0:00:00.0|  1863.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1863.4M) ***

*** Starting refinePlace (0:39:41 mem=1879.4M) ***
Total net bbox length = 3.822e+06 (1.781e+06 2.041e+06) (ext = 6.538e+04)
Density distribution unevenness ratio = 7.724%
Density distribution unevenness ratio = 7.665%
Move report: Detail placement moves 36 insts, mean move: 2.71 um, max move: 9.21 um
	Max move on inst (U43964): (686.78, 238.21) --> (692.30, 234.52)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1879.4MB
Summary Report:
Instances move: 36 (out of 52869 movable)
Instances flipped: 0
Mean displacement: 2.71 um
Max displacement: 9.21 um (Instance: U43964) (686.78, 238.21) -> (692.3, 234.52)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X1
Total net bbox length = 3.822e+06 (1.781e+06 2.041e+06) (ext = 6.538e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1879.4MB
*** Finished refinePlace (0:39:42 mem=1879.4M) ***
*** maximum move = 9.21 um ***
*** Finished re-routing un-routed nets (1879.4M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1879.4M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=1722.7M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.199  |
|           TNS (ns):| -2.334  |
|    Violating Paths:|   28    |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.313%
Routing Overflow: 0.05% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:53, real = 0:08:52, mem = 1394.8M, totSessionCpu=0:39:44 **
*** Timing NOT met, worst failing slack is -0.199
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.199 TNS Slack -2.334 Density 63.31
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.199|   -0.199|  -2.334|   -2.334|    63.31%|   0:00:00.0| 1858.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.172|   -0.172|  -1.983|   -1.983|    63.31%|   0:00:01.0| 1860.0M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.145|   -0.145|  -1.834|   -1.834|    63.31%|   0:00:00.0| 1860.0M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.117|   -0.117|  -0.731|   -0.731|    63.32%|   0:00:01.0| 2001.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.093|   -0.093|  -0.594|   -0.594|    63.32%|   0:00:00.0| 2001.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.076|   -0.076|  -0.485|   -0.485|    63.33%|   0:00:01.0| 1944.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.058|   -0.058|  -0.409|   -0.409|    63.33%|   0:00:01.0| 1944.3M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.036|   -0.036|  -0.186|   -0.186|    63.35%|   0:00:03.0| 1944.3M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.032|   -0.032|  -0.099|   -0.099|    63.36%|   0:00:01.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.018|   -0.018|  -0.064|   -0.064|    63.36%|   0:00:01.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.018|   -0.018|  -0.018|   -0.018|    63.37%|   0:00:01.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.001|    0.001|   0.000|    0.000|    63.37%|   0:00:00.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp2_reg_29_/D        |
|   0.018|    0.018|   0.000|    0.000|    63.39%|   0:00:02.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp2_reg_29_/D        |
|   0.036|    0.036|   0.000|    0.000|    63.40%|   0:00:01.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.036|    0.036|   0.000|    0.000|    63.40%|   0:00:00.0| 1982.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.1 real=0:00:13.0 mem=1982.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.1 real=0:00:13.0 mem=1982.5M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 63.40
*** Starting refinePlace (0:40:09 mem=1982.5M) ***
Total net bbox length = 3.823e+06 (1.782e+06 2.041e+06) (ext = 6.538e+04)
Density distribution unevenness ratio = 7.743%
Density distribution unevenness ratio = 7.684%
Move report: Detail placement moves 273 insts, mean move: 1.03 um, max move: 8.28 um
	Max move on inst (FE_RC_155_0): (925.52, 869.20) --> (933.80, 869.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1982.5MB
Summary Report:
Instances move: 273 (out of 52908 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 8.28 um (Instance: FE_RC_155_0) (925.52, 869.2) -> (933.8, 869.2)
	Length: 12 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X8
Total net bbox length = 3.823e+06 (1.782e+06 2.041e+06) (ext = 6.538e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1982.5MB
*** Finished refinePlace (0:40:10 mem=1982.5M) ***
*** maximum move = 8.28 um ***
*** Finished re-routing un-routed nets (1982.5M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1982.5M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 63.40
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:20.0 real=0:00:20.0 mem=1982.5M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.036
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 63.40
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.40%|        -|   0.000|   0.000|   0:00:00.0| 1868.0M|
|    63.40%|        0|   0.000|   0.000|   0:00:00.0| 1868.0M|
|    63.27%|       84|  -0.005|  -0.005|   0:00:06.0| 1868.0M|
|    63.27%|        3|  -0.005|  -0.005|   0:00:00.0| 1868.0M|
|    62.69%|     1568|  -0.001|  -0.001|   0:00:19.0| 1925.2M|
|    62.68%|       47|  -0.001|  -0.001|   0:00:02.0| 1925.2M|
|    62.68%|        1|  -0.001|  -0.001|   0:00:00.0| 1925.2M|
|    62.68%|        0|  -0.001|  -0.001|   0:00:00.0| 1925.2M|
|    62.68%|        0|  -0.001|  -0.001|   0:00:01.0| 1925.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 62.68
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:30.9) (real = 0:00:31.0) **
*** Starting refinePlace (0:40:43 mem=1925.2M) ***
Total net bbox length = 3.820e+06 (1.780e+06 2.040e+06) (ext = 6.533e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1925.2MB
Summary Report:
Instances move: 0 (out of 52816 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.820e+06 (1.780e+06 2.040e+06) (ext = 6.533e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1925.2MB
*** Finished refinePlace (0:40:44 mem=1925.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1925.2M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1925.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:33, real=0:00:33, mem=1734.42M, totSessionCpu=0:40:45).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59249  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59249 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59249 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.479156e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1294( 1.56%)      60( 0.07%)       1( 0.00%)   ( 1.63%) 
[NR-eGR] Layer3     447( 0.54%)      13( 0.02%)       0( 0.00%)   ( 0.55%) 
[NR-eGR] Layer4     421( 0.51%)       6( 0.01%)       0( 0.00%)   ( 0.51%) 
[NR-eGR] Layer5      61( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer6     188( 0.23%)       1( 0.00%)       0( 0.00%)   ( 0.23%) 
[NR-eGR] Layer7     400( 0.49%)      29( 0.04%)       5( 0.01%)   ( 0.53%) 
[NR-eGR] Layer8      50( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2861( 0.49%)     109( 0.02%)       6( 0.00%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.04% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207112
[NR-eGR] Layer2(METAL2)(V) length: 7.662347e+05um, number of vias: 282517
[NR-eGR] Layer3(METAL3)(H) length: 1.049322e+06um, number of vias: 63266
[NR-eGR] Layer4(METAL4)(V) length: 9.215991e+05um, number of vias: 39201
[NR-eGR] Layer5(METAL5)(H) length: 9.221380e+05um, number of vias: 25836
[NR-eGR] Layer6(METAL6)(V) length: 8.235940e+05um, number of vias: 15120
[NR-eGR] Layer7(METAL7)(H) length: 8.113519e+05um, number of vias: 5504
[NR-eGR] Layer8(METAL8)(V) length: 3.009636e+05um, number of vias: 0
[NR-eGR] Total length: 5.595203e+06um, number of vias: 638556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.335089e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1728.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.30 seconds
Extraction called for design 'CONV' of instances=52816 and nets=59302 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1719.113M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1772.35)
Total number of fetched objects 60397
End delay calculation. (MEM=1776.44 CPU=0:00:08.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1776.44 CPU=0:00:08.9 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    26|    64|    -4.80|    37|    37|    -0.87|     0|     0|     0|     0|    -0.05|    -0.54|       0|       0|       0|  62.68|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.54|      26|       4|      10|  62.76| 0:00:01.0|  1887.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.54|       0|       0|       0|  62.76| 0:00:00.0|  1887.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1887.1M) ***

*** Starting refinePlace (0:41:10 mem=1903.1M) ***
Total net bbox length = 3.820e+06 (1.780e+06 2.040e+06) (ext = 5.946e+04)
Move report: Detail placement moves 4 insts, mean move: 3.57 um, max move: 7.38 um
	Max move on inst (FE_OFC2544_n35086): (629.28, 238.21) --> (629.28, 230.83)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1903.1MB
Summary Report:
Instances move: 4 (out of 52846 movable)
Instances flipped: 0
Mean displacement: 3.57 um
Max displacement: 7.38 um (Instance: FE_OFC2544_n35086) (629.28, 238.21) -> (629.28, 230.83)
	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
Total net bbox length = 3.820e+06 (1.780e+06 2.040e+06) (ext = 5.946e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1903.1MB
*** Finished refinePlace (0:41:11 mem=1903.1M) ***
*** maximum move = 7.38 um ***
*** Finished re-routing un-routed nets (1903.1M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1903.1M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.001 -> -0.048 (bump = 0.047)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -0.542 Density 62.76
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.048|   -0.048|  -0.542|   -0.542|    62.76%|   0:00:00.0| 1903.1M|av_func_mode_max|  reg2reg| string0_reg_2__35_/D     |
|   0.000|    0.001|   0.000|    0.000|    62.78%|   0:00:12.0| 1981.4M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:12.0 mem=1981.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:12.0 mem=1981.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.78
*** Starting refinePlace (0:41:29 mem=1981.4M) ***
Total net bbox length = 3.821e+06 (1.780e+06 2.040e+06) (ext = 5.946e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1981.4MB
Summary Report:
Instances move: 0 (out of 52850 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.821e+06 (1.780e+06 2.040e+06) (ext = 5.946e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1981.4MB
*** Finished refinePlace (0:41:30 mem=1981.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1981.4M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1981.4M) ***
** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -0.125 Density 62.79
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.9 real=0:00:14.0 mem=1981.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.091 (bump = 0.09)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -0.125 Density 62.79
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.091|   -0.091|  -0.125|   -0.125|    62.79%|   0:00:00.0| 1981.4M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.000|    0.001|   0.000|    0.000|    62.79%|   0:00:01.0| 1981.4M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1981.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1981.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.79
*** Starting refinePlace (0:41:38 mem=1981.4M) ***
Total net bbox length = 3.821e+06 (1.780e+06 2.040e+06) (ext = 5.946e+04)
Density distribution unevenness ratio = 7.634%
Move report: Detail placement moves 2 insts, mean move: 2.07 um, max move: 2.76 um
	Max move on inst (FE_RC_184_0): (761.30, 858.13) --> (764.06, 858.13)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1981.4MB
Summary Report:
Instances move: 2 (out of 52852 movable)
Instances flipped: 0
Mean displacement: 2.07 um
Max displacement: 2.76 um (Instance: FE_RC_184_0) (761.3, 858.13) -> (764.06, 858.13)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
Total net bbox length = 3.821e+06 (1.780e+06 2.040e+06) (ext = 5.946e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1981.4MB
*** Finished refinePlace (0:41:39 mem=1981.4M) ***
*** maximum move = 2.76 um ***
*** Finished re-routing un-routed nets (1981.4M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1981.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.79
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1981.4M) ***

End: GigaOpt nonLegal postEco optimization
*** Steiner Routed Nets: 0.288%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1962.3M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=52852 and nets=59338 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1711.863M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59275  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59275 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59275 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.485108e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1369( 1.65%)      71( 0.09%)       0( 0.00%)   ( 1.74%) 
[NR-eGR] Layer3     447( 0.54%)      15( 0.02%)       0( 0.00%)   ( 0.56%) 
[NR-eGR] Layer4     391( 0.47%)       3( 0.00%)       1( 0.00%)   ( 0.48%) 
[NR-eGR] Layer5      67( 0.08%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer6     249( 0.30%)       2( 0.00%)       0( 0.00%)   ( 0.31%) 
[NR-eGR] Layer7     403( 0.49%)      40( 0.05%)       4( 0.00%)   ( 0.55%) 
[NR-eGR] Layer8      37( 0.04%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2963( 0.51%)     131( 0.02%)       5( 0.00%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.05% V
[NR-eGR] End Peak syMemory usage = 1769.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.73 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1765.39)
Total number of fetched objects 60433
End delay calculation. (MEM=1808.38 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1808.38 CPU=0:00:08.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:41:56 mem=1808.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:05, real = 0:11:07, mem = 1389.5M, totSessionCpu=0:41:56 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.041  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.787%
Routing Overflow: 0.05% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:11:08, real = 0:11:10, mem = 1378.3M, totSessionCpu=0:41:59 **
*** Finished optDesign ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
Re-routed 29 nets
INFO: Total Number of Tie Cells (TIELO) placed: 1  
<CMD> setOptMode -usefulSkewCCOpt standard
<CMD> add_ndr -name CTS_2W1S -spacing {METAL1:METAL4 0.1 METAL5:METAL6 0.2 METAL7 0.3} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
<CMD> add_ndr -name CTS_2W2S -spacing {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
<CMD> create_route_type -name leaf_rule -non_default_rule CTS_2W1S -top_preferred_layer METAL5 -bottom_preferred_layer METAL4
<CMD> create_route_type -name trunk_rule -non_default_rule CTS_2W2S -top_preferred_layer METAL7 -bottom_preferred_layer METAL6 -shield_net VSS
<CMD> set_ccopt_property -net_type leaf route_type leaf_rule
<CMD> set_ccopt_property -net_type trunk route_type trunk_rule
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> set_ccopt_property buffer_cells {BUFX12 BUFX8 BUFX6 BUFX4 BUFX2}
<CMD> set_ccopt_property inverter_cells {INVX12 INVX8 INVX6 INVX4 INVX2}
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> set_ccopt_property target_skew 50ps
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 5867 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 8.6
<CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {Delay_Corner_max Delay_Corner_min}
<CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {Delay_Corner_max Delay_Corner_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/23 09:59:18, mem=1377.8M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1761.1M, init mem=1761.1M)
*info: Placed = 52853         
*info: Unplaced = 0           
Placement Density:62.79%(584143/930345)
Placement Density (including fixed std cells):62.79%(584143/930345)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1761.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1761.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59275  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59275 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59275 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.485108e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1369( 1.65%)      71( 0.09%)       0( 0.00%)   ( 1.74%) 
[NR-eGR] Layer3     447( 0.54%)      15( 0.02%)       0( 0.00%)   ( 0.56%) 
[NR-eGR] Layer4     391( 0.47%)       3( 0.00%)       1( 0.00%)   ( 0.48%) 
[NR-eGR] Layer5      67( 0.08%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer6     249( 0.30%)       2( 0.00%)       0( 0.00%)   ( 0.31%) 
[NR-eGR] Layer7     403( 0.49%)      40( 0.05%)       4( 0.00%)   ( 0.55%) 
[NR-eGR] Layer8      37( 0.04%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     2963( 0.51%)     131( 0.02%)       5( 0.00%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.05% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 207174
[NR-eGR] Layer2(METAL2)(V) length: 7.655637e+05um, number of vias: 282422
[NR-eGR] Layer3(METAL3)(H) length: 1.051315e+06um, number of vias: 63370
[NR-eGR] Layer4(METAL4)(V) length: 9.219459e+05um, number of vias: 39353
[NR-eGR] Layer5(METAL5)(H) length: 9.254630e+05um, number of vias: 25961
[NR-eGR] Layer6(METAL6)(V) length: 8.253283e+05um, number of vias: 15194
[NR-eGR] Layer7(METAL7)(H) length: 8.116811e+05um, number of vias: 5546
[NR-eGR] Layer8(METAL8)(V) length: 2.998238e+05um, number of vias: 0
[NR-eGR] Total length: 5.601121e+06um, number of vias: 639020
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.332693e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1699.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.05 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.2 real=0:00:03.3)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
use_inverters is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): leaf_rule (default: default)
  route_type (trunk): trunk_rule (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  use_inverters: true (default: auto)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  For power domain auto-default:
    Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
    Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
    Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982643.310um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
    Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
    Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
  For timing_corner Delay_Corner_max:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power domain auto-default:   0.126ns
    Buffer max distance for power domain auto-default: 325.128um
  Fastest wire driving cells and distances for power domain auto-default:
    For nets routed with trunk routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=387.429um, saturatedSlew=0.100ns, speed=2709.294um per ns, cellArea=43.812um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=325.128um, saturatedSlew=0.100ns, speed=4283.636um per ns, cellArea=41.766um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.364um, saturatedSlew=0.100ns, speed=2281.783um per ns, cellArea=81.502um^2 per 1000um}
    For nets routed with top routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=247.018um, saturatedSlew=0.080ns, speed=1904.534um per ns, cellArea=68.716um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=207.018um, saturatedSlew=0.083ns, speed=3270.427um per ns, cellArea=65.594um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin clk
  Total number of sinks:       5867
  Delay constrained sinks:     5867
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.126ns
  Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_XR       0.680    0.034    0.023    false
M2-M3    VIA23_V        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_V        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_V        0.420    0.032    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_V        0.420    0.085    0.036    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W1S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W2S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.6 real=0:00:04.7)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=505, icg=0, nicg=0, l=0, total=505
      cell areas       : b=0.000um^2, i=6623.255um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6623.255um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INVX12: 437 INVX8: 66 INVX6: 2 
    Bottom-up phase done. (took cpu=0:00:31.9 real=0:00:31.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:43:18 mem=1697.2M) ***
Total net bbox length = 3.862e+06 (1.800e+06 2.062e+06) (ext = 6.039e+04)
Density distribution unevenness ratio = 6.616%
Move report: Detail placement moves 2135 insts, mean move: 2.44 um, max move: 14.76 um
	Max move on inst (CTS_ccl_a_INV_CLOCK_NODE_UID_A1803a): (247.48, 725.29) --> (247.48, 740.05)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1709.1MB
Summary Report:
Instances move: 2135 (out of 53358 movable)
Instances flipped: 0
Mean displacement: 2.44 um
Max displacement: 14.76 um (Instance: CTS_ccl_a_INV_CLOCK_NODE_UID_A1803a) (247.48, 725.29) -> (247.48, 740.05)
	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX12
Total net bbox length = 3.865e+06 (1.802e+06 2.063e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1709.1MB
*** Finished refinePlace (0:43:19 mem=1709.1M) ***
    Moved 633 and flipped 130 of 6372 clock instance(s) during refinement.
    The largest move was 14.8 microns for CTS_ccl_a_INV_CLOCK_NODE_UID_A17e8b.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.1 real=0:00:02.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.46,1.89)             8
    [1.89,3.32)             8
    [3.32,4.75)            43
    [4.75,6.18)            98
    [6.18,7.61)            30
    [7.61,9.04)             0
    [9.04,10.47)           10
    [10.47,11.9)            1
    [11.9,13.33)           16
    [13.33,14.76)           6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
        14.76        (711.620,312.010)    (711.620,326.770)    ccl_a clock inverter, uid:A17e8b (a lib_cell INVX8) at (711.620,326.770), in power domain auto-default
        14.76        (247.480,725.290)    (247.480,740.050)    ccl_a clock inverter, uid:A1803a (a lib_cell INVX12) at (247.480,740.050), in power domain auto-default
        14.76        (247.480,725.290)    (247.480,710.530)    ccl_a clock inverter, uid:A1800d (a lib_cell INVX12) at (247.480,710.530), in power domain auto-default
        14.76        (711.620,312.010)    (711.620,297.250)    ccl_a clock inverter, uid:A1803d (a lib_cell INVX12) at (711.620,297.250), in power domain auto-default
        14.26        (417.680,334.150)    (403.420,334.150)    ccl_a clock inverter, uid:A17e5a (a lib_cell INVX8) at (403.420,334.150), in power domain auto-default
        14.26        (247.480,725.290)    (233.220,725.290)    ccl_a clock inverter, uid:A17e7d (a lib_cell INVX8) at (233.220,725.290), in power domain auto-default
        12.44        (711.620,312.010)    (706.560,319.390)    ccl_a clock inverter, uid:A18035 (a lib_cell INVX12) at (706.560,319.390), in power domain auto-default
        12.44        (247.480,725.290)    (252.540,717.910)    ccl clock inverter, uid:A18389 (a lib_cell INVX12) at (252.540,717.910), in power domain auto-default
        12.44        (247.480,725.290)    (242.420,717.910)    ccl clock inverter, uid:A1843e (a lib_cell INVX12) at (242.420,717.910), in power domain auto-default
        12.44        (247.480,725.290)    (252.540,732.670)    ccl clock inverter, uid:A1843d (a lib_cell INVX12) at (252.540,732.670), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:03.2 real=0:00:03.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=505, icg=0, nicg=0, l=0, total=505
      cell areas       : b=0.000um^2, i=6623.255um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6623.255um^2
      cell capacitance : b=0.000pF, i=12.037pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.037pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.341pF, leaf=11.051pF, total=14.392pF
      wire lengths     : top=0.000um, trunk=17068.615um, leaf=52870.295um, total=69938.910um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=31, worst=[0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.051ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=265 avg=0.081ns sd=0.016ns min=0.043ns max=0.105ns {26 <= 0.060ns, 103 <= 0.080ns, 127 <= 0.100ns} {8 <= 0.105ns, 1 > 0.105ns}
      Leaf  : target=0.100ns count=241 avg=0.093ns sd=0.005ns min=0.078ns max=0.104ns {1 <= 0.080ns, 218 <= 0.100ns} {22 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INVX12: 437 INVX8: 66 INVX6: 2 
    Primary reporting skew group after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.763, avg=0.717, sd=0.020], skew [0.102 vs 0.126, 100% {0.661, 0.763}] (wid=0.011 ws=0.005) (gid=0.754 gs=0.100)
    Skew group summary after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.763, avg=0.717, sd=0.020], skew [0.102 vs 0.126, 100% {0.661, 0.763}] (wid=0.011 ws=0.005) (gid=0.754 gs=0.100)
    Clock network insertion delays are now [0.661ns, 0.763ns] average 0.717ns std.dev 0.020ns
    Legalizer calls during this step: 25615 succeeded with DRC/Color checks: 25615 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:35.7 real=0:00:35.7)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ------------------------------------------------------------------------------------------------------
  Trunk        266      1.902       1         3        0.541      {53 <= 2, 186 <= 3, 27 <= 4}
  Leaf         241     24.344      12        31        2.861      {6 <= 19, 184 <= 26.600, 51 <= 34.200}
  ------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  -------------------------------------------------------------------------
  Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
              Tried       Failed      Failures       Failures    Failures
  -------------------------------------------------------------------------
  Trunk        26304        6407          48            7           6407
  Leaf          6934        3635           0            0           3635
  -------------------------------------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=53358 and nets=59844 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1697.168M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=505, icg=0, nicg=0, l=0, total=505
    cell areas       : b=0.000um^2, i=6623.255um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6623.255um^2
    cell capacitance : b=0.000pF, i=12.037pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.037pF
    sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.342pF, leaf=11.113pF, total=14.455pF
    wire lengths     : top=0.000um, trunk=17068.615um, leaf=52870.295um, total=69938.910um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=34, worst=[0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.057ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=265 avg=0.081ns sd=0.016ns min=0.043ns max=0.105ns {26 <= 0.060ns, 103 <= 0.080ns, 127 <= 0.100ns} {8 <= 0.105ns, 1 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.093ns sd=0.005ns min=0.078ns max=0.104ns {1 <= 0.080ns, 215 <= 0.100ns} {25 <= 0.105ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INVX12: 437 INVX8: 66 INVX6: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.661, max=0.763, avg=0.717, sd=0.020], skew [0.103 vs 0.126, 100% {0.661, 0.763}] (wid=0.011 ws=0.005) (gid=0.754 gs=0.100)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.661, max=0.763, avg=0.717, sd=0.020], skew [0.103 vs 0.126, 100% {0.661, 0.763}] (wid=0.011 ws=0.005) (gid=0.754 gs=0.100)
  Clock network insertion delays are now [0.661ns, 0.763ns] average 0.717ns std.dev 0.020ns
  Update congestion based capacitance done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Clustering done. (took cpu=0:00:37.3 real=0:00:37.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=519, icg=0, nicg=0, l=0, total=519
      cell areas       : b=0.000um^2, i=6803.179um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6803.179um^2
      cell capacitance : b=0.000pF, i=12.361pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.361pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.479pF, leaf=11.085pF, total=14.564pF
      wire lengths     : top=0.000um, trunk=17777.046um, leaf=52739.693um, total=70516.738um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=278 avg=0.080ns sd=0.016ns min=0.030ns max=0.100ns {6 <= 0.040ns, 23 <= 0.060ns, 113 <= 0.080ns, 136 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INVX12: 453 INVX8: 59 INVX6: 2 INVX4: 5 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Clock network insertion delays are now [0.661ns, 0.841ns] average 0.723ns std.dev 0.031ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8413}Legalizer calls during this step: 1557 succeeded with DRC/Color checks: 1555 succeeded without DRC/Color checks: 2
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:03.3 real=0:00:03.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=519, icg=0, nicg=0, l=0, total=519
      cell areas       : b=0.000um^2, i=6803.179um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6803.179um^2
      cell capacitance : b=0.000pF, i=12.361pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.361pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.479pF, leaf=11.085pF, total=14.564pF
      wire lengths     : top=0.000um, trunk=17777.046um, leaf=52739.693um, total=70516.738um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=278 avg=0.080ns sd=0.016ns min=0.030ns max=0.100ns {6 <= 0.040ns, 23 <= 0.060ns, 113 <= 0.080ns, 136 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INVX12: 453 INVX8: 59 INVX6: 2 INVX4: 5 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Clock network insertion delays are now [0.661ns, 0.841ns] average 0.723ns std.dev 0.031ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8413}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:03.6 real=0:00:03.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=519, icg=0, nicg=0, l=0, total=519
      cell areas       : b=0.000um^2, i=6803.179um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6803.179um^2
      cell capacitance : b=0.000pF, i=12.361pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.361pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.479pF, leaf=11.085pF, total=14.564pF
      wire lengths     : top=0.000um, trunk=17777.046um, leaf=52739.693um, total=70516.738um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=278 avg=0.080ns sd=0.016ns min=0.030ns max=0.100ns {6 <= 0.040ns, 23 <= 0.060ns, 113 <= 0.080ns, 136 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INVX12: 453 INVX8: 59 INVX6: 2 INVX4: 5 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Clock network insertion delays are now [0.661ns, 0.841ns] average 0.723ns std.dev 0.031ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8413}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=519, icg=0, nicg=0, l=0, total=519
      cell areas       : b=0.000um^2, i=6803.179um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6803.179um^2
      cell capacitance : b=0.000pF, i=12.361pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.361pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.479pF, leaf=11.085pF, total=14.564pF
      wire lengths     : top=0.000um, trunk=17777.046um, leaf=52739.693um, total=70516.738um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=278 avg=0.080ns sd=0.016ns min=0.030ns max=0.100ns {6 <= 0.040ns, 23 <= 0.060ns, 113 <= 0.080ns, 136 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INVX12: 453 INVX8: 59 INVX6: 2 INVX4: 5 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Clock network insertion delays are now [0.661ns, 0.841ns] average 0.723ns std.dev 0.031ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8413}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=519, icg=0, nicg=0, l=0, total=519
      cell areas       : b=0.000um^2, i=6803.179um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6803.179um^2
      cell capacitance : b=0.000pF, i=12.361pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.361pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.479pF, leaf=11.085pF, total=14.564pF
      wire lengths     : top=0.000um, trunk=17777.046um, leaf=52739.693um, total=70516.738um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=278 avg=0.080ns sd=0.016ns min=0.030ns max=0.100ns {6 <= 0.040ns, 23 <= 0.060ns, 113 <= 0.080ns, 136 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INVX12: 453 INVX8: 59 INVX6: 2 INVX4: 5 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.841, avg=0.723, sd=0.031], skew [0.180 vs 0.126*, 95% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.833 gs=0.179)
    Clock network insertion delays are now [0.661ns, 0.841ns] average 0.723ns std.dev 0.031ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8413}Legalizer calls during this step: 10 succeeded with DRC/Color checks: 10 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6750.560um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6750.560um^2
      cell capacitance : b=0.000pF, i=12.280pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.280pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.471pF, leaf=11.083pF, total=14.554pF
      wire lengths     : top=0.000um, trunk=17760.036um, leaf=52730.613um, total=70490.648um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=272 avg=0.080ns sd=0.015ns min=0.034ns max=0.100ns {3 <= 0.040ns, 23 <= 0.060ns, 115 <= 0.080ns, 131 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INVX12: 452 INVX8: 58 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.816, avg=0.719, sd=0.023], skew [0.155 vs 0.126*, 98.7% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.807 gs=0.153)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.816, avg=0.719, sd=0.023], skew [0.155 vs 0.126*, 98.7% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.807 gs=0.153)
    Clock network insertion delays are now [0.661ns, 0.816ns] average 0.719ns std.dev 0.023ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8157}Legalizer calls during this step: 297 succeeded with DRC/Color checks: 297 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6760.744um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6760.744um^2
      cell capacitance : b=0.000pF, i=12.305pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.305pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.459pF, leaf=11.083pF, total=14.542pF
      wire lengths     : top=0.000um, trunk=17688.140um, leaf=52730.153um, total=70418.293um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=272 avg=0.080ns sd=0.015ns min=0.034ns max=0.100ns {1 <= 0.040ns, 27 <= 0.060ns, 115 <= 0.080ns, 129 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INVX12: 454 INVX8: 57 INVX6: 1 INVX4: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.800, avg=0.719, sd=0.023], skew [0.139 vs 0.126*, 98.7% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.791 gs=0.137)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=0.661, max=0.800, avg=0.719, sd=0.023], skew [0.139 vs 0.126*, 98.7% {0.661, 0.787}] (wid=0.011 ws=0.005) (gid=0.791 gs=0.137)
    Clock network insertion delays are now [0.661ns, 0.800ns] average 0.719ns std.dev 0.023ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 8001}Legalizer calls during this step: 630 succeeded with DRC/Color checks: 630 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.2 real=0:00:03.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:44.2 real=0:00:44.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6760.744um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6760.744um^2
      cell capacitance : b=0.000pF, i=12.305pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=12.305pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.404pF, leaf=11.083pF, total=14.488pF
      wire lengths     : top=0.000um, trunk=17394.845um, leaf=52730.153um, total=70124.998um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=272 avg=0.079ns sd=0.015ns min=0.034ns max=0.100ns {1 <= 0.040ns, 29 <= 0.060ns, 115 <= 0.080ns, 127 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.058ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 238 <= 0.100ns} {2 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INVX12: 454 INVX8: 57 INVX6: 1 INVX4: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=0.660, max=0.800, avg=0.714, sd=0.021], skew [0.139 vs 0.126*, 98.7% {0.660, 0.786}] (wid=0.011 ws=0.005) (gid=0.791 gs=0.137)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=0.660, max=0.800, avg=0.714, sd=0.021], skew [0.139 vs 0.126*, 98.7% {0.660, 0.786}] (wid=0.011 ws=0.005) (gid=0.791 gs=0.137)
    Clock network insertion delays are now [0.660ns, 0.800ns] average 0.714ns std.dev 0.021ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 7997}Legalizer calls during this step: 905 succeeded with DRC/Color checks: 905 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6509.529um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6509.529um^2
      cell capacitance : b=0.000pF, i=11.708pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.708pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.488pF
      wire lengths     : top=0.000um, trunk=17398.425um, leaf=52730.153um, total=70128.578um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=272 avg=0.084ns sd=0.013ns min=0.039ns max=0.100ns {1 <= 0.040ns, 13 <= 0.060ns, 92 <= 0.080ns, 166 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INVX12: 386 INVX8: 114 INVX6: 11 INVX4: 2 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=0.683, max=0.791, avg=0.723, sd=0.019], skew [0.108 vs 0.126, 100% {0.683, 0.791}] (wid=0.011 ws=0.005) (gid=0.781 gs=0.106)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=0.683, max=0.791, avg=0.723, sd=0.019], skew [0.108 vs 0.126, 100% {0.683, 0.791}] (wid=0.011 ws=0.005) (gid=0.781 gs=0.106)
    Clock network insertion delays are now [0.683ns, 0.791ns] average 0.723ns std.dev 0.019ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 7906}Legalizer calls during this step: 726 succeeded with DRC/Color checks: 726 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.3 real=0:00:03.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6509.529um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6509.529um^2
      cell capacitance : b=0.000pF, i=11.708pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.708pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.488pF
      wire lengths     : top=0.000um, trunk=17398.425um, leaf=52730.153um, total=70128.578um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=272 avg=0.084ns sd=0.013ns min=0.039ns max=0.100ns {1 <= 0.040ns, 13 <= 0.060ns, 92 <= 0.080ns, 166 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INVX12: 386 INVX8: 114 INVX6: 11 INVX4: 2 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=0.683, max=0.791, avg=0.723, sd=0.019], skew [0.108 vs 0.126, 100% {0.683, 0.791}] (wid=0.011 ws=0.005) (gid=0.781 gs=0.106)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=0.683, max=0.791, avg=0.723, sd=0.019], skew [0.108 vs 0.126, 100% {0.683, 0.791}] (wid=0.011 ws=0.005) (gid=0.781 gs=0.106)
    Clock network insertion delays are now [0.683ns, 0.791ns] average 0.723ns std.dev 0.019ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 7906}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:04.2 real=0:00:04.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 0.790ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 515 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6509.529um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6509.529um^2
          cell capacitance : b=0.000pF, i=11.708pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.708pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.488pF
          wire lengths     : top=0.000um, trunk=17398.425um, leaf=52730.153um, total=70128.578um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=272 avg=0.084ns sd=0.013ns min=0.039ns max=0.100ns {1 <= 0.040ns, 13 <= 0.060ns, 92 <= 0.080ns, 166 <= 0.100ns}
          Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INVX12: 386 INVX8: 114 INVX6: 11 INVX4: 2 
        Clock network insertion delays are now [0.683ns, 0.791ns] average 0.723ns std.dev 0.019ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
          cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
          wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
          Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
        Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
        Legalizer calls during this step: 791 succeeded with DRC/Color checks: 791 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:03.2 real=0:00:03.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
          cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
          wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
          Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 791 succeeded with DRC/Color checks: 791 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:04.6 real=0:00:04.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
    cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
    cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
    sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
    wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
    Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
  Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
          cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
          wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
          Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:06.4 real=0:00:06.4)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=53366 and nets=59852 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1700.223M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
    cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
    cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
    sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
    wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
    Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
  Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
  Merging balancing drivers for power...
    Tried: 515 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6451.817um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6451.817um^2
      cell capacitance : b=0.000pF, i=11.571pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.571pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.489pF
      wire lengths     : top=0.000um, trunk=17402.825um, leaf=52730.153um, total=70132.978um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=272 avg=0.085ns sd=0.013ns min=0.039ns max=0.100ns {2 <= 0.040ns, 6 <= 0.060ns, 86 <= 0.080ns, 178 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INVX12: 373 INVX8: 119 INVX6: 19 INVX4: 2 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=0.680, max=0.781, avg=0.723, sd=0.020], skew [0.101 vs 0.126, 100% {0.680, 0.781}] (wid=0.011 ws=0.005) (gid=0.773 gs=0.098)
    Clock network insertion delays are now [0.680ns, 0.781ns] average 0.723ns std.dev 0.020ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=18.913pF fall=18.913pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=18.796pF fall=18.796pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6402.593um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6402.593um^2
      cell capacitance : b=0.000pF, i=11.454pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.454pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.488pF
      wire lengths     : top=0.000um, trunk=17400.215um, leaf=52730.153um, total=70130.368um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=272 avg=0.086ns sd=0.012ns min=0.039ns max=0.100ns {1 <= 0.040ns, 6 <= 0.060ns, 74 <= 0.080ns, 191 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INVX12: 364 INVX8: 117 INVX6: 30 INVX4: 2 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=0.678, max=0.781, avg=0.730, sd=0.019], skew [0.103 vs 0.126, 100% {0.678, 0.781}] (wid=0.010 ws=0.005) (gid=0.773 gs=0.102)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=0.678, max=0.781, avg=0.730, sd=0.019], skew [0.103 vs 0.126, 100% {0.678, 0.781}] (wid=0.010 ws=0.005) (gid=0.773 gs=0.102)
    Clock network insertion delays are now [0.678ns, 0.781ns] average 0.730ns std.dev 0.019ns
    Legalizer calls during this step: 667 succeeded with DRC/Color checks: 667 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:04.1 real=0:00:04.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
      cell areas       : b=0.000um^2, i=6402.593um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6402.593um^2
      cell capacitance : b=0.000pF, i=11.454pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.454pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.405pF, leaf=11.083pF, total=14.488pF
      wire lengths     : top=0.000um, trunk=17400.215um, leaf=52730.153um, total=70130.368um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=272 avg=0.086ns sd=0.012ns min=0.039ns max=0.100ns {1 <= 0.040ns, 6 <= 0.060ns, 74 <= 0.080ns, 191 <= 0.100ns}
      Leaf  : target=0.100ns count=242 avg=0.093ns sd=0.005ns min=0.078ns max=0.100ns {1 <= 0.080ns, 241 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INVX12: 364 INVX8: 117 INVX6: 30 INVX4: 2 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=0.678, max=0.781, avg=0.730, sd=0.019], skew [0.103 vs 0.126, 100% {0.678, 0.781}] (wid=0.010 ws=0.005) (gid=0.773 gs=0.102)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=0.678, max=0.781, avg=0.730, sd=0.019], skew [0.103 vs 0.126, 100% {0.678, 0.781}] (wid=0.010 ws=0.005) (gid=0.773 gs=0.102)
    Clock network insertion delays are now [0.678ns, 0.781ns] average 0.730ns std.dev 0.019ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Total capacitance is (rise=33.284pF fall=33.284pF), of which (rise=14.488pF fall=14.488pF) is wire, and (rise=18.796pF fall=18.796pF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.6 real=0:00:06.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:43:47 mem=1700.2M) ***
Total net bbox length = 3.866e+06 (1.802e+06 2.063e+06) (ext = 6.039e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1700.2MB
Summary Report:
Instances move: 0 (out of 53366 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.866e+06 (1.802e+06 2.063e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1700.2MB
*** Finished refinePlace (0:43:48 mem=1700.2M) ***
  Moved 0 and flipped 0 of 6380 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:18.5 real=0:00:18.5)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       514 (unrouted=514, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59338 (unrouted=64, trialRouted=59274, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 514 for routing of which 514 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59787  numIgnoredNets=59516
[NR-eGR] There are 271 clock nets ( 271 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 271 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 271 net(s) in layer range [6, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 1.809207e+04um
[NR-eGR] 
[NR-eGR] Move 46 nets to layer range [6, 8]
[NR-eGR] Layer group 2: route 46 net(s) in layer range [6, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.911420e+03um
[NR-eGR] 
[NR-eGR] Move 19 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 19 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.143900e+03um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 8]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.837600e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       6( 0.01%)   ( 0.01%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total        4( 0.00%)       0( 0.00%)       6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202090
[NR-eGR] Layer2(METAL2)(V) length: 7.398803e+05um, number of vias: 271052
[NR-eGR] Layer3(METAL3)(H) length: 1.027312e+06um, number of vias: 63550
[NR-eGR] Layer4(METAL4)(V) length: 9.219065e+05um, number of vias: 39685
[NR-eGR] Layer5(METAL5)(H) length: 9.258452e+05um, number of vias: 26283
[NR-eGR] Layer6(METAL6)(V) length: 8.324519e+05um, number of vias: 15467
[NR-eGR] Layer7(METAL7)(H) length: 8.181222e+05um, number of vias: 5555
[NR-eGR] Layer8(METAL8)(V) length: 2.999443e+05um, number of vias: 0
[NR-eGR] Total length: 5.565463e+06um, number of vias: 623682
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.766846e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 783
[NR-eGR] Layer2(METAL2)(V) length: 1.481126e+03um, number of vias: 823
[NR-eGR] Layer3(METAL3)(H) length: 1.939622e+03um, number of vias: 344
[NR-eGR] Layer4(METAL4)(V) length: 1.804015e+02um, number of vias: 332
[NR-eGR] Layer5(METAL5)(H) length: 3.821685e+02um, number of vias: 322
[NR-eGR] Layer6(METAL6)(V) length: 7.123543e+03um, number of vias: 273
[NR-eGR] Layer7(METAL7)(H) length: 6.441059e+03um, number of vias: 9
[NR-eGR] Layer8(METAL8)(V) length: 1.205400e+02um, number of vias: 0
[NR-eGR] Total length: 1.766846e+04um, number of vias: 2886
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.766846e+04um, number of vias: 2886
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1697.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.71 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1697.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 271  numPreroutedWires = 3020
[NR-eGR] Read numTotalNets=59787  numIgnoredNets=59545
[NR-eGR] There are 242 clock nets ( 242 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 242 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 242 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.129469e+04um
[NR-eGR] 
[NR-eGR] Move 98 nets to layer range [4, 7]
[NR-eGR] Layer group 2: route 98 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.098503e+04um
[NR-eGR] 
[NR-eGR] Move 96 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 96 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.060865e+04um
[NR-eGR] 
[NR-eGR] Move 8 nets to layer range [2, 8]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.324690e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       1( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 208199
[NR-eGR] Layer2(METAL2)(V) length: 7.543041e+05um, number of vias: 278427
[NR-eGR] Layer3(METAL3)(H) length: 1.044256e+06um, number of vias: 66411
[NR-eGR] Layer4(METAL4)(V) length: 9.346517e+05um, number of vias: 41717
[NR-eGR] Layer5(METAL5)(H) length: 9.349273e+05um, number of vias: 26283
[NR-eGR] Layer6(METAL6)(V) length: 8.324519e+05um, number of vias: 15467
[NR-eGR] Layer7(METAL7)(H) length: 8.181222e+05um, number of vias: 5555
[NR-eGR] Layer8(METAL8)(V) length: 2.999443e+05um, number of vias: 0
[NR-eGR] Total length: 5.618658e+06um, number of vias: 642059
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.319520e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6109
[NR-eGR] Layer2(METAL2)(V) length: 1.442383e+04um, number of vias: 7375
[NR-eGR] Layer3(METAL3)(H) length: 1.694404e+04um, number of vias: 2861
[NR-eGR] Layer4(METAL4)(V) length: 1.274523e+04um, number of vias: 2032
[NR-eGR] Layer5(METAL5)(H) length: 9.082099e+03um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.319520e+04um, number of vias: 18377
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.319520e+04um, number of vias: 18377
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1697.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.79 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:01.8 real=0:00:01.8)
Set FIXED routing status on 513 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       514 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=513, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59338 (unrouted=64, trialRouted=59274, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.3 real=0:00:02.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=53366 and nets=59852 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1697.168M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6402.593um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6402.593um^2
          cell capacitance : b=0.000pF, i=11.454pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.454pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.669pF, leaf=11.621pF, total=15.290pF
          wire lengths     : top=0.000um, trunk=17668.955um, leaf=53195.196um, total=70864.151um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=72, worst=[0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.115ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=272 avg=0.087ns sd=0.012ns min=0.040ns max=0.104ns {7 <= 0.060ns, 67 <= 0.080ns, 171 <= 0.100ns} {27 <= 0.105ns}
          Leaf  : target=0.100ns count=242 avg=0.095ns sd=0.005ns min=0.079ns max=0.106ns {1 <= 0.080ns, 196 <= 0.100ns} {44 <= 0.105ns, 1 > 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INVX12: 364 INVX8: 117 INVX6: 30 INVX4: 2 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=0.682, max=0.792, avg=0.739, sd=0.020], skew [0.110 vs 0.126, 100% {0.682, 0.792}] (wid=0.010 ws=0.005) (gid=0.783 gs=0.108)
        Skew group summary eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=0.682, max=0.792, avg=0.739, sd=0.020], skew [0.110 vs 0.126, 100% {0.682, 0.792}] (wid=0.010 ws=0.005) (gid=0.783 gs=0.108)
        Clock network insertion delays are now [0.682ns, 0.792ns] average 0.739ns std.dev 0.020ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         25
          Processed:             25
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             25
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6402.593um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6402.593um^2
          cell capacitance : b=0.000pF, i=11.454pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.454pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.669pF, leaf=11.621pF, total=15.290pF
          wire lengths     : top=0.000um, trunk=17668.955um, leaf=53195.196um, total=70864.151um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=72, worst=[0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.115ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=272 avg=0.087ns sd=0.012ns min=0.040ns max=0.104ns {7 <= 0.060ns, 67 <= 0.080ns, 171 <= 0.100ns} {27 <= 0.105ns}
          Leaf  : target=0.100ns count=242 avg=0.095ns sd=0.005ns min=0.079ns max=0.106ns {1 <= 0.080ns, 196 <= 0.100ns} {44 <= 0.105ns, 1 > 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Invs: INVX12: 364 INVX8: 117 INVX6: 30 INVX4: 2 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=0.682, max=0.792, avg=0.739, sd=0.020], skew [0.110 vs 0.126, 100% {0.682, 0.792}] (wid=0.010 ws=0.005) (gid=0.783 gs=0.108)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=0.682, max=0.792, avg=0.739, sd=0.020], skew [0.110 vs 0.126, 100% {0.682, 0.792}] (wid=0.010 ws=0.005) (gid=0.783 gs=0.108)
        Clock network insertion delays are now [0.682ns, 0.792ns] average 0.739ns std.dev 0.020ns
        Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 0.791ns.
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 940 long paths. The largest offset applied was 0.033ns
          
          Skew Group Offsets:
          
          -------------------------------------------------------------------------------------------
          Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -------------------------------------------------------------------------------------------
          clk/func_mode    5867       940       16.022%      0.033ns       0.792ns         0.758ns
          -------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.005       438
            0.005        0.010       344
            0.010        0.015        80
            0.015        0.020         0
            0.020        0.025         0
            0.025        0.030        52
            0.030      and above      26
          -------------------------------
          
          Mean=0.007ns Median=0.005ns Std.Dev=0.008ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
100% 
        DoDownSizing Summary : numSized = 3, numUnchanged = 84, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 427, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 87, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 85, unsuccessful: 0, sized: 3
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6397.501um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6397.501um^2
          cell capacitance : b=0.000pF, i=11.442pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.442pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.669pF, leaf=11.621pF, total=15.290pF
          wire lengths     : top=0.000um, trunk=17668.955um, leaf=53195.196um, total=70864.151um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=72, worst=[0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.115ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=272 avg=0.087ns sd=0.012ns min=0.040ns max=0.104ns {7 <= 0.060ns, 64 <= 0.080ns, 174 <= 0.100ns} {27 <= 0.105ns}
          Leaf  : target=0.100ns count=242 avg=0.095ns sd=0.005ns min=0.079ns max=0.106ns {1 <= 0.080ns, 196 <= 0.100ns} {44 <= 0.105ns, 1 > 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Invs: INVX12: 364 INVX8: 115 INVX6: 31 INVX4: 3 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=0.682, max=0.792, avg=0.739, sd=0.020], skew [0.110 vs 0.126, 100% {0.682, 0.792}] (wid=0.010 ws=0.005) (gid=0.783 gs=0.108)
        Skew group summary eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=0.682, max=0.792, avg=0.739, sd=0.020], skew [0.110 vs 0.126, 100% {0.682, 0.792}] (wid=0.010 ws=0.005) (gid=0.783 gs=0.108)
        Clock network insertion delays are now [0.682ns, 0.792ns] average 0.739ns std.dev 0.020ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.3 real=0:00:01.3)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 514, tested: 514, violation detected: 72, violation ignored (due to small violation): 49, cannot run: 0, attempted: 23, unsuccessful: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        --------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted           Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
        --------------------------------------------------------------------------------------------------------------------------
        top                0                   0                   0            0                    0 (0.0%)            0 (0.0%)
        trunk              6 (26.1%)           2 (66.7%)           0            0                    2 (66.7%)           4 (20.0%)
        leaf              17 (73.9%)           1 (33.3%)           0            0                    1 (33.3%)          16 (80.0%)
        --------------------------------------------------------------------------------------------------------------------------
        Total             23 (100%)            3 (100%)     -            -                           3 (100%)           20 (100%)
        --------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 20, Area change: 8.487um^2 (0.133%)
        Max. move: 0.920um(CTS_ccl_a_INV_CLOCK_NODE_UID_A17e4d {Ccopt::ClockTree::ClockDriver at 0x7ff43a5fe1a0, uid:A17e4d, a ccl_a INVX8 at (347.300,142.270) in powerdomain auto-default in usermodule module CONV in clock tree clk} and 5 others), Min. move: 0.000um, Avg. move: 0.060um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=513, icg=0, nicg=0, l=0, total=513
          cell areas       : b=0.000um^2, i=6405.988um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6405.988um^2
          cell capacitance : b=0.000pF, i=11.462pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.462pF
          sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.669pF, leaf=11.621pF, total=15.290pF
          wire lengths     : top=0.000um, trunk=17668.955um, leaf=53195.196um, total=70864.151um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=70, worst=[0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.001ns sum=0.108ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=272 avg=0.087ns sd=0.012ns min=0.040ns max=0.104ns {7 <= 0.060ns, 65 <= 0.080ns, 174 <= 0.100ns} {26 <= 0.105ns}
          Leaf  : target=0.100ns count=242 avg=0.095ns sd=0.005ns min=0.073ns max=0.106ns {2 <= 0.080ns, 196 <= 0.100ns} {43 <= 0.105ns, 1 > 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Invs: INVX12: 366 INVX8: 114 INVX6: 30 INVX4: 3 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=0.686, max=0.792, avg=0.739, sd=0.020], skew [0.106 vs 0.126, 100% {0.686, 0.792}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.105)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=0.686, max=0.792, avg=0.739, sd=0.020], skew [0.106 vs 0.126, 100% {0.686, 0.792}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.105)
        Clock network insertion delays are now [0.686ns, 0.792ns] average 0.739ns std.dev 0.020ns
        Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
        Moving clock insts towards fanout...
          Move to sink centre: considered=61, unsuccessful=0, alreadyClose=0, noImprovementFound=53, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=7
        Moving clock insts towards fanout done.
        Cloning clock nodes to reduce slew violations....
          Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
          Fanout results : attempted = 25 ,succeeded = 25 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done.
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 191 insts, 382 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:43:56 mem=1757.5M) ***
Total net bbox length = 3.866e+06 (1.802e+06 2.063e+06) (ext = 6.039e+04)
Density distribution unevenness ratio = 7.782%
Move report: Detail placement moves 299 insts, mean move: 1.49 um, max move: 5.53 um
	Max move on inst (FE_OFC3769_n35791): (693.22, 503.89) --> (695.06, 507.58)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1757.5MB
Summary Report:
Instances move: 299 (out of 53367 movable)
Instances flipped: 0
Mean displacement: 1.49 um
Max displacement: 5.53 um (Instance: FE_OFC3769_n35791) (693.22, 503.89) -> (695.06, 507.58)
	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX6
Total net bbox length = 3.866e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1757.5MB
*** Finished refinePlace (0:43:58 mem=1757.5M) ***
  Moved 33 and flipped 3 of 6381 clock instance(s) during refinement.
  The largest move was 4.15 microns for buffer_reg_3__48__0_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:10.7 real=0:00:10.7)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=0, i=514, icg=0, nicg=0, l=0, total=514
    cell areas       : b=0.000um^2, i=6419.567um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6419.567um^2
    cell capacitance : b=0.000pF, i=11.487pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.487pF
    sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.669pF, leaf=11.623pF, total=15.292pF
    wire lengths     : top=0.000um, trunk=17674.015um, leaf=53201.990um, total=70876.005um
  Clock DAG net violations before routing clock trees:
    Remaining Transition : {count=70, worst=[0.025ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.003ns sum=0.127ns
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.100ns count=272 avg=0.087ns sd=0.012ns min=0.040ns max=0.125ns {7 <= 0.060ns, 65 <= 0.080ns, 173 <= 0.100ns} {26 <= 0.105ns, 1 > 0.105ns}
    Leaf  : target=0.100ns count=243 avg=0.095ns sd=0.006ns min=0.062ns max=0.105ns {4 <= 0.080ns, 196 <= 0.100ns} {43 <= 0.105ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Invs: INVX12: 367 INVX8: 114 INVX6: 30 INVX4: 3 
  Primary reporting skew group before routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.686, max=0.792, avg=0.739, sd=0.020], skew [0.106 vs 0.126, 100% {0.686, 0.792}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.105)
  Skew group summary before routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.686, max=0.792, avg=0.739, sd=0.020], skew [0.106 vs 0.126, 100% {0.686, 0.792}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.105)
  Clock network insertion delays are now [0.686ns, 0.792ns] average 0.739ns std.dev 0.020ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       515 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=513, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59338 (unrouted=64, trialRouted=59274, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 515 for routing of which 515 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=59788  numIgnoredNets=59517
[NR-eGR] There are 271 clock nets ( 271 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 1. Nets 271 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 271 net(s) in layer range [6, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 1.811421e+04um
[NR-eGR] 
[NR-eGR] Move 45 nets to layer range [6, 8]
[NR-eGR] Layer group 2: route 45 net(s) in layer range [6, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.730610e+03um
[NR-eGR] 
[NR-eGR] Move 17 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 17 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.084800e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       4( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total        1( 0.00%)       0( 0.00%)       4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202091
[NR-eGR] Layer2(METAL2)(V) length: 7.398621e+05um, number of vias: 271060
[NR-eGR] Layer3(METAL3)(H) length: 1.027323e+06um, number of vias: 63547
[NR-eGR] Layer4(METAL4)(V) length: 9.219336e+05um, number of vias: 39684
[NR-eGR] Layer5(METAL5)(H) length: 9.258213e+05um, number of vias: 26285
[NR-eGR] Layer6(METAL6)(V) length: 8.324443e+05um, number of vias: 15470
[NR-eGR] Layer7(METAL7)(H) length: 8.181411e+05um, number of vias: 5557
[NR-eGR] Layer8(METAL8)(V) length: 2.999513e+05um, number of vias: 0
[NR-eGR] Total length: 5.565476e+06um, number of vias: 623694
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.768218e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 784
[NR-eGR] Layer2(METAL2)(V) length: 1.462880e+03um, number of vias: 831
[NR-eGR] Layer3(METAL3)(H) length: 1.950202e+03um, number of vias: 341
[NR-eGR] Layer4(METAL4)(V) length: 2.074615e+02um, number of vias: 331
[NR-eGR] Layer5(METAL5)(H) length: 3.582485e+02um, number of vias: 324
[NR-eGR] Layer6(METAL6)(V) length: 7.115958e+03um, number of vias: 276
[NR-eGR] Layer7(METAL7)(H) length: 6.459919e+03um, number of vias: 11
[NR-eGR] Layer8(METAL8)(V) length: 1.275100e+02um, number of vias: 0
[NR-eGR] Total length: 1.768218e+04um, number of vias: 2898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.768218e+04um, number of vias: 2898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1697.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.74 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1697.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=350 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 271  numPreroutedWires = 3040
[NR-eGR] Read numTotalNets=59788  numIgnoredNets=59545
[NR-eGR] There are 243 clock nets ( 243 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 243 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 243 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.129100e+04um
[NR-eGR] 
[NR-eGR] Move 95 nets to layer range [4, 7]
[NR-eGR] Layer group 2: route 95 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.019906e+04um
[NR-eGR] 
[NR-eGR] Move 94 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 94 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.004039e+04um
[NR-eGR] 
[NR-eGR] Move 8 nets to layer range [2, 8]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.324690e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7      18( 0.02%)   ( 0.02%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 208201
[NR-eGR] Layer2(METAL2)(V) length: 7.543808e+05um, number of vias: 278439
[NR-eGR] Layer3(METAL3)(H) length: 1.044331e+06um, number of vias: 66391
[NR-eGR] Layer4(METAL4)(V) length: 9.345902e+05um, number of vias: 41703
[NR-eGR] Layer5(METAL5)(H) length: 9.348369e+05um, number of vias: 26285
[NR-eGR] Layer6(METAL6)(V) length: 8.324443e+05um, number of vias: 15470
[NR-eGR] Layer7(METAL7)(H) length: 8.181411e+05um, number of vias: 5557
[NR-eGR] Layer8(METAL8)(V) length: 2.999513e+05um, number of vias: 0
[NR-eGR] Total length: 5.618675e+06um, number of vias: 642046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.319865e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6110
[NR-eGR] Layer2(METAL2)(V) length: 1.451874e+04um, number of vias: 7379
[NR-eGR] Layer3(METAL3)(H) length: 1.700765e+04um, number of vias: 2844
[NR-eGR] Layer4(METAL4)(V) length: 1.265667e+04um, number of vias: 2019
[NR-eGR] Layer5(METAL5)(H) length: 9.015588e+03um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.319865e+04um, number of vias: 18352
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.319865e+04um, number of vias: 18352
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1697.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.84 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_11587_cad29_b05069_Syr3TE/.rgfgjAh8o
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:02.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 515 clock nets with NanoRoute.
  0 nets are default rule, 243 are CTS_2W1S and 272 are CTS_2W2S.
  Removed pre-existing routes for 514 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/23 10:00:40, mem=1356.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Jun 23 10:00:40 2019
#
#WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sun Jun 23 10:00:42 2019
#
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (EMS-27) Message (NRDB-2077) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-2078) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 59851 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1448.84 (MB), peak = 1926.95 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Sun Jun 23 10:00:52 2019
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 32.13 (MB)
#Total memory = 1449.33 (MB)
#Peak memory = 1926.95 (MB)
#
#
#Start global routing on Sun Jun 23 10:00:52 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Jun 23 10:00:52 2019
#
#Start routing resource analysis on Sun Jun 23 10:00:52 2019
#
#Routing resource analysis is done on Sun Jun 23 10:00:53 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2593           0       29929    76.16%
#  METAL2         V        2318           0       29929     0.00%
#  METAL3         H        2593           0       29929     0.00%
#  METAL4         V        2318           0       29929     0.00%
#  METAL5         H        2593           0       29929     0.00%
#  METAL6         V        2277          41       29929     0.56%
#  METAL7         H        2550          43       29929     0.00%
#  METAL8         V         927           0       29929     0.00%
#  --------------------------------------------------------------
#  Total                  18169       0.43%      239432     9.59%
#
#  272 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Jun 23 10:00:53 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.45 (MB), peak = 1926.95 (MB)
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1454.19 (MB), peak = 1926.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.55 (MB), peak = 1926.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.91 (MB), peak = 1926.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 65 (skipped).
#Total number of selected nets for routing = 514.
#Total number of unselected nets (but routable) for routing = 59274 (skipped).
#Total number of nets in the design = 59853.
#
#59274 skipped nets do not have any wires.
#514 routable nets have only global wires.
#514 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#---------------------------------------------------------------------
#        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------
#      Default           0            0              0               0  
#     CTS_2W1S           0          243            243               0  
#     CTS_2W2S         271            0              0               0  
#---------------------------------------------------------------------
#        Total         271          243            243               0  
#---------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------
#        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------
#      Default           0            0              0           59274  
#     CTS_2W1S           0          243            243               0  
#     CTS_2W2S         271            0              0               0  
#---------------------------------------------------------------------
#        Total         271          243            243           59274  
#---------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 515
#Total wire length = 68253 um.
#Total half perimeter of net bounding box = 45055 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 14914 um.
#Total wire length on LAYER METAL3 = 17903 um.
#Total wire length on LAYER METAL4 = 12644 um.
#Total wire length on LAYER METAL5 = 9330 um.
#Total wire length on LAYER METAL6 = 6999 um.
#Total wire length on LAYER METAL7 = 6341 um.
#Total wire length on LAYER METAL8 = 123 um.
#Total number of vias = 17819
#Up-Via Summary (total 17819):
#           
#-----------------------
# METAL1           6893
# METAL2           5638
# METAL3           2840
# METAL4           1889
# METAL5            308
# METAL6            240
# METAL7             11
#-----------------------
#                 17819 
#
#Total number of involved priority nets 514
#Maximum src to sink distance for priority net 350.5
#Average of max src_to_sink distance for priority net 74.6
#Average of ave src_to_sink distance for priority net 51.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 39.16 (MB)
#Total memory = 1488.49 (MB)
#Peak memory = 1926.95 (MB)
#
#Finished global routing on Sun Jun 23 10:00:54 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.44 (MB), peak = 1926.95 (MB)
#Start Track Assignment.
#Done with 3875 horizontal wires in 2 hboxes and 4108 vertical wires in 2 hboxes.
#Done with 33 horizontal wires in 2 hboxes and 45 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 515
#Total wire length = 74897 um.
#Total half perimeter of net bounding box = 45055 um.
#Total wire length on LAYER METAL1 = 6681 um.
#Total wire length on LAYER METAL2 = 14811 um.
#Total wire length on LAYER METAL3 = 17896 um.
#Total wire length on LAYER METAL4 = 12552 um.
#Total wire length on LAYER METAL5 = 9375 um.
#Total wire length on LAYER METAL6 = 7013 um.
#Total wire length on LAYER METAL7 = 6438 um.
#Total wire length on LAYER METAL8 = 131 um.
#Total number of vias = 17819
#Up-Via Summary (total 17819):
#           
#-----------------------
# METAL1           6893
# METAL2           5638
# METAL3           2840
# METAL4           1889
# METAL5            308
# METAL6            240
# METAL7             11
#-----------------------
#                 17819 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1473.47 (MB), peak = 1926.95 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 56.32 (MB)
#Total memory = 1473.48 (MB)
#Peak memory = 1926.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 72.8% required routing.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        4        4
#	Totals        4        4
#cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1530.55 (MB), peak = 1926.95 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.85 (MB), peak = 1926.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 515
#Total wire length = 72633 um.
#Total half perimeter of net bounding box = 45055 um.
#Total wire length on LAYER METAL1 = 64 um.
#Total wire length on LAYER METAL2 = 2964 um.
#Total wire length on LAYER METAL3 = 10573 um.
#Total wire length on LAYER METAL4 = 27577 um.
#Total wire length on LAYER METAL5 = 17048 um.
#Total wire length on LAYER METAL6 = 7552 um.
#Total wire length on LAYER METAL7 = 6738 um.
#Total wire length on LAYER METAL8 = 116 um.
#Total number of vias = 27097
#Up-Via Summary (total 27097):
#           
#-----------------------
# METAL1           6916
# METAL2           6939
# METAL3           6560
# METAL4           5936
# METAL5            401
# METAL6            339
# METAL7              6
#-----------------------
#                 27097 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -2.74 (MB)
#Total memory = 1470.75 (MB)
#Peak memory = 1926.95 (MB)
#Analyzing shielding information. 
#  Total shield net = 272 (one-side = 0, hf = 0 ), 271 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.79 (MB), peak = 1926.95 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1470.91 (MB), peak = 1926.95 (MB)
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1470.91 (MB), peak = 1926.95 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1503.08 (MB), peak = 1926.95 (MB)
#      Finished loop 1
#      Start loop 2
#        cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1520.59 (MB), peak = 1926.95 (MB)
#      Finished loop 2
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1498.32 (MB), peak = 1926.95 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1498.32 (MB), peak = 1926.95 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 272
#Number of nets reported: 271
#Number of nets without shielding: 51
#Average ratio                   : 0.809
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.080
#METAL2:         3.3        4.0     0.616
#METAL3:         5.8        8.3     0.706
#METAL4:         1.2        1.4     0.619
#METAL5:         1.1        1.8     0.821
#METAL6:        27.9       40.8     0.733
#METAL7:        24.9       47.6     0.957
#METAL8:         0.4        0.9     1.000
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1472.31 (MB), peak = 1926.95 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:37
#Elapsed time = 00:01:37
#Increased memory = -1.17 (MB)
#Total memory = 1472.31 (MB)
#Peak memory = 1926.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:54
#Elapsed time = 00:01:54
#Increased memory = 62.54 (MB)
#Total memory = 1418.62 (MB)
#Peak memory = 1926.95 (MB)
#Number of warnings = 85
#Total number of warnings = 87
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jun 23 10:02:34 2019
#
% End globalDetailRoute (date=06/23 10:02:34, total cpu=0:01:54, real=0:01:54, peak res=1534.6M, current mem=1418.6M)
        NanoRoute done. (took cpu=0:01:54 real=0:01:54)
      Clock detailed routing done.
Checking guided vs. routed lengths for 515 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          175
        50.000     100.000          263
       100.000     150.000           50
       150.000     200.000            9
       200.000     250.000            7
       250.000     300.000           10
       300.000     350.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          262
        0.000     10.000          194
       10.000     20.000           38
       20.000     30.000           13
       30.000     40.000            4
       40.000     50.000            1
       50.000     60.000            0
       60.000     70.000            2
       70.000     80.000            0
       80.000     90.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_1609 (27 terminals)
    Guided length:  max path =   122.570um, total =   214.560um
    Routed length:  max path =   109.330um, total =   276.605um
    Deviation:      max path =   -10.802%,  total =    28.917%

    Net CTS_1814 (24 terminals)
    Guided length:  max path =    99.069um, total =   227.060um
    Routed length:  max path =   102.030um, total =   291.930um
    Deviation:      max path =     2.989%,  total =    28.570%

    Net CTS_1815 (27 terminals)
    Guided length:  max path =   120.180um, total =   230.290um
    Routed length:  max path =   122.890um, total =   293.435um
    Deviation:      max path =     2.255%,  total =    27.420%

    Net CTS_1747 (26 terminals)
    Guided length:  max path =    97.950um, total =   236.145um
    Routed length:  max path =   100.070um, total =   299.395um
    Deviation:      max path =     2.164%,  total =    26.784%

    Net CTS_1801 (23 terminals)
    Guided length:  max path =   104.270um, total =   183.480um
    Routed length:  max path =   101.560um, total =   232.250um
    Deviation:      max path =    -2.599%,  total =    26.581%

    Net CTS_2009 (25 terminals)
    Guided length:  max path =   102.160um, total =   224.680um
    Routed length:  max path =    94.490um, total =   283.970um
    Deviation:      max path =    -7.508%,  total =    26.389%

    Net CTS_1967 (27 terminals)
    Guided length:  max path =   129.000um, total =   225.540um
    Routed length:  max path =   123.720um, total =   281.115um
    Deviation:      max path =    -4.093%,  total =    24.641%

    Net CTS_1642 (24 terminals)
    Guided length:  max path =   108.230um, total =   216.920um
    Routed length:  max path =   120.730um, total =   270.075um
    Deviation:      max path =    11.549%,  total =    24.504%

    Net CTS_1941 (25 terminals)
    Guided length:  max path =   103.430um, total =   189.190um
    Routed length:  max path =    96.340um, total =   234.610um
    Deviation:      max path =    -6.855%,  total =    24.008%

    Net CTS_1957 (25 terminals)
    Guided length:  max path =   112.330um, total =   240.560um
    Routed length:  max path =   119.040um, total =   298.095um
    Deviation:      max path =     5.973%,  total =    23.917%

Set FIXED routing status on 514 net(s)
Set FIXED placed status on 514 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       515 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=514, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59338 (unrouted=59338, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7901 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 514  numPreroutedWires = 31772
[NR-eGR] Read numTotalNets=59788  numIgnoredNets=514
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 59274 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59274 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 5.439732e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1590( 1.92%)      95( 0.11%)       1( 0.00%)       0( 0.00%)   ( 2.03%) 
[NR-eGR] Layer3     555( 0.67%)      20( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.69%) 
[NR-eGR] Layer4     459( 0.55%)       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.56%) 
[NR-eGR] Layer5     208( 0.25%)       7( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.26%) 
[NR-eGR] Layer6     450( 0.55%)      12( 0.01%)       2( 0.00%)       0( 0.00%)   ( 0.57%) 
[NR-eGR] Layer7     618( 0.76%)      85( 0.10%)       6( 0.01%)       2( 0.00%)   ( 0.87%) 
[NR-eGR] Layer8      66( 0.08%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     3946( 0.68%)     224( 0.04%)      10( 0.00%)       2( 0.00%)   ( 0.72%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.05% V
[NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.06% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 6.604000e+01um, number of vias: 208223
[NR-eGR] Layer2(METAL2)(V) length: 7.722459e+05um, number of vias: 279082
[NR-eGR] Layer3(METAL3)(H) length: 1.062494e+06um, number of vias: 68923
[NR-eGR] Layer4(METAL4)(V) length: 9.366576e+05um, number of vias: 45120
[NR-eGR] Layer5(METAL5)(H) length: 9.089826e+05um, number of vias: 26579
[NR-eGR] Layer6(METAL6)(V) length: 8.120694e+05um, number of vias: 16223
[NR-eGR] Layer7(METAL7)(H) length: 8.289623e+05um, number of vias: 5678
[NR-eGR] Layer8(METAL8)(V) length: 3.045209e+05um, number of vias: 0
[NR-eGR] Total length: 5.625998e+06um, number of vias: 649828
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.2, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:03.3 real=0:00:03.3)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:       515 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=514, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59338 (unrouted=64, trialRouted=59274, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:00 real=0:02:00)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=53367 and nets=59853 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1797.254M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=514, icg=0, nicg=0, l=0, total=514
    cell areas       : b=0.000um^2, i=6419.567um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6419.567um^2
    cell capacitance : b=0.000pF, i=11.487pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.487pF
    sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.592pF, leaf=11.718pF, total=15.310pF
    wire lengths     : top=0.000um, trunk=17550.184um, leaf=55083.130um, total=72633.314um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=69, worst=[0.026ns, 0.009ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.002ns sd=0.004ns sum=0.166ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=272 avg=0.087ns sd=0.012ns min=0.040ns max=0.127ns {1 <= 0.040ns, 7 <= 0.060ns, 67 <= 0.080ns, 181 <= 0.100ns} {15 <= 0.105ns, 1 > 0.105ns}
    Leaf  : target=0.100ns count=243 avg=0.095ns sd=0.006ns min=0.058ns max=0.109ns {1 <= 0.060ns, 3 <= 0.080ns, 186 <= 0.100ns} {46 <= 0.105ns, 7 > 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INVX12: 367 INVX8: 114 INVX6: 30 INVX4: 3 
  Primary reporting skew group after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.682, max=0.791, avg=0.738, sd=0.020], skew [0.109 vs 0.126, 100% {0.682, 0.791}] (wid=0.010 ws=0.005) (gid=0.782 gs=0.107)
  Skew group summary after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.682, max=0.791, avg=0.738, sd=0.020], skew [0.109 vs 0.126, 100% {0.682, 0.791}] (wid=0.010 ws=0.005) (gid=0.782 gs=0.107)
  Clock network insertion delays are now [0.682ns, 0.790ns] average 0.738ns std.dev 0.020ns
  CCOpt::Phase::Routing done. (took cpu=0:02:02 real=0:02:02)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 515, tested: 515, violation detected: 69, violation ignored (due to small violation): 0, cannot run: 0, attempted: 69, unsuccessful: 0, sized: 3
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
    trunk             16 (23.2%)           3 (100.0%)           0            0                    3 (100.0%)          13 (19.7%)
    leaf              53 (76.8%)           0                    0            0                    0 (0.0%)            53 (80.3%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total             69 (100%)            3 (100%)      -            -                           3 (100%)            66 (100%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 66, Area change: 10.184um^2 (0.159%)
    Max. move: 6.640um(CTS_ccl_a_INV_CLOCK_NODE_UID_A17e56 {Ccopt::ClockTree::ClockDriver at 0x7ff43a5fe6b0, uid:A17e56, a ccl_a INVX8 at (333.960,740.050) in powerdomain auto-default in usermodule module CONV in clock tree clk} and 11 others), Min. move: 0.000um, Avg. move: 0.110um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=514, icg=0, nicg=0, l=0, total=514
      cell areas       : b=0.000um^2, i=6429.751um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6429.751um^2
      cell capacitance : b=0.000pF, i=11.511pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.511pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.592pF, leaf=11.718pF, total=15.310pF
      wire lengths     : top=0.000um, trunk=17550.184um, leaf=55083.130um, total=72633.314um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=67, worst=[0.026ns, 0.009ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.002ns sd=0.004ns sum=0.162ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=272 avg=0.086ns sd=0.012ns min=0.038ns max=0.127ns {1 <= 0.040ns, 7 <= 0.060ns, 70 <= 0.080ns, 180 <= 0.100ns} {13 <= 0.105ns, 1 > 0.105ns}
      Leaf  : target=0.100ns count=243 avg=0.095ns sd=0.006ns min=0.058ns max=0.109ns {1 <= 0.060ns, 3 <= 0.080ns, 186 <= 0.100ns} {46 <= 0.105ns, 7 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Invs: INVX12: 370 INVX8: 111 INVX6: 30 INVX4: 3 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=0.682, max=0.788, avg=0.738, sd=0.021], skew [0.107 vs 0.126, 100% {0.682, 0.788}] (wid=0.010 ws=0.005) (gid=0.779 gs=0.105)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=0.682, max=0.788, avg=0.738, sd=0.021], skew [0.107 vs 0.126, 100% {0.682, 0.788}] (wid=0.010 ws=0.005) (gid=0.779 gs=0.105)
    Clock network insertion delays are now [0.682ns, 0.788ns] average 0.738ns std.dev 0.021ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 65 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 0.788ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 515, tested: 515, violation detected: 67, violation ignored (due to small violation): 0, cannot run: 0, attempted: 67, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk             14 (20.9%)           0           0            0                    0                 14 (20.9%)
    leaf              53 (79.1%)           0           0            0                    0                 53 (79.1%)
    -----------------------------------------------------------------------------------------------------------------
    Total             67 (100%)     -           -            -                           0 (100%)          67 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 67, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=514, icg=0, nicg=0, l=0, total=514
      cell areas       : b=0.000um^2, i=6429.751um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6429.751um^2
      cell capacitance : b=0.000pF, i=11.511pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.511pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.592pF, leaf=11.718pF, total=15.310pF
      wire lengths     : top=0.000um, trunk=17550.184um, leaf=55083.130um, total=72633.314um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=67, worst=[0.026ns, 0.009ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.002ns sd=0.004ns sum=0.162ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=272 avg=0.086ns sd=0.012ns min=0.038ns max=0.127ns {1 <= 0.040ns, 7 <= 0.060ns, 70 <= 0.080ns, 180 <= 0.100ns} {13 <= 0.105ns, 1 > 0.105ns}
      Leaf  : target=0.100ns count=243 avg=0.095ns sd=0.006ns min=0.058ns max=0.109ns {1 <= 0.060ns, 3 <= 0.080ns, 186 <= 0.100ns} {46 <= 0.105ns, 7 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Invs: INVX12: 370 INVX8: 111 INVX6: 30 INVX4: 3 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.682, max=0.788, avg=0.738, sd=0.021], skew [0.107 vs 0.126, 100% {0.682, 0.788}] (wid=0.010 ws=0.005) (gid=0.779 gs=0.105)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.682, max=0.788, avg=0.738, sd=0.021], skew [0.107 vs 0.126, 100% {0.682, 0.788}] (wid=0.010 ws=0.005) (gid=0.779 gs=0.105)
    Clock network insertion delays are now [0.682ns, 0.788ns] average 0.738ns std.dev 0.021ns
    Fixing DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 13 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 515, nets tested: 515, nets violation detected: 67, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 67, nets unsuccessful: 63, buffered: 4
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=527, icg=0, nicg=0, l=0, total=527
      cell areas       : b=0.000um^2, i=6575.728um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6575.728um^2
      cell capacitance : b=0.000pF, i=11.761pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.761pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.615pF, leaf=11.716pF, total=15.331pF
      wire lengths     : top=0.000um, trunk=17596.504um, leaf=55036.810um, total=72633.314um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=63, worst=[0.026ns, 0.009ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.002ns sd=0.004ns sum=0.138ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=279 avg=0.086ns sd=0.013ns min=0.038ns max=0.127ns {1 <= 0.040ns, 12 <= 0.060ns, 72 <= 0.080ns, 180 <= 0.100ns} {13 <= 0.105ns, 1 > 0.105ns}
      Leaf  : target=0.100ns count=249 avg=0.094ns sd=0.009ns min=0.032ns max=0.109ns {2 <= 0.040ns, 3 <= 0.060ns, 4 <= 0.080ns, 191 <= 0.100ns} {46 <= 0.105ns, 3 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INVX12: 379 INVX8: 111 INVX6: 31 INVX4: 3 INVX2: 3 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.675, max=0.794, avg=0.739, sd=0.021], skew [0.119 vs 0.126, 100% {0.675, 0.794}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.117)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.675, max=0.794, avg=0.739, sd=0.021], skew [0.119 vs 0.126, 100% {0.675, 0.794}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.117)
    Clock network insertion delays are now [0.675ns, 0.794ns] average 0.739ns std.dev 0.021ns
    Buffering to fix DRVs done. (took cpu=0:00:07.9 real=0:00:07.9)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=527, icg=0, nicg=0, l=0, total=527
      cell areas       : b=0.000um^2, i=6575.728um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6575.728um^2
      cell capacitance : b=0.000pF, i=11.761pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.761pF
      sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.615pF, leaf=11.716pF, total=15.331pF
      wire lengths     : top=0.000um, trunk=17596.504um, leaf=55036.810um, total=72633.314um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=63, worst=[0.026ns, 0.009ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.002ns sd=0.004ns sum=0.138ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=279 avg=0.086ns sd=0.013ns min=0.038ns max=0.127ns {1 <= 0.040ns, 12 <= 0.060ns, 72 <= 0.080ns, 180 <= 0.100ns} {13 <= 0.105ns, 1 > 0.105ns}
      Leaf  : target=0.100ns count=249 avg=0.094ns sd=0.009ns min=0.032ns max=0.109ns {2 <= 0.040ns, 3 <= 0.060ns, 4 <= 0.080ns, 191 <= 0.100ns} {46 <= 0.105ns, 3 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Invs: INVX12: 379 INVX8: 111 INVX6: 31 INVX4: 3 INVX2: 3 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=0.675, max=0.794, avg=0.739, sd=0.021], skew [0.119 vs 0.126, 100% {0.675, 0.794}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.117)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=0.675, max=0.794, avg=0.739, sd=0.021], skew [0.119 vs 0.126, 100% {0.675, 0.794}] (wid=0.010 ws=0.005) (gid=0.784 gs=0.117)
    Clock network insertion delays are now [0.675ns, 0.794ns] average 0.739ns std.dev 0.021ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:46:11 mem=1790.8M) ***
Total net bbox length = 3.866e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Density distribution unevenness ratio = 7.788%
Move report: Detail placement moves 30 insts, mean move: 2.64 um, max move: 7.84 um
	Max move on inst (U75451): (287.96, 618.28) --> (287.50, 610.90)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1801.3MB
Summary Report:
Instances move: 30 (out of 53380 movable)
Instances flipped: 0
Mean displacement: 2.64 um
Max displacement: 7.84 um (Instance: U75451) (287.96, 618.28) -> (287.5, 610.9)
	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI21XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.866e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1801.3MB
*** Finished refinePlace (0:46:12 mem=1801.3M) ***
    Moved 0 and flipped 0 of 6394 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
    Set dirty flag on 169 insts, 278 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=53380 and nets=59866 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1789.371M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  PostConditioning done.
Net route status summary:
  Clock:       528 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=527, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59338 (unrouted=64, trialRouted=59274, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.6 real=0:00:12.7)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                          0        0.000       0.000
  Inverters                      527     6575.728      11.761
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            527     6575.728      11.761
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     17668.169
  Leaf      55067.570
  Total     72735.739
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk    11.736     3.616    15.353
  Leaf      7.367    11.717    19.084
  Total    19.103    15.333    34.436
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5867     7.342     0.001       0.000      0.001    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        63       0.002       0.004      0.138    [0.026, 0.009, 0.007, 0.006, 0.005, 0.004, 0.004, 0.004, 0.004, 0.003, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                    Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100      279      0.086       0.013      0.038    0.127    {1 <= 0.040ns, 12 <= 0.060ns, 72 <= 0.080ns, 180 <= 0.100ns}    {13 <= 0.105ns, 1 > 0.105ns}
  Leaf        0.100      249      0.094       0.009      0.033    0.109    {2 <= 0.040ns, 3 <= 0.060ns, 4 <= 0.080ns, 191 <= 0.100ns}      {46 <= 0.105ns, 3 > 0.105ns}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  INVX12    inverter     379      5146.517
  INVX8     inverter     111      1130.468
  INVX6     inverter      31       263.097
  INVX4     inverter       3        20.369
  INVX2     inverter       3        15.277
  -----------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    0.675     0.794     0.119       0.126         0.005           0.002           0.739        0.021     100% {0.675, 0.794}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    0.675     0.794     0.119       0.126         0.005           0.002           0.739        0.021     100% {0.675, 0.794}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.675ns, 0.794ns] average 0.739ns std.dev 0.021ns
  
  Found a total of 1375 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------
  Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                               amount     target  achieved  touch  net?   source    
                                                            net?                    
  -----------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    0.026    0.100    0.127    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A17286_clone/A
  Delay_Corner_max:setup.late    0.026    0.100    0.127    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A1728f/A
  Delay_Corner_max:setup.late    0.026    0.100    0.127    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A1728e/A
  Delay_Corner_max:setup.late    0.026    0.100    0.127    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A17286/A
  Delay_Corner_max:setup.late    0.026    0.100    0.127    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A17e31/Y
  Delay_Corner_max:setup.late    0.009    0.100    0.109    N      N      explicit  buffer_reg_0__50__16_/CK
  Delay_Corner_max:setup.late    0.009    0.100    0.109    N      N      explicit  buffer_reg_0__6__16_/CK
  Delay_Corner_max:setup.late    0.009    0.100    0.109    N      N      explicit  buffer_reg_0__6__17_/CK
  Delay_Corner_max:setup.late    0.009    0.100    0.109    N      N      explicit  buffer_reg_0__39__16_/CK
  Delay_Corner_max:setup.late    0.009    0.100    0.109    N      N      explicit  CTS_csf_INV_CLOCK_NODE_UID_A194a9/Y
  -----------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.8 real=0:00:00.8)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1878.38)
Total number of fetched objects 60961
Total number of fetched objects 60961
End delay calculation. (MEM=1945.27 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1945.27 CPU=0:00:05.3 REAL=0:00:05.0)
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.389631
	 Executing: set_clock_latency -source -early -min -rise 0.110369 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.389631
	 Executing: set_clock_latency -source -late -min -rise 0.110369 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.399535
	 Executing: set_clock_latency -source -early -min -fall 0.100465 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.399535
	 Executing: set_clock_latency -source -late -min -fall 0.100465 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.389631
	 Executing: set_clock_latency -source -early -min -rise 0.110369 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.389631
	 Executing: set_clock_latency -source -late -min -rise 0.110369 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.399535
	 Executing: set_clock_latency -source -early -min -fall 0.100465 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.399535
	 Executing: set_clock_latency -source -late -min -fall 0.100465 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.764359
	 Executing: set_clock_latency -source -early -max -rise -0.264359 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.764359
	 Executing: set_clock_latency -source -late -max -rise -0.264359 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.783134
	 Executing: set_clock_latency -source -early -max -fall -0.283134 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.783134
	 Executing: set_clock_latency -source -late -max -fall -0.283134 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.764359
	 Executing: set_clock_latency -source -early -max -rise -0.264359 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.764359
	 Executing: set_clock_latency -source -late -max -rise -0.264359 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.783134
	 Executing: set_clock_latency -source -early -max -fall -0.283134 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.783134
	 Executing: set_clock_latency -source -late -max -fall -0.283134 [get_pins clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=527, icg=0, nicg=0, l=0, total=527
  cell areas       : b=0.000um^2, i=6575.728um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6575.728um^2
  cell capacitance : b=0.000pF, i=11.761pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.761pF
  sink capacitance : count=5867, total=7.342pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=3.616pF, leaf=11.717pF, total=15.333pF
  wire lengths     : top=0.000um, trunk=17668.169um, leaf=55067.570um, total=72735.739um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=63, worst=[0.026ns, 0.009ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.002ns sd=0.004ns sum=0.138ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=279 avg=0.086ns sd=0.013ns min=0.038ns max=0.127ns {1 <= 0.040ns, 12 <= 0.060ns, 72 <= 0.080ns, 180 <= 0.100ns} {13 <= 0.105ns, 1 > 0.105ns}
  Leaf  : target=0.100ns count=249 avg=0.094ns sd=0.009ns min=0.033ns max=0.109ns {2 <= 0.040ns, 3 <= 0.060ns, 4 <= 0.080ns, 191 <= 0.100ns} {46 <= 0.105ns, 3 > 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INVX12: 379 INVX8: 111 INVX6: 31 INVX4: 3 INVX2: 3 
Primary reporting skew group after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=0.675, max=0.794, avg=0.739, sd=0.021], skew [0.119 vs 0.126, 100% {0.675, 0.794}] (wid=0.010 ws=0.005) (gid=0.785 gs=0.117)
Skew group summary after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=0.675, max=0.794, avg=0.739, sd=0.021], skew [0.119 vs 0.126, 100% {0.675, 0.794}] (wid=0.010 ws=0.005) (gid=0.785 gs=0.117)
Clock network insertion delays are now [0.675ns, 0.794ns] average 0.739ns std.dev 0.021ns
Logging CTS constraint violations...
  Clock tree clk has 48 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 5 slew violations below cell CTS_ccl_a_INV_clk_G0_L11_23 (a lib_cell INVX12) at (705.640,548.170), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L11_23/Y with a slew time target of 0.100ns. Achieved a slew time of 0.127ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_csf_INV_clk_G0_L14_7 (a lib_cell INVX12) at (358.340,747.430), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_csf_INV_clk_G0_L14_7/Y with a slew time target of 0.100ns. Achieved a slew time of 0.109ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_58 (a lib_cell INVX12) at (823.400,496.510), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_58/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_182 (a lib_cell INVX12) at (183.540,138.580), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_182/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_144 (a lib_cell INVX12) at (339.480,614.590), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_144/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 26 slew violations below cell CTS_csf_INV_clk_G0_L14_10 (a lib_cell INVX12) at (219.420,145.960), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_csf_INV_clk_G0_L14_10/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_INV_clk_G0_L11_88 (a lib_cell INVX12) at (210.680,83.230), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L11_88/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_213 (a lib_cell INVX12) at (450.800,97.990), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_213/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_17 (a lib_cell INVX12) at (763.600,356.290), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_17/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_197 (a lib_cell INVX12) at (124.200,315.700), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_197/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_88 (a lib_cell INVX12) at (808.680,898.720), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_88/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_INV_clk_G0_L5_3 (a lib_cell INVX12) at (276.920,433.780), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_INV_clk_G0_L5_3/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 30 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_217 (a lib_cell INVX12) at (628.360,112.750), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_217/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 26 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_155 (a lib_cell INVX12) at (247.480,717.910), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_155/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 30 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_92 (a lib_cell INVX12) at (480.240,961.450), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_92/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 25 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_90 (a lib_cell INVX12) at (469.660,880.270), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin buffer_reg_0__15__16_/CK with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_123 (a lib_cell INVX12) at (424.580,776.950), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_123/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_117 (a lib_cell INVX12) at (526.240,802.780), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_117/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_107 (a lib_cell INVX12) at (516.120,599.830), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_107/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L12_239 (a lib_cell INVX12) at (326.140,378.430), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L12_239/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.050ns for skew group clk/func_mode in half corner Delay_Corner_max:setup.late. Achieved skew of 0.119ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns for skew group clk/func_mode. Achieved shortest insertion delay of 0.675ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:11.2 real=0:00:11.2)
Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:03:45 real=0:03:45)
Runtime Summary
===============
Clock Runtime:  (35%) Core CTS          80.08 (Init 1.63, Construction 41.69, Implementation 17.17, eGRPC 5.84, PostConditioning 10.51, Other 3.24)
Clock Runtime:  (61%) CTS services     138.28 (RefinePlace 7.36, EarlyGlobalClock 3.79, NanoRoute 113.88, ExtractRC 2.09, TimingAnalysis 11.15)
Clock Runtime:   (3%) Other CTS          6.91 (Init 3.63, CongRepair 3.28)
Clock Runtime: (100%) Total            225.27

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1261        1  The skew target of %s for %s is too smal...
WARNING   IMPCCOPT-1007       48  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 70 warning(s), 0 error(s)

#% End ccopt_design (date=06/23 10:03:03, total cpu=0:03:45, real=0:03:45, peak res=1534.6M, current mem=1488.9M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1756.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1778.5)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60961
End delay calculation. (MEM=1852.75 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1852.75 CPU=0:00:08.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=0:46:39 mem=1852.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  0.035  |
|           TNS (ns):| -0.294  | -0.294  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.323   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.495%
Routing Overflow: 0.09% H and 0.06% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 16.3 sec
Total Real time: 18.0 sec
Total Memory Usage: 1790.421875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1463.1M, totSessionCpu=0:46:51 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1815.5M)
*** Enable all active views. ***
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1798.47)
Total number of fetched objects 60961
End delay calculation. (MEM=1856.72 CPU=0:00:10.1 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1856.72 CPU=0:00:10.6 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=0:47:06 mem=1856.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  0.035  |
|           TNS (ns):| -0.294  | -0.294  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.323   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.495%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1461.4M, totSessionCpu=0:47:08 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1790.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1790.4M) ***
*** Starting optimizing excluded clock nets MEM= 1790.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1790.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 527 nets with fixed/cover wires excluded.
Info: 528 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    10|    -0.01|     8|    16|    -0.46|     0|     0|     0|     0|    -0.05|    -0.29|       0|       0|       0|  63.49|          |         |
|     0|     0|     0.00|     1|     2|    -0.46|     0|     0|     0|     0|    -0.05|    -0.29|       4|       0|       6|  63.51| 0:00:01.0|  1959.0M|
|     0|     0|     0.00|     1|     2|    -0.46|     0|     0|     0|     0|    -0.05|    -0.29|       0|       0|       0|  63.51| 0:00:00.0|  1959.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_2W1S has 256 constrained nets 
NDR CTS_2W2S has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1959.0M) ***

*** Starting refinePlace (0:47:21 mem=1975.0M) ***
Total net bbox length = 3.867e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Density distribution unevenness ratio = 7.846%
Density distribution unevenness ratio = 7.790%
Move report: Detail placement moves 18 insts, mean move: 1.76 um, max move: 3.69 um
	Max move on inst (U64588): (518.42, 588.76) --> (518.42, 592.45)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1985.9MB
Summary Report:
Instances move: 18 (out of 52857 movable)
Instances flipped: 0
Mean displacement: 1.76 um
Max displacement: 3.69 um (Instance: U64588) (518.42, 588.76) -> (518.42, 592.45)
	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: AOI211X1
Total net bbox length = 3.867e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 1985.9MB
*** Finished refinePlace (0:47:22 mem=1985.9M) ***
*** maximum move = 3.69 um ***
*** Finished re-routing un-routed nets (1985.9M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1985.9M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=1834.9M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  0.035  |
|           TNS (ns):| -0.294  | -0.294  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.323   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.505%
Routing Overflow: 0.09% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1493.1M, totSessionCpu=0:47:26 **

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.051
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 527 nets with fixed/cover wires excluded.
Info: 528 clock nets excluded from IPO operation.
*info: 528 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 527 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.051 TNS Slack -0.294 Density 63.51
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.051|   -0.051|  -0.294|   -0.294|    63.51%|   0:00:00.0| 1969.7M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.000|    0.000|   0.000|    0.000|    63.52%|   0:00:05.0| 2111.5M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:05.0 mem=2111.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2111.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.52
*** Starting refinePlace (0:47:43 mem=2111.5M) ***
Total net bbox length = 3.866e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Density distribution unevenness ratio = 7.848%
Density distribution unevenness ratio = 7.790%
Move report: Detail placement moves 31 insts, mean move: 3.25 um, max move: 7.38 um
	Max move on inst (U76797): (539.12, 348.91) --> (539.12, 356.29)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2111.5MB
Summary Report:
Instances move: 31 (out of 52860 movable)
Instances flipped: 0
Mean displacement: 3.25 um
Max displacement: 7.38 um (Instance: U76797) (539.12, 348.91) -> (539.12, 356.29)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
Total net bbox length = 3.866e+06 (1.803e+06 2.063e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2111.5MB
*** Finished refinePlace (0:47:44 mem=2111.5M) ***
*** maximum move = 7.38 um ***
*** Finished re-routing un-routed nets (2111.5M) ***

*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=2111.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.52
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 256 constrained nets 
Layer 6 has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.3 real=0:00:10.0 mem=2111.5M) ***

End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 527 nets with fixed/cover wires excluded.
Info: 528 clock nets excluded from IPO operation.
*info: 528 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 527 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.52
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|   0.000|    0.000|   0.000|    0.000|    63.52%|   0:00:00.0| 1974.0M|av_func_mode_max|  reg2reg| l0temp2_reg_29_/D        |
|   0.002|    0.002|   0.000|    0.000|    63.58%|   0:00:04.0| 2098.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.011|    0.011|   0.000|    0.000|    63.60%|   0:00:28.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.011|    0.011|   0.000|    0.000|    63.64%|   0:00:13.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|   0.025|    0.025|   0.000|    0.000|    63.64%|   0:00:00.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|   0.030|    0.030|   0.000|    0.000|    63.69%|   0:00:04.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|   0.030|    0.030|   0.000|    0.000|    63.71%|   0:00:02.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.031|    0.031|   0.000|    0.000|    63.72%|   0:00:01.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|   0.041|    0.035|   0.000|    0.000|    63.72%|   0:00:00.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.041|    0.035|   0.000|    0.000|    63.72%|   0:00:00.0| 2698.1M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.5 real=0:00:52.0 mem=2698.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|   0.035|    0.035|   0.000|    0.000|    63.72%|   0:00:00.0| 2698.1M|av_func_mode_max|  default| buffer_reg_1__56__10_/RN |
|   0.053|    0.041|   0.000|    0.000|    63.72%|   0:00:00.0| 2698.1M|              NA|       NA| NA                       |
|   0.053|    0.041|   0.000|    0.000|    63.72%|   0:00:00.0| 2698.1M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2698.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.1 real=0:00:53.0 mem=2698.1M) ***
** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 63.72
*** Starting refinePlace (0:48:36 mem=2088.1M) ***
Total net bbox length = 3.872e+06 (1.806e+06 2.066e+06) (ext = 6.039e+04)
Density distribution unevenness ratio = 7.877%
Density distribution unevenness ratio = 7.821%
Move report: Detail placement moves 469 insts, mean move: 1.05 um, max move: 5.99 um
	Max move on inst (U58770): (284.28, 743.74) --> (286.58, 740.05)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2097.0MB
Summary Report:
Instances move: 469 (out of 52948 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 5.99 um (Instance: U58770) (284.28, 743.74) -> (286.58, 740.05)
	Length: 12 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI222X4
Total net bbox length = 3.872e+06 (1.806e+06 2.066e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2097.0MB
*** Finished refinePlace (0:48:38 mem=2097.0M) ***
*** maximum move = 5.99 um ***
*** Finished re-routing un-routed nets (2097.0M) ***

*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2097.0M) ***
** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 63.73
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 256 constrained nets 
Layer 6 has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:47.3 real=0:00:57.0 mem=2097.0M) ***

End: GigaOpt Optimization in WNS mode
Info: 527 nets with fixed/cover wires excluded.
Info: 528 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.041  TNS Slack 0.000 Density 63.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.73%|        -|   0.041|   0.000|   0:00:00.0| 2080.9M|
|    63.73%|        0|   0.041|   0.000|   0:00:03.0| 2080.9M|
|    63.73%|        0|   0.041|   0.000|   0:00:00.0| 2080.9M|
|    63.65%|       39|   0.041|   0.000|   0:00:04.0| 2080.9M|
|    63.65%|        0|   0.041|   0.000|   0:00:01.0| 2080.9M|
|    63.54%|      324|   0.045|   0.000|   0:00:07.0| 2119.1M|
|    63.53%|       17|   0.045|   0.000|   0:00:00.0| 2119.1M|
|    63.53%|        0|   0.045|   0.000|   0:00:00.0| 2119.1M|
|    63.53%|        0|   0.045|   0.000|   0:00:01.0| 2119.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.045  TNS Slack 0.000 Density 63.53
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 256 constrained nets 
Layer 6 has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:18.7) (real = 0:00:19.0) **
*** Starting refinePlace (0:48:59 mem=2119.1M) ***
Total net bbox length = 3.870e+06 (1.805e+06 2.065e+06) (ext = 6.507e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2119.1MB
Summary Report:
Instances move: 0 (out of 52909 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.870e+06 (1.805e+06 2.065e+06) (ext = 6.507e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2119.1MB
*** Finished refinePlace (0:49:00 mem=2119.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2119.1M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2119.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=1947.38M, totSessionCpu=0:49:01).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7901 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 527  numPreroutedWires = 31882
[NR-eGR] Read numTotalNets=59864  numIgnoredNets=527
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59337 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59337 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 5.434846e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1629( 1.96%)      87( 0.10%)       4( 0.00%)       0( 0.00%)   ( 2.07%) 
[NR-eGR] Layer3     623( 0.75%)      26( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.78%) 
[NR-eGR] Layer4     486( 0.59%)       9( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.60%) 
[NR-eGR] Layer5     196( 0.24%)       8( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.25%) 
[NR-eGR] Layer6     382( 0.47%)      18( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.49%) 
[NR-eGR] Layer7     600( 0.73%)      68( 0.08%)       7( 0.01%)       2( 0.00%)   ( 0.83%) 
[NR-eGR] Layer8      72( 0.09%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     3988( 0.69%)     216( 0.04%)      11( 0.00%)       2( 0.00%)   ( 0.73%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.05% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.06% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 8.882500e+01um, number of vias: 208375
[NR-eGR] Layer2(METAL2)(V) length: 7.722130e+05um, number of vias: 279497
[NR-eGR] Layer3(METAL3)(H) length: 1.064402e+06um, number of vias: 68832
[NR-eGR] Layer4(METAL4)(V) length: 9.391972e+05um, number of vias: 45085
[NR-eGR] Layer5(METAL5)(H) length: 9.041454e+05um, number of vias: 26595
[NR-eGR] Layer6(METAL6)(V) length: 8.076248e+05um, number of vias: 16145
[NR-eGR] Layer7(METAL7)(H) length: 8.285670e+05um, number of vias: 5551
[NR-eGR] Layer8(METAL8)(V) length: 3.051683e+05um, number of vias: 0
[NR-eGR] Total length: 5.621407e+06um, number of vias: 650080
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1920.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.59 seconds
Extraction called for design 'CONV' of instances=53436 and nets=59921 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1910.637M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1963.87)
Total number of fetched objects 61016
End delay calculation. (MEM=1948.88 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1948.88 CPU=0:00:09.0 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 527 nets with fixed/cover wires excluded.
Info: 528 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    25|    68|    -4.80|    34|    34|    -0.87|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  63.53|          |         |
|     0|     0|     0.00|     1|     1|    -0.46|     0|     0|     0|     0|     0.02|     0.00|      32|       0|       8|  63.62| 0:00:01.0|  2062.6M|
|     0|     0|     0.00|     1|     1|    -0.46|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  63.62| 0:00:00.0|  2062.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 256 constrained nets 
Layer 6 has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2062.6M) ***

*** Starting refinePlace (0:49:27 mem=2078.6M) ***
Total net bbox length = 3.872e+06 (1.806e+06 2.065e+06) (ext = 6.039e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2078.6MB
Summary Report:
Instances move: 0 (out of 52941 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.872e+06 (1.806e+06 2.065e+06) (ext = 6.039e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2078.6MB
*** Finished refinePlace (0:49:28 mem=2078.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2078.6M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2078.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.444%; Threshold: 100; Threshold for Hold: 100
Re-routed 29 nets
Extraction called for design 'CONV' of instances=53468 and nets=59953 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1920.914M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1912.07)
Total number of fetched objects 61048
End delay calculation. (MEM=1955.05 CPU=0:00:08.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1955.05 CPU=0:00:08.9 REAL=0:00:09.0)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=53468 and nets=59953 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1878.109M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7901 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 527  numPreroutedWires = 31882
[NR-eGR] Read numTotalNets=59888  numIgnoredNets=527
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59361 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59361 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 5.439761e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1602( 1.93%)      82( 0.10%)       3( 0.00%)       0( 0.00%)   ( 2.03%) 
[NR-eGR] Layer3     615( 0.74%)      23( 0.03%)       1( 0.00%)       0( 0.00%)   ( 0.77%) 
[NR-eGR] Layer4     498( 0.60%)       7( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.61%) 
[NR-eGR] Layer5     211( 0.25%)       7( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.26%) 
[NR-eGR] Layer6     433( 0.53%)      14( 0.02%)       3( 0.00%)       0( 0.00%)   ( 0.55%) 
[NR-eGR] Layer7     603( 0.74%)      77( 0.09%)       6( 0.01%)       1( 0.00%)   ( 0.84%) 
[NR-eGR] Layer8      47( 0.06%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     4009( 0.69%)     210( 0.04%)      13( 0.00%)       1( 0.00%)   ( 0.73%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.05% V
[NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.06% V
[NR-eGR] End Peak syMemory usage = 1930.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.75 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1944.38)
Total number of fetched objects 61048
End delay calculation. (MEM=1992.62 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1992.62 CPU=0:00:08.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:49:57 mem=1992.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:06, real = 0:03:20, mem = 1496.5M, totSessionCpu=0:49:57 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.018  |  0.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.323   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.615%
Routing Overflow: 0.11% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:10, real = 0:03:23, mem = 1487.7M, totSessionCpu=0:50:00 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1805.4M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1820.58)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 61048
End delay calculation. (MEM=1894.84 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1894.84 CPU=0:00:10.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:50:18 mem=1894.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

Density: 63.615%
Routing Overflow: 0.11% H and 0.06% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 16.93 sec
Total Real time: 19.0 sec
Total Memory Usage: 1805.386719 Mbytes
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sun Jun 23 10:09:31 2019 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb05/b05069/ICD2019/project/project/layout
SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.el6.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2778.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 1063 macros, 160 used
Read in 53468 components
  53468 core components: 0 unplaced, 52941 placed, 527 fixed
Read in 105 logical pins
Read in 324 nets, 219 routed
Read in 2 special nets, 2 routed
Read in 106936 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 524
  Number of Followpin connections: 262
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 2951.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 786 wires.
ViaGen created 2620 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       786      |       NA       |
|  VIA12 |       524      |        0       |
|  VIA23 |       524      |        0       |
|  VIA34 |       524      |        0       |
|  VIA45 |       524      |        0       |
|  VIA56 |       524      |        0       |
+--------+----------------+----------------+
<CMD> getCTSMode -engine -quiet
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:50:26 mem=1978.7M) ***
Density distribution unevenness ratio = 7.807%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1978.7MB
Summary Report:
Instances move: 0 (out of 52941 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1978.7MB
*** Finished refinePlace (0:50:27 mem=1978.7M) ***
Density distribution unevenness ratio = 7.822%
<CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jun 23 10:10:07 2019

Design Name: CONV
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1066.2800, 1063.1300)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 10:10:07 **** Processed 5000 nets.
**** 10:10:07 **** Processed 10000 nets.
**** 10:10:07 **** Processed 15000 nets.
**** 10:10:07 **** Processed 20000 nets.
**** 10:10:07 **** Processed 25000 nets.
**** 10:10:08 **** Processed 30000 nets.
**** 10:10:08 **** Processed 35000 nets.
**** 10:10:08 **** Processed 40000 nets.
**** 10:10:08 **** Processed 45000 nets.
**** 10:10:08 **** Processed 50000 nets.
**** 10:10:09 **** Processed 55000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Jun 23 10:10:10 2019
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.1  MEM: -0.676M)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> saveDesign CONV_AfterSR_0623
#% Begin save design ... (date=06/23 10:11:13, mem=1710.3M)
% Begin Save netlist data ... (date=06/23 10:11:14, mem=1710.7M)
Writing Binary DB to CONV_AfterSR_0623.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/23 10:11:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1710.7M, current mem=1710.7M)
% Begin Save AAE data ... (date=06/23 10:11:14, mem=1710.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/23 10:11:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1710.7M, current mem=1710.7M)
% Begin Save clock tree data ... (date=06/23 10:11:15, mem=1711.0M)
% End Save clock tree data ... (date=06/23 10:11:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1711.0M, current mem=1711.0M)
Saving preference file CONV_AfterSR_0623.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/23 10:11:16, mem=1711.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/23 10:11:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1711.2M, current mem=1711.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/23 10:11:16, mem=1711.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/23 10:11:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1711.3M, current mem=1711.3M)
% Begin Save routing data ... (date=06/23 10:11:16, mem=1711.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1980.7M) ***
% End Save routing data ... (date=06/23 10:11:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=1711.3M, current mem=1711.3M)
Saving property file CONV_AfterSR_0623.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1980.7M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/23 10:11:19, mem=1713.5M)
% End Save power constraints data ... (date=06/23 10:11:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.6M, current mem=1713.6M)
Saving rc congestion map CONV_AfterSR_0623.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterSR_0623.dat
#% End save design ... (date=06/23 10:11:21, total cpu=0:00:04.5, real=0:00:08.0, peak res=1713.6M, current mem=1376.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign CONV_AfterSR_0623-2
#% Begin save design ... (date=06/23 10:11:38, mem=1376.6M)
% Begin Save netlist data ... (date=06/23 10:11:39, mem=1376.6M)
Writing Binary DB to CONV_AfterSR_0623-2.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/23 10:11:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1379.0M, current mem=1379.0M)
% Begin Save AAE data ... (date=06/23 10:11:39, mem=1379.0M)
Saving AAE Data ...
% End Save AAE data ... (date=06/23 10:11:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1379.0M, current mem=1379.0M)
% Begin Save clock tree data ... (date=06/23 10:11:40, mem=1379.0M)
% End Save clock tree data ... (date=06/23 10:11:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1379.0M, current mem=1379.0M)
Saving preference file CONV_AfterSR_0623-2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/23 10:11:41, mem=1379.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/23 10:11:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1379.1M, current mem=1379.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/23 10:11:41, mem=1379.1M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/23 10:11:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.0M, current mem=1380.0M)
% Begin Save routing data ... (date=06/23 10:11:41, mem=1380.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1806.3M) ***
% End Save routing data ... (date=06/23 10:11:42, total cpu=0:00:00.2, real=0:00:01.0, peak res=1381.0M, current mem=1381.0M)
Saving property file CONV_AfterSR_0623-2.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1806.3M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/23 10:11:43, mem=1381.0M)
% End Save power constraints data ... (date=06/23 10:11:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.0M, current mem=1381.0M)
Saving rc congestion map CONV_AfterSR_0623-2.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterSR_0623-2.dat
#% End save design ... (date=06/23 10:11:44, total cpu=0:00:04.2, real=0:00:06.0, peak res=1381.0M, current mem=1368.0M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2050 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2049 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2048 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2047 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2046 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2045 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2044 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2043 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2042 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2041 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2040 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2039 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2038 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2037 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2036 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2035 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2034 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2033 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2032 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2031 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2030 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2029 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2028 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2027 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2026 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2025 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2024 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2023 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2022 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2021 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2020 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2019 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2018 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2017 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2016 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2015 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2014 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2013 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2012 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2011 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2010 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2009 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2008 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2007 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2006 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2005 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2004 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2003 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2002 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2001 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_2000 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1999 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1998 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1997 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1996 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1995 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1994 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1993 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1992 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1991 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1990 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1989 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1988 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1987 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1986 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1985 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1984 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1983 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1982 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1981 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1980 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1979 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1978 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1977 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1976 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1975 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1974 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1973 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1972 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1971 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1970 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1969 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1968 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1967 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1966 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1965 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1964 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1963 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1962 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1961 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1960 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1959 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1958 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1957 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1956 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1955 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1954 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1953 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1952 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1951 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1950 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1949 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1948 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1947 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1946 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1945 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1944 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1943 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1942 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1941 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1940 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1939 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1938 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1937 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1936 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1935 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1934 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1933 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1932 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1931 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1930 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1929 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1928 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1927 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1926 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1925 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1924 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1923 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1922 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1921 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1920 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1919 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1918 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1917 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1916 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1915 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1914 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1913 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1912 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1911 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1910 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1909 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1908 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1907 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1906 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1905 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1904 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1903 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1902 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1901 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1900 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1899 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1898 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1897 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1896 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1895 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1894 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1893 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1892 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1891 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1890 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1889 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1888 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1887 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1886 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1885 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1884 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1883 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1882 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1881 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1880 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1879 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1878 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1877 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1876 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1875 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1874 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1873 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1872 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1871 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1870 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1869 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1868 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1867 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1866 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1865 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1864 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1863 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1862 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1861 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1860 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1859 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1858 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1857 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1856 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1855 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1854 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1853 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1852 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1851 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1850 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1849 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1848 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1847 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1846 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1845 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1844 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1843 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1842 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1841 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1840 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1839 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1838 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1837 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1836 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1835 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1834 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1833 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1832 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1831 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1830 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1829 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1828 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1827 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1826 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1825 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1824 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1823 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1822 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1821 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1820 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1819 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1818 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1817 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1816 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1815 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1814 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1813 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1812 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1811 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1810 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1809 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1808 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1807 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1806 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1805 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1804 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1803 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1802 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1801 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1800 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1799 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1798 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1797 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1796 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1795 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1794 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1793 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1792 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1791 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1790 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1789 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1788 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1787 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1786 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1785 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1784 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1783 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1782 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1781 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1780 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1779 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1778 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1777 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1776 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1775 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1774 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1773 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1772 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1771 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1770 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1769 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1768 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1767 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1766 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1765 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1764 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1763 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1762 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1761 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1760 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1759 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1758 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1757 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1756 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1755 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1754 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1753 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1752 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1751 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1750 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1749 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1748 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1747 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1746 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1745 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1744 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1743 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1742 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1741 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1740 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1739 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1738 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1737 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1736 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1735 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1734 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1733 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1732 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1731 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1730 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1729 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1728 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1727 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1726 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1725 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1724 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1723 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1722 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1721 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1720 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1719 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1718 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1717 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1716 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1715 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1714 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1713 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1712 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1711 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1710 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1709 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1708 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1707 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1706 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1705 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1704 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1703 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1702 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1701 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1700 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1699 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1698 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1697 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1696 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1695 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1694 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1693 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1692 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1691 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1690 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1689 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1688 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1687 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1686 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1685 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1684 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1683 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1682 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1681 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1680 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1679 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1678 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1677 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1676 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1675 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1674 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1673 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1672 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1671 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1670 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1669 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1668 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1667 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1666 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1665 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1664 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1663 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1662 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1661 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1660 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1659 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1658 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1657 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1656 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1655 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1654 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1653 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1652 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1651 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1650 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1649 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1648 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1647 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1646 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1645 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1644 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1643 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1642 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1641 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1640 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1639 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1638 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1637 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1636 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1635 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1634 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1633 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1632 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1631 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1630 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1629 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1628 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1627 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1626 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1625 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1624 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1623 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1622 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1621 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1620 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1619 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1618 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1617 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1616 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1615 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1614 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1613 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1612 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1611 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1610 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1609 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1608 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1607 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1606 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1605 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1604 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1603 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1602 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1601 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1600 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1599 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1598 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1597 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1596 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1595 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1594 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1593 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1592 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1591 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1590 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1589 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1588 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1587 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1586 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1585 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1584 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1583 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1582 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1581 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1580 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1579 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1578 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1577 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1576 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1575 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1574 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1573 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1572 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1571 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1570 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1569 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1568 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1567 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1566 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1565 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1564 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1563 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1562 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1561 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1560 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1559 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1558 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1557 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1556 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1555 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1554 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1553 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1552 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1551 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1550 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1549 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1548 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1547 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1546 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1545 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1544 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1543 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1542 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1541 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1540 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1539 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1538 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1537 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1536 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1535 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1534 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1533 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1532 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1531 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1530 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1529 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1528 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1527 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1526 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1525 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1524 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
*** Total 528 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.03 (MB), peak = 2283.92 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1802.3M, init mem=1802.3M)
*info: Placed = 53468          (Fixed = 527)
*info: Unplaced = 0           
Placement Density:63.62%(591843/930345)
Placement Density (including fixed std cells):63.62%(591843/930345)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1802.3M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (527) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1802.3M) ***
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.76 (MB), peak = 2283.92 (MB)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Jun 23 10:12:29 2019
#
#Generating timing data, please wait...
#59918 total nets, 527 already routed, 527 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_2049. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_2044. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_2042. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_2041. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_2038. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 61048
End delay calculation. (MEM=1916.44 CPU=0:00:08.3 REAL=0:00:08.0)
#Normalized TNS: 1000.00 8.60 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1487.43 (MB), peak = 2283.92 (MB)
#Library Standard Delay: 35.20ps
#Slack threshold: 70.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1488.89 (MB), peak = 2283.92 (MB)
#Stage 3: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1492.94 (MB), peak = 2283.92 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1499.02 (MB), peak = 2283.92 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
CONV
CONV
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1367.33 (MB), peak = 2283.92 (MB)
#Done generating timing data.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_11587.tif.gz ...
#Read in timing information for 105 ports, 53468 instances from timing file .timing_file_11587.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sun Jun 23 10:13:08 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 59951 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1446.13 (MB), peak = 2283.92 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.41 (MB), peak = 2283.92 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 207.8300 554.0800 ) on METAL1 for NET CTS_1878. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 194.0300 549.6350 ) on METAL1 for NET CTS_1878. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 498.5500 96.5200 ) on METAL1 for NET CTS_1979. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 435.5300 298.7150 ) on METAL1 for NET CTS_1993. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 432.0300 298.7150 ) on METAL1 for NET CTS_1993. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 408.3900 298.7150 ) on METAL1 for NET CTS_1993. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 192.6500 531.9400 ) on METAL1 for NET CTS_1879. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 196.9700 527.4950 ) on METAL1 for NET CTS_1879. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 357.7900 576.2200 ) on METAL1 for NET CTS_1815. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 280.6900 121.5950 ) on METAL1 for NET CTS_1967. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 571.4100 303.1600 ) on METAL1 for NET CTS_1534. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 310.8700 686.9200 ) on METAL1 for NET CTS_1809. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 215.1900 955.5350 ) on METAL1 for NET CTS_1865. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 208.0100 955.5350 ) on METAL1 for NET CTS_1865. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 716.5900 221.9800 ) on METAL1 for NET CTS_1545. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 830.6700 431.5550 ) on METAL1 for NET CTS_1634. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 361.9300 376.9600 ) on METAL1 for NET CTS_2018. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 353.1900 376.9600 ) on METAL1 for NET CTS_2018. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 332.9500 376.9600 ) on METAL1 for NET CTS_2018. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 554.6700 539.3200 ) on METAL1 for NET CTS_1614. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#194 routed nets are extracted.
#    44 (0.07%) extracted nets are partially routed.
#333 routed net(s) are imported.
#59361 (99.01%) nets are without wires.
#65 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 59953.
#
#
#Finished routing data preparation on Sun Jun 23 10:13:10 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.30 (MB)
#Total memory = 1460.71 (MB)
#Peak memory = 2283.92 (MB)
#
#
#Start global routing on Sun Jun 23 10:13:10 2019
#
#Number of eco nets is 44
#
#Start global routing data preparation on Sun Jun 23 10:13:10 2019
#
#Start routing resource analysis on Sun Jun 23 10:13:11 2019
#
#Routing resource analysis is done on Sun Jun 23 10:13:11 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2593           0       29929    76.17%
#  METAL2         V        2318           0       29929     0.00%
#  METAL3         H        2593           0       29929     0.00%
#  METAL4         V        2318           0       29929     0.00%
#  METAL5         H        2593           0       29929     0.00%
#  METAL6         V        2277          41       29929     0.56%
#  METAL7         H        2550          43       29929     0.00%
#  METAL8         V         927           0       29929     0.00%
#  --------------------------------------------------------------
#  Total                  18169       0.43%      239432     9.59%
#
#  528 nets (0.88%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Jun 23 10:13:11 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1464.41 (MB), peak = 2283.92 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1465.11 (MB), peak = 2283.92 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.11 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.27 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.27 (MB), peak = 2283.92 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 4...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1551.81 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1552.16 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 6...
#cpu time = 00:03:51, elapsed time = 00:03:51, memory = 1617.04 (MB), peak = 2283.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 65 (skipped).
#Total number of routable nets = 59888.
#Total number of nets in the design = 59953.
#
#59405 routable nets have only global wires.
#483 routable nets have only detail routed wires.
#44 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#483 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                  0           0           59361  
#     CTS_2W1S                 41           0               0  
#     CTS_2W2S                  0           3               0  
#------------------------------------------------------------
#        Total                 41           3           59361  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                  0           0           59361  
#     CTS_2W1S                256           0               0  
#     CTS_2W2S                  0         271               0  
#------------------------------------------------------------
#        Total                256         271           59361  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2     1311(4.38%)    174(0.58%)     11(0.04%)      1(0.00%)   (5.00%)
#  METAL3       10(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  METAL4       41(0.14%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.14%)
#  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL6       14(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#  METAL7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1376(0.62%)    174(0.08%)     11(0.00%)      1(0.00%)   (0.71%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.01% H + 1.30% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5698417 um.
#Total half perimeter of net bounding box = 3923880 um.
#Total wire length on LAYER METAL1 = 12986 um.
#Total wire length on LAYER METAL2 = 579376 um.
#Total wire length on LAYER METAL3 = 920362 um.
#Total wire length on LAYER METAL4 = 1026759 um.
#Total wire length on LAYER METAL5 = 1023184 um.
#Total wire length on LAYER METAL6 = 909030 um.
#Total wire length on LAYER METAL7 = 883092 um.
#Total wire length on LAYER METAL8 = 343630 um.
#Total number of vias = 473539
#Up-Via Summary (total 473539):
#           
#-----------------------
# METAL1         196771
# METAL2         138087
# METAL3          59923
# METAL4          39139
# METAL5          20282
# METAL6          14144
# METAL7           5193
#-----------------------
#                473539 
#
#Total number of involved regular nets 11653
#Maximum src to sink distance  2850.5
#Average of max src_to_sink distance  259.0
#Average of ave src_to_sink distance  162.0
#Total number of involved priority nets 44
#Maximum src to sink distance for priority net 124.5
#Average of max src_to_sink distance for priority net 64.0
#Average of ave src_to_sink distance for priority net 37.7
#Max overcon = 10 tracks.
#Total overcon = 0.71%.
#Worst layer Gcell overcon rate = 0.14%.
#
#Global routing statistics:
#Cpu time = 00:04:52
#Elapsed time = 00:04:52
#Increased memory = 156.33 (MB)
#Total memory = 1617.04 (MB)
#Peak memory = 2283.92 (MB)
#
#Finished global routing on Sun Jun 23 10:18:02 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.63 (MB), peak = 2283.92 (MB)
#Start Track Assignment.
#Done with 108967 horizontal wires in 2 hboxes and 117478 vertical wires in 2 hboxes.
#Done with 25751 horizontal wires in 2 hboxes and 27648 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1     12994.61 	  0.04%  	  0.00% 	  0.02%
# METAL2    576816.46 	  0.16%  	  0.00% 	  0.00%
# METAL3    900183.98 	  0.13%  	  0.00% 	  0.00%
# METAL4   1002125.70 	  0.17%  	  0.00% 	  0.02%
# METAL5   1010008.87 	  0.10%  	  0.00% 	  0.03%
# METAL6    903862.68 	  0.09%  	  0.00% 	  0.00%
# METAL7    878478.46 	  0.03%  	  0.00% 	  0.00%
# METAL8    344678.10 	  0.09%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     5629148.86  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5864362 um.
#Total half perimeter of net bounding box = 3923880 um.
#Total wire length on LAYER METAL1 = 105894 um.
#Total wire length on LAYER METAL2 = 583285 um.
#Total wire length on LAYER METAL3 = 951975 um.
#Total wire length on LAYER METAL4 = 1038549 um.
#Total wire length on LAYER METAL5 = 1036202 um.
#Total wire length on LAYER METAL6 = 915030 um.
#Total wire length on LAYER METAL7 = 888285 um.
#Total wire length on LAYER METAL8 = 345142 um.
#Total number of vias = 473539
#Up-Via Summary (total 473539):
#           
#-----------------------
# METAL1         196771
# METAL2         138087
# METAL3          59923
# METAL4          39139
# METAL5          20282
# METAL6          14144
# METAL7           5193
#-----------------------
#                473539 
#
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1577.37 (MB), peak = 2283.92 (MB)
#
#number of short segments in preferred routing layers
#	METAL4    METAL5    METAL6    METAL7    
#	6         5         2         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:05:23
#Elapsed time = 00:05:23
#Increased memory = 87.60 (MB)
#Total memory = 1515.98 (MB)
#Peak memory = 2283.92 (MB)
#WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 277
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        2        0        0        2
#	METAL2      122       98        2      222
#	METAL3        1        0        0        1
#	METAL4        0        0        0        0
#	METAL5        3        1        0        4
#	METAL6        0        0        0        0
#	METAL7       43        5        0       48
#	Totals      171      104        2      277
#1218 out of 53468 instances (2.3%) need to be verified(marked ipoed), dirty area=1.3%.
#22.5% of the total area is being checked for drcs
#22.5% of the total area was checked
#   number of violations = 284
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        2        0        0        2
#	METAL2      123       99        2      224
#	METAL3        1        0        0        1
#	METAL4        0        0        0        0
#	METAL5        3        1        0        4
#	METAL6        0        0        0        0
#	METAL7       48        5        0       53
#	Totals      177      105        2      284
#cpu time = 00:11:03, elapsed time = 00:11:03, memory = 1699.68 (MB), peak = 2283.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 115
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        2        0        0        2
#	METAL2       17       82        3      102
#	METAL3        2        0        0        2
#	METAL4        0        0        0        0
#	METAL5        0        0        0        0
#	METAL6        0        0        0        0
#	METAL7        6        2        0        8
#	METAL8        0        1        0        1
#	Totals       27       85        3      115
#    number of process antenna violations = 1867
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1700.78 (MB), peak = 2283.92 (MB)
#start 2nd optimization iteration ...
#   number of violations = 104
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        2        0        0        2
#	METAL2       29       63        3       95
#	METAL3        0        1        0        1
#	METAL4        0        0        0        0
#	METAL5        0        0        0        0
#	METAL6        0        0        0        0
#	METAL7        3        3        0        6
#	Totals       34       67        3      104
#    number of process antenna violations = 1867
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1699.23 (MB), peak = 2283.92 (MB)
#start 3rd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        2        3        5
#	METAL3        0        0        0
#	METAL4        0        0        0
#	METAL5        0        0        0
#	METAL6        0        0        0
#	METAL7        0        4        4
#	Totals        2        7        9
#    number of process antenna violations = 1867
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1697.68 (MB), peak = 2283.92 (MB)
#start 4th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        0        0
#	METAL6        0        0
#	METAL7        3        3
#	Totals        3        3
#    number of process antenna violations = 1869
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1680.77 (MB), peak = 2283.92 (MB)
#start 5th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        0        0
#	METAL6        0        0
#	METAL7        2        2
#	Totals        2        2
#    number of process antenna violations = 1535
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1680.77 (MB), peak = 2283.92 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        0        0
#	METAL6        0        0
#	METAL7        1        1
#	Totals        1        1
#    number of process antenna violations = 1535
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1681.62 (MB), peak = 2283.92 (MB)
#start 7th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1512
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1681.62 (MB), peak = 2283.92 (MB)
#start 8th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1512
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1681.62 (MB), peak = 2283.92 (MB)
#start 9th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1681.62 (MB), peak = 2283.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5923285 um.
#Total half perimeter of net bounding box = 3923880 um.
#Total wire length on LAYER METAL1 = 87660 um.
#Total wire length on LAYER METAL2 = 684179 um.
#Total wire length on LAYER METAL3 = 939330 um.
#Total wire length on LAYER METAL4 = 1068119 um.
#Total wire length on LAYER METAL5 = 1009054 um.
#Total wire length on LAYER METAL6 = 933507 um.
#Total wire length on LAYER METAL7 = 870013 um.
#Total wire length on LAYER METAL8 = 331421 um.
#Total number of vias = 521373
#Up-Via Summary (total 521373):
#           
#-----------------------
# METAL1         204653
# METAL2         151739
# METAL3          71492
# METAL4          44601
# METAL5          24787
# METAL6          19018
# METAL7           5083
#-----------------------
#                521373 
#
#Total number of DRC violations = 0
#Cpu time = 00:11:50
#Elapsed time = 00:11:50
#Increased memory = 5.78 (MB)
#Total memory = 1521.76 (MB)
#Peak memory = 2283.92 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1569.72 (MB), peak = 2283.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5924024 um.
#Total half perimeter of net bounding box = 3923880 um.
#Total wire length on LAYER METAL1 = 87659 um.
#Total wire length on LAYER METAL2 = 684147 um.
#Total wire length on LAYER METAL3 = 939178 um.
#Total wire length on LAYER METAL4 = 1067748 um.
#Total wire length on LAYER METAL5 = 1008604 um.
#Total wire length on LAYER METAL6 = 933886 um.
#Total wire length on LAYER METAL7 = 870849 um.
#Total wire length on LAYER METAL8 = 331952 um.
#Total number of vias = 522683
#Up-Via Summary (total 522683):
#           
#-----------------------
# METAL1         204653
# METAL2         151745
# METAL3          71542
# METAL4          44753
# METAL5          25033
# METAL6          19612
# METAL7           5345
#-----------------------
#                522683 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 10
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list2'.
#
# ** Added 10 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 4.415 microns
#    Mean (X+Y): 2.073 microns
#
# 10 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:44, elapsed time = 00:00:45, memory = 1539.18 (MB), peak = 2283.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5924030 um.
#Total half perimeter of net bounding box = 3923881 um.
#Total wire length on LAYER METAL1 = 87650 um.
#Total wire length on LAYER METAL2 = 684156 um.
#Total wire length on LAYER METAL3 = 939191 um.
#Total wire length on LAYER METAL4 = 1067757 um.
#Total wire length on LAYER METAL5 = 1008596 um.
#Total wire length on LAYER METAL6 = 933868 um.
#Total wire length on LAYER METAL7 = 870860 um.
#Total wire length on LAYER METAL8 = 331952 um.
#Total number of vias = 522695
#Up-Via Summary (total 522695):
#           
#-----------------------
# METAL1         204664
# METAL2         151759
# METAL3          71546
# METAL4          44751
# METAL5          25030
# METAL6          19600
# METAL7           5345
#-----------------------
#                522695 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5924030 um.
#Total half perimeter of net bounding box = 3923881 um.
#Total wire length on LAYER METAL1 = 87650 um.
#Total wire length on LAYER METAL2 = 684156 um.
#Total wire length on LAYER METAL3 = 939191 um.
#Total wire length on LAYER METAL4 = 1067757 um.
#Total wire length on LAYER METAL5 = 1008596 um.
#Total wire length on LAYER METAL6 = 933868 um.
#Total wire length on LAYER METAL7 = 870860 um.
#Total wire length on LAYER METAL8 = 331952 um.
#Total number of vias = 522695
#Up-Via Summary (total 522695):
#           
#-----------------------
# METAL1         204664
# METAL2         151759
# METAL3          71546
# METAL4          44751
# METAL5          25030
# METAL6          19600
# METAL7           5345
#-----------------------
#                522695 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Analyzing shielding information. 
#  Total shield net = 272 (one-side = 0, hf = 0 ), 271 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.18 (MB), peak = 2283.92 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1529.56 (MB), peak = 2283.92 (MB)
#    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1526.33 (MB), peak = 2283.92 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1570.31 (MB), peak = 2283.92 (MB)
#      Finished loop 1
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1559.68 (MB), peak = 2283.92 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1559.68 (MB), peak = 2283.92 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 272
#Number of nets reported: 271
#Number of nets without shielding: 0
#Average ratio                   : 0.896
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.1     0.142
#METAL2:         3.0        3.3     0.555
#METAL3:         6.0        8.7     0.723
#METAL4:         1.6        2.3     0.729
#METAL5:         1.1        1.7     0.802
#METAL6:        27.9       53.2     0.955
#METAL7:        24.8       46.3     0.933
#METAL8:         0.4        0.9     1.000
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1554.54 (MB), peak = 2283.92 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1624.93 (MB), peak = 2283.92 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jun 23 10:32:58 2019
#
#
#Start Post Route Wire Spread.
#Done with 19366 horizontal wires in 3 hboxes and 14685 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 256
#Total wire length = 5937110 um.
#Total half perimeter of net bounding box = 3905801 um.
#Total wire length on LAYER METAL1 = 87772 um.
#Total wire length on LAYER METAL2 = 686598 um.
#Total wire length on LAYER METAL3 = 942851 um.
#Total wire length on LAYER METAL4 = 1073161 um.
#Total wire length on LAYER METAL5 = 1014867 um.
#Total wire length on LAYER METAL6 = 930136 um.
#Total wire length on LAYER METAL7 = 867922 um.
#Total wire length on LAYER METAL8 = 333803 um.
#Total number of vias = 519471
#Up-Via Summary (total 519471):
#           
#-----------------------
# METAL1         203863
# METAL2         150961
# METAL3          71073
# METAL4          44342
# METAL5          24629
# METAL6          19264
# METAL7           5339
#-----------------------
#                519471 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1634.78 (MB), peak = 2283.92 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1587.43 (MB), peak = 2283.92 (MB)
#CELL_VIEW CONV,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 272
#Number of nets reported: 271
#Number of nets without shielding: 0
#Average ratio                   : 0.896
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.1     0.142
#METAL2:         3.0        3.3     0.555
#METAL3:         6.0        8.7     0.723
#METAL4:         1.6        2.3     0.729
#METAL5:         1.1        1.7     0.802
#METAL6:        27.9       53.2     0.955
#METAL7:        24.8       46.3     0.933
#METAL8:         0.4        0.9     1.000
#-----------------------------------------
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 5954712 um.
#Total half perimeter of net bounding box = 3923881 um.
#Total wire length on LAYER METAL1 = 87834 um.
#Total wire length on LAYER METAL2 = 687398 um.
#Total wire length on LAYER METAL3 = 944473 um.
#Total wire length on LAYER METAL4 = 1073586 um.
#Total wire length on LAYER METAL5 = 1015159 um.
#Total wire length on LAYER METAL6 = 937688 um.
#Total wire length on LAYER METAL7 = 874655 um.
#Total wire length on LAYER METAL8 = 333918 um.
#Total number of vias = 522695
#Up-Via Summary (total 522695):
#           
#-----------------------
# METAL1         204664
# METAL2         151759
# METAL3          71546
# METAL4          44751
# METAL5          25030
# METAL6          19600
# METAL7           5345
#-----------------------
#                522695 
#
#detailRoute Statistics:
#Cpu time = 00:15:22
#Elapsed time = 00:15:22
#Increased memory = 60.90 (MB)
#Total memory = 1576.88 (MB)
#Peak memory = 2283.92 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:21:25
#Elapsed time = 00:21:26
#Increased memory = 104.49 (MB)
#Total memory = 1474.25 (MB)
#Peak memory = 2283.92 (MB)
#Number of warnings = 44
#Total number of warnings = 135
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jun 23 10:33:55 2019
#
#routeDesign: cpu time = 00:21:26, elapsed time = 00:21:26, memory = 1474.25 (MB), peak = 2283.92 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3014         29  The RC network is incomplete for net %s....
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 33 warning(s), 0 error(s)

<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 396.7100 789.3650 397.7100 790.3650 7 2 44
<CMD> deleteSelectedFromFPlan
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CONV' of instances=53478 and nets=59953 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_11587_cad29_b05069_Syr3TE/CONV_11587_mP2Kik.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1975.5M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2056.4M)
Extracted 20.0002% (CPU Time= 0:00:02.9  MEM= 2056.4M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 2060.4M)
Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 2060.4M)
Extracted 50.0002% (CPU Time= 0:00:06.0  MEM= 2060.4M)
Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2060.4M)
Extracted 70.0001% (CPU Time= 0:00:07.6  MEM= 2060.4M)
Extracted 80.0002% (CPU Time= 0:00:09.0  MEM= 2060.4M)
Extracted 90.0002% (CPU Time= 0:00:11.1  MEM= 2060.4M)
Extracted 100% (CPU Time= 0:00:13.3  MEM= 2060.4M)
Number of Extracted Resistors     : 1373260
Number of Extracted Ground Cap.   : 1362099
Number of Extracted Coupling Cap. : 3623196
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2022.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.6  Real Time: 0:00:16.0  MEM: 2022.398M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2039.36)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 61048
AAE_INFO-618: Total number of nets in the design is 59953,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2100.18 CPU=0:00:18.8 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2100.18 CPU=0:00:20.3 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2100.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2108.25)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 61048. 
Total number of fetched objects 61048
AAE_INFO-618: Total number of nets in the design is 59953,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2127.32 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2127.32 CPU=0:00:02.1 REAL=0:00:02.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.363  | -0.363  |  0.053  |
|           TNS (ns):| -6.735  | -6.735  |  0.000  |
|    Violating Paths:|   43    |   43    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.339   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.619%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 52.14 sec
Total Real time: 54.0 sec
Total Memory Usage: 2040.808594 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1655.6M, totSessionCpu=1:13:27 **
#Created 675 library cell signatures
#Created 59953 NETS and 0 SPECIALNETS signatures
#Created 53478 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.73 (MB), peak = 2283.92 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.98 (MB), peak = 2283.92 (MB)
Begin checking placement ... (start mem=2052.8M, init mem=2052.8M)
*info: Placed = 53478          (Fixed = 527)
*info: Unplaced = 0           
Placement Density:63.62%(591877/930345)
Placement Density (including fixed std cells):63.62%(591877/930345)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2052.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'CONV' of instances=53478 and nets=59953 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_11587_cad29_b05069_Syr3TE/CONV_11587_mP2Kik.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2044.8M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 2130.8M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2130.8M)
Extracted 30.0002% (CPU Time= 0:00:04.1  MEM= 2134.8M)
Extracted 40.0002% (CPU Time= 0:00:05.7  MEM= 2134.8M)
Extracted 50.0002% (CPU Time= 0:00:06.4  MEM= 2134.8M)
Extracted 60.0002% (CPU Time= 0:00:07.1  MEM= 2134.8M)
Extracted 70.0001% (CPU Time= 0:00:08.0  MEM= 2134.8M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2134.8M)
Extracted 90.0002% (CPU Time= 0:00:11.6  MEM= 2134.8M)
Extracted 100% (CPU Time= 0:00:13.9  MEM= 2134.8M)
Number of Extracted Resistors     : 1373260
Number of Extracted Ground Cap.   : 1362099
Number of Extracted Coupling Cap. : 3623196
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2102.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:18.0  MEM: 2102.750M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
*** Enable all active views. ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=6.85547)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 60521. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 73. 
Total number of fetched objects 61048
End delay calculation. (MEM=0 CPU=0:00:11.7 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.1 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:00:17.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.3 real=0:00:17.0 totSessionCpu=0:00:17.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2085.85)
Total number of fetched objects 61048
AAE_INFO-618: Total number of nets in the design is 59953,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2139.61 CPU=0:00:21.8 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=2139.61 CPU=0:00:23.1 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2139.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2139.6M)

Executing IPO callback for view pruning ..

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2147.68)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 61048. 
Total number of fetched objects 61048
AAE_INFO-618: Total number of nets in the design is 59953,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2147.68 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2147.68 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:33.7 real=0:00:34.0 totSessionCpu=1:14:41 mem=2147.7M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.363  | -0.363  |  0.053  |
|           TNS (ns):| -6.735  | -6.735  |  0.000  |
|    Violating Paths:|   43    |   43    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.339   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.619%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 1664.5M, totSessionCpu=1:14:42 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       528 (unrouted=1, trialRouted=0, noStatus=0, routed=527, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59425 (unrouted=64, trialRouted=0, noStatus=0, routed=59361, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  original_names is set for at least one key
  primary_delay_corner: Delay_Corner_max (default: )
  route_type is set for at least one key
  routing_top_min_fanout is set for at least one key
  target_insertion_delay is set for at least one key
  target_max_trans is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  use_inverters is set for at least one key
  useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cell_density: 1 (default: 0.75)
    route_type (leaf): leaf_rule (default: default)
    route_type (trunk): trunk_rule (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: true (default: auto)
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18049 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
    Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
    For power domain auto-default:
      Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
      Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
      Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 982643.310um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
      Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
      Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner Delay_Corner_max:setup, late:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns
      Buffer unit delay for power domain auto-default:   0.126ns
      Buffer max distance for power domain auto-default: 326.000um
    Fastest wire driving cells and distances for power domain auto-default:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=388.571um, saturatedSlew=0.100ns, speed=2715.381um per ns, cellArea=43.683um^2 per 1000um}
        Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=326.000um, saturatedSlew=0.100ns, speed=4289.474um per ns, cellArea=41.654um^2 per 1000um}
        Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.250um, saturatedSlew=0.100ns, speed=2281.499um per ns, cellArea=81.512um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=246.726um, saturatedSlew=0.080ns, speed=1902.282um per ns, cellArea=68.797um^2 per 1000um}
        Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=206.726um, saturatedSlew=0.083ns, speed=3268.396um per ns, cellArea=65.687um^2 per 1000um}
        Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
  Library Trimming done.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock tree balancer configuration for skew_group clk/func_mode:
    Sources:                     pin clk
    Total number of sinks:       5867
    Delay constrained sinks:     5867
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner Delay_Corner_max:setup.late:
    Skew target:                 0.126ns
    Insertion delay target:      0.500ns
  Clock tree balancer configuration for skew_group clk/scan_mode:
    Sources:                     pin clk
    Total number of sinks:       5867
    Delay constrained sinks:     5867
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner Delay_Corner_max:setup.late:
    Skew target:                 0.126ns
    Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  Via Selection for Estimated Routes (rule CTS_2W1S):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  Via Selection for Estimated Routes (rule CTS_2W2S):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    original_names is set for at least one key
    primary_delay_corner: Delay_Corner_max (default: )
    route_type is set for at least one key
    routing_top_min_fanout is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    use_inverters is set for at least one key
    useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties for clock tree clk:
      cell_density: 1 (default: 0.75)
      route_type (leaf): leaf_rule (default: default)
      route_type (trunk): trunk_rule (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      routing_top_min_fanout: 10000 (default: unset)
      use_inverters: true (default: auto)
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group clk/func_mode:
      Sources:                     pin clk
      Total number of sinks:       5867
      Delay constrained sinks:     5867
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner Delay_Corner_max:setup.late:
      Skew target:                 0.126ns
      Insertion delay target:      0.500ns
    Clock tree balancer configuration for skew_group clk/scan_mode:
      Sources:                     pin clk
      Total number of sinks:       5867
      Delay constrained sinks:     5867
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner Delay_Corner_max:setup.late:
      Skew target:                 0.126ns
      Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_2W1S):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_2W2S):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=527, icg=0, nicg=0, l=0, total=527
    cell areas       : b=0.000um^2, i=6575.728um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6575.728um^2
    cell capacitance : b=0.000pF, i=11.761pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.761pF
    sink capacitance : count=5867, total=7.341pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.801pF, leaf=10.521pF, total=14.323pF
    wire lengths     : top=0.000um, trunk=17707.794um, leaf=55145.460um, total=72853.254um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=13, worst=[0.214ns, 0.025ns, 0.017ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.021ns sd=0.058ns sum=0.277ns
    Capacitance          : {count=1, worst=[0.071pF]} avg=0.071pF sd=0.000pF sum=0.071pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=279 avg=0.087ns sd=0.019ns min=0.038ns max=0.314ns {1 <= 0.040ns, 12 <= 0.060ns, 67 <= 0.080ns, 188 <= 0.100ns} {7 <= 0.105ns, 4 > 0.105ns}
    Leaf  : target=0.100ns count=249 avg=0.089ns sd=0.009ns min=0.031ns max=0.104ns {2 <= 0.040ns, 3 <= 0.060ns, 10 <= 0.080ns, 232 <= 0.100ns} {2 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: INVX12: 379 INVX8: 111 INVX6: 31 INVX4: 3 INVX2: 3 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/func_mode: insertion delay [min=0.788, max=0.904, avg=0.851, sd=0.021], skew [0.115 vs 0.126, 100% {0.788, 0.904}] (wid=0.055 ws=0.005) (gid=0.850 gs=0.114)
  Clock network insertion delays are now [0.788ns, 0.904ns] average 0.851ns std.dev 0.021ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 0.903ns.
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 528, tested: 528, violation detected: 13, violation ignored (due to small violation): 0, cannot run: 2, attempted: 11, unsuccessful: 0, sized: 1
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
  ----------------------------------------------------------------------------------------------------------------------------
  top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
  trunk              9 (81.8%)           1 (100.0%)           0            0                    1 (100.0%)           8 (80.0%)
  leaf               2 (18.2%)           0                    0            0                    0 (0.0%)             2 (20.0%)
  ----------------------------------------------------------------------------------------------------------------------------
  Total             11 (100%)            1 (100%)      -            -                           1 (100%)            10 (100%)
  ----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 3.395um^2 (0.052%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=527, icg=0, nicg=0, l=0, total=527
    cell areas       : b=0.000um^2, i=6579.122um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6579.122um^2
    cell capacitance : b=0.000pF, i=11.769pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.769pF
    sink capacitance : count=5867, total=7.341pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.801pF, leaf=10.521pF, total=14.323pF
    wire lengths     : top=0.000um, trunk=17707.794um, leaf=55145.460um, total=72853.254um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=12, worst=[0.214ns, 0.025ns, 0.017ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.023ns sd=0.061ns sum=0.276ns
    Capacitance          : {count=1, worst=[0.071pF]} avg=0.071pF sd=0.000pF sum=0.071pF
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.100ns count=279 avg=0.087ns sd=0.019ns min=0.038ns max=0.314ns {1 <= 0.040ns, 12 <= 0.060ns, 68 <= 0.080ns, 188 <= 0.100ns} {6 <= 0.105ns, 4 > 0.105ns}
    Leaf  : target=0.100ns count=249 avg=0.089ns sd=0.009ns min=0.031ns max=0.104ns {2 <= 0.040ns, 3 <= 0.060ns, 10 <= 0.080ns, 232 <= 0.100ns} {2 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Invs: INVX12: 380 INVX8: 110 INVX6: 31 INVX4: 3 INVX2: 3 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/func_mode: insertion delay [min=0.782, max=0.911, avg=0.852, sd=0.021], skew [0.129 vs 0.126*, 100% {0.787, 0.911}] (wid=0.055 ws=0.005) (gid=0.857 gs=0.128)
  Clock network insertion delays are now [0.782ns, 0.911ns] average 0.852ns std.dev 0.021ns
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 22 insts, 44 nets
  Clock DAG stats PRO final:
    cell counts      : b=0, i=527, icg=0, nicg=0, l=0, total=527
    cell areas       : b=0.000um^2, i=6579.122um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6579.122um^2
    cell capacitance : b=0.000pF, i=11.769pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.769pF
    sink capacitance : count=5867, total=7.341pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.801pF, leaf=10.521pF, total=14.323pF
    wire lengths     : top=0.000um, trunk=17707.794um, leaf=55145.460um, total=72853.254um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=12, worst=[0.214ns, 0.025ns, 0.017ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.023ns sd=0.061ns sum=0.276ns
    Capacitance          : {count=1, worst=[0.071pF]} avg=0.071pF sd=0.000pF sum=0.071pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=279 avg=0.087ns sd=0.019ns min=0.038ns max=0.314ns {1 <= 0.040ns, 12 <= 0.060ns, 68 <= 0.080ns, 188 <= 0.100ns} {6 <= 0.105ns, 4 > 0.105ns}
    Leaf  : target=0.100ns count=249 avg=0.089ns sd=0.009ns min=0.031ns max=0.104ns {2 <= 0.040ns, 3 <= 0.060ns, 10 <= 0.080ns, 232 <= 0.100ns} {2 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: INVX12: 380 INVX8: 110 INVX6: 31 INVX4: 3 INVX2: 3 
  Primary reporting skew group PRO final:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/func_mode: insertion delay [min=0.782, max=0.911, avg=0.852, sd=0.021], skew [0.129 vs 0.126*, 100% {0.787, 0.911}] (wid=0.055 ws=0.005) (gid=0.857 gs=0.128)
  Clock network insertion delays are now [0.782ns, 0.911ns] average 0.852ns std.dev 0.021ns
PRO done.
Net route status summary:
  Clock:       528 (unrouted=0, trialRouted=0, noStatus=0, routed=528, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 59425 (unrouted=64, trialRouted=0, noStatus=0, routed=59361, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:23.1 real=0:00:23.1)
**INFO: Start fixing DRV (Mem = 2198.99M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 528 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    19|    19|    -0.37|     0|     0|     0|     0|     0|     0|    -0.36|    -6.60|       0|       0|       0|  63.62|          |         |
|     0|     0|     0.00|     1|     1|    -0.37|     0|     0|     0|     0|     0|     0|    -0.29|    -2.33|       3|       0|      15|  63.63| 0:00:11.0|  2503.8M|
|     0|     0|     0.00|     1|     1|    -0.34|     0|     0|     0|     0|     0|     0|    -0.29|    -2.33|       0|       0|       0|  63.63| 0:00:00.0|  2503.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 256 constrained nets 
Layer 6 has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:13.7 real=0:00:14.0 mem=2503.8M) ***

*** Starting refinePlace (1:15:31 mem=2484.7M) ***
Density distribution unevenness ratio = 7.809%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2484.7MB
Summary Report:
Instances move: 0 (out of 52976 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2484.7MB
*** Finished refinePlace (1:15:32 mem=2484.7M) ***
Density distribution unevenness ratio = 7.825%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:06, real = 0:02:07, mem = 1830.7M, totSessionCpu=1:15:33 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:24, Mem = 2291.85M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.39min real=0.40min mem=2291.8M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.286  | -0.286  |  0.045  |
|           TNS (ns):| -2.333  | -2.333  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.339   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.629%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:08, real = 0:02:08, mem = 1829.1M, totSessionCpu=1:15:35 **
*** Timing NOT met, worst failing slack is -0.286
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 528 clock nets excluded from IPO operation.
*info: 528 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -2.333 Density 63.63
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.286|   -0.286|  -2.333|   -2.333|    63.63%|   0:00:00.0| 2358.6M|av_func_mode_max|  reg2reg| l0temp2_reg_29_/D        |
|  -0.007|   -0.007|  -0.007|   -0.007|    63.63%|   0:00:01.0| 2365.4M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.000|    0.007|   0.000|    0.000|    63.63%|   0:00:00.0| 2367.2M|              NA|       NA| NA                       |
|   0.000|    0.007|   0.000|    0.000|    63.63%|   0:00:00.0| 2367.2M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2367.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2367.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 63.63
Update Timing Windows (Threshold 0.035) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 256 constrained nets 
Layer 6 has 272 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2367.2M) ***
*** Starting refinePlace (1:15:48 mem=2348.1M) ***
Density distribution unevenness ratio = 7.809%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2348.1MB
Summary Report:
Instances move: 0 (out of 52976 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2348.1MB
*** Finished refinePlace (1:15:49 mem=2348.1M) ***
Density distribution unevenness ratio = 7.825%
End: GigaOpt Optimization in WNS mode
GigaOpt: target slack met, skip TNS optimization
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:26, real = 0:02:26, mem = 1791.9M, totSessionCpu=1:15:52 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2228.57M, totSessionCpu=1:15:53).
**optDesign ... cpu = 0:02:27, real = 0:02:27, mem = 1791.9M, totSessionCpu=1:15:53 **

Default Rule : ""
Non Default Rules : "CTS_2W1S" "CTS_2W2S"
Worst Slack : 0.007 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
GigaOpt: 197 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 277 (0.5%)
Default Rule : ""
Non Default Rules : "CTS_2W1S" "CTS_2W2S"
Worst Slack : 0.007 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
GigaOpt: 5 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 284 (0.5%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.339   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.630%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:31, real = 0:02:32, mem = 1730.2M, totSessionCpu=1:15:58 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Jun 23 10:40:45 2019
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 3 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 10
#  Number of instances deleted (including moved) = 7
#  Number of instances resized = 11
#  Total number of placement changes (moved instances are counted twice) = 28
#Start routing data preparation on Sun Jun 23 10:40:50 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 59954 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1682.59 (MB), peak = 2283.92 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 291.3150 642.3150 ) on METAL1 for NET n69664. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 378.6850 520.4500 ) on METAL1 for NET n39698. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 298.4550 535.1750 ) on METAL1 for NET n73328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 632.5750 288.0250 ) on METAL1 for NET n72143. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 620.6150 299.0950 ) on METAL1 for NET n71437. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 611.8750 369.2050 ) on METAL1 for NET n71344. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 583.3550 310.1650 ) on METAL1 for NET n71963. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 718.1350 321.2350 ) on METAL1 for NET n71941. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 583.3550 306.4750 ) on METAL1 for NET n71597. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 331.7350 568.4650 ) on METAL1 for NET FE_OFN501_n73288. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 293.5550 642.2650 ) on METAL1 for NET n70912. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 641.6500 280.5750 ) on METAL1 for NET n70527. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 268.3600 269.2600 ) on METAL1 for NET n71567. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 127.1400 771.1000 ) on METAL1 for NET n71607. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 329.4950 568.5150 ) on METAL1 for NET n73288. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 177.9350 561.4450 ) on METAL1 for NET n46128. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 636.5050 332.3550 ) on METAL1 for NET n72142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 701.3650 450.4350 ) on METAL1 for NET n71606. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 609.6350 369.2550 ) on METAL1 for NET n71749. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 618.3750 299.0400 ) on METAL1 for NET n71681. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#72 routed nets are extracted.
#    33 (0.06%) extracted nets are partially routed.
#59819 routed net(s) are imported.
#65 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 59956.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Jun 23 10:40:53 2019
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.82 (MB)
#Total memory = 1682.86 (MB)
#Peak memory = 2283.92 (MB)
#
#
#Start global routing on Sun Jun 23 10:40:53 2019
#
#Number of eco nets is 33
#
#Start global routing data preparation on Sun Jun 23 10:40:53 2019
#
#Start routing resource analysis on Sun Jun 23 10:40:53 2019
#
#Routing resource analysis is done on Sun Jun 23 10:41:00 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2593           0       29929    76.17%
#  METAL2         V        2318           0       29929     0.00%
#  METAL3         H        2593           0       29929     0.00%
#  METAL4         V        2318           0       29929     0.00%
#  METAL5         H        2593           0       29929     0.00%
#  METAL6         V        2277          41       29929     0.56%
#  METAL7         H        2550          43       29929     0.00%
#  METAL8         V         927           0       29929     0.00%
#  --------------------------------------------------------------
#  Total                  18169       0.43%      239432     9.59%
#
#  730 nets (1.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Jun 23 10:41:00 2019
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1686.92 (MB), peak = 2283.92 (MB)
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1687.74 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.67 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1712.20 (MB), peak = 2283.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1712.25 (MB), peak = 2283.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 65 (skipped).
#Total number of routable nets = 59891.
#Total number of nets in the design = 59956.
#
#33 routable nets have only global wires.
#59858 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#727 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2              31  
#     CTS_2W1S                  0               0  
#     CTS_2W2S                  0               0  
#------------------------------------------------
#        Total                  2              31  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                202           0           59162  
#     CTS_2W1S                256           0               0  
#     CTS_2W2S                  0         271               0  
#------------------------------------------------------------
#        Total                458         271           59162  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        5(0.02%)   (0.02%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      5(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 730
#Total wire length = 5954839 um.
#Total half perimeter of net bounding box = 3924838 um.
#Total wire length on LAYER METAL1 = 87828 um.
#Total wire length on LAYER METAL2 = 687465 um.
#Total wire length on LAYER METAL3 = 944508 um.
#Total wire length on LAYER METAL4 = 1073611 um.
#Total wire length on LAYER METAL5 = 1015165 um.
#Total wire length on LAYER METAL6 = 937688 um.
#Total wire length on LAYER METAL7 = 874655 um.
#Total wire length on LAYER METAL8 = 333918 um.
#Total number of vias = 522731
#Up-Via Summary (total 522731):
#           
#-----------------------
# METAL1         204668
# METAL2         151765
# METAL3          71553
# METAL4          44758
# METAL5          25036
# METAL6          19606
# METAL7           5345
#-----------------------
#                522731 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 29.83 (MB)
#Total memory = 1712.69 (MB)
#Peak memory = 2283.92 (MB)
#
#Finished global routing on Sun Jun 23 10:41:04 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.63 (MB), peak = 2283.92 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 730
#Total wire length = 5954854 um.
#Total half perimeter of net bounding box = 3924838 um.
#Total wire length on LAYER METAL1 = 87830 um.
#Total wire length on LAYER METAL2 = 687464 um.
#Total wire length on LAYER METAL3 = 944514 um.
#Total wire length on LAYER METAL4 = 1073611 um.
#Total wire length on LAYER METAL5 = 1015171 um.
#Total wire length on LAYER METAL6 = 937688 um.
#Total wire length on LAYER METAL7 = 874657 um.
#Total wire length on LAYER METAL8 = 333918 um.
#Total number of vias = 522729
#Up-Via Summary (total 522729):
#           
#-----------------------
# METAL1         204668
# METAL2         151765
# METAL3          71553
# METAL4          44758
# METAL5          25035
# METAL6          19605
# METAL7           5345
#-----------------------
#                522729 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1857.68 (MB), peak = 2283.92 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 180.64 (MB)
#Total memory = 1857.68 (MB)
#Peak memory = 2283.92 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 2.5% required routing.
#   number of violations = 5
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	METAL1        0        0        0
#	METAL2        4        1        5
#	Totals        4        1        5
#21 out of 53481 instances (0.0%) need to be verified(marked ipoed), dirty area=0.0%.
#0.7% of the total area is being checked for drcs
#0.7% of the total area was checked
#   number of violations = 78
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1       22       51        0       73
#	METAL2        0        4        1        5
#	Totals       22       55        1       78
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1812.05 (MB), peak = 2283.92 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        2        4        6
#	Totals        2        4        6
#    number of process antenna violations = 24
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1817.35 (MB), peak = 2283.92 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        2        4        6
#	Totals        2        4        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.23 (MB), peak = 2283.92 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.09 (MB), peak = 2283.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 730
#Total wire length = 5954771 um.
#Total half perimeter of net bounding box = 3924838 um.
#Total wire length on LAYER METAL1 = 87798 um.
#Total wire length on LAYER METAL2 = 687368 um.
#Total wire length on LAYER METAL3 = 944626 um.
#Total wire length on LAYER METAL4 = 1073667 um.
#Total wire length on LAYER METAL5 = 1015144 um.
#Total wire length on LAYER METAL6 = 937687 um.
#Total wire length on LAYER METAL7 = 874576 um.
#Total wire length on LAYER METAL8 = 333906 um.
#Total number of vias = 522802
#Up-Via Summary (total 522802):
#           
#-----------------------
# METAL1         204670
# METAL2         151807
# METAL3          71576
# METAL4          44759
# METAL5          25037
# METAL6          19608
# METAL7           5345
#-----------------------
#                522802 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -150.51 (MB)
#Total memory = 1707.17 (MB)
#Peak memory = 2283.92 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1758.14 (MB), peak = 2283.92 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 730
#Total wire length = 5954792 um.
#Total half perimeter of net bounding box = 3924838 um.
#Total wire length on LAYER METAL1 = 87798 um.
#Total wire length on LAYER METAL2 = 687368 um.
#Total wire length on LAYER METAL3 = 944626 um.
#Total wire length on LAYER METAL4 = 1073667 um.
#Total wire length on LAYER METAL5 = 1015133 um.
#Total wire length on LAYER METAL6 = 937689 um.
#Total wire length on LAYER METAL7 = 874588 um.
#Total wire length on LAYER METAL8 = 333924 um.
#Total number of vias = 522810
#Up-Via Summary (total 522810):
#           
#-----------------------
# METAL1         204670
# METAL2         151807
# METAL3          71576
# METAL4          44759
# METAL5          25039
# METAL6          19610
# METAL7           5349
#-----------------------
#                522810 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 730
#Total wire length = 5954792 um.
#Total half perimeter of net bounding box = 3924838 um.
#Total wire length on LAYER METAL1 = 87798 um.
#Total wire length on LAYER METAL2 = 687368 um.
#Total wire length on LAYER METAL3 = 944626 um.
#Total wire length on LAYER METAL4 = 1073667 um.
#Total wire length on LAYER METAL5 = 1015133 um.
#Total wire length on LAYER METAL6 = 937689 um.
#Total wire length on LAYER METAL7 = 874588 um.
#Total wire length on LAYER METAL8 = 333924 um.
#Total number of vias = 522810
#Up-Via Summary (total 522810):
#           
#-----------------------
# METAL1         204670
# METAL2         151807
# METAL3          71576
# METAL4          44759
# METAL5          25039
# METAL6          19610
# METAL7           5349
#-----------------------
#                522810 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Analyzing shielding information. 
#ECO shield region = 9.37% (per shield region), 5.18% (per design) 
#Total shield nets = 272, extracted = 51, non-dirty nets = 221 no-existing-shield-wire nets = 0 skip-routing nets = 0.
#  Total shield net = 272 (one-side = 0, hf = 0 ), 51 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.19 (MB), peak = 2283.92 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1747.18 (MB), peak = 2283.92 (MB)
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1743.58 (MB), peak = 2283.92 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1781.71 (MB), peak = 2283.92 (MB)
#      Finished loop 1
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1776.52 (MB), peak = 2283.92 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1776.52 (MB), peak = 2283.92 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 272
#Number of nets reported: 271
#Number of nets without shielding: 0
#Average ratio                   : 0.896
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.1     0.123
#METAL2:         2.9        3.3     0.554
#METAL3:         6.0        8.7     0.722
#METAL4:         1.6        2.3     0.726
#METAL5:         1.1        1.7     0.802
#METAL6:        27.9       53.2     0.955
#METAL7:        24.8       46.3     0.932
#METAL8:         0.4        0.9     1.000
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1779.40 (MB), peak = 2283.92 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jun 23 10:41:52 2019
#
#
#Start Post Route Wire Spread.
#Done with 2555 horizontal wires in 3 hboxes and 1136 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 458
#Total wire length = 5938381 um.
#Total half perimeter of net bounding box = 3906760 um.
#Total wire length on LAYER METAL1 = 87750 um.
#Total wire length on LAYER METAL2 = 686735 um.
#Total wire length on LAYER METAL3 = 943209 um.
#Total wire length on LAYER METAL4 = 1073419 um.
#Total wire length on LAYER METAL5 = 1015148 um.
#Total wire length on LAYER METAL6 = 930263 um.
#Total wire length on LAYER METAL7 = 868003 um.
#Total wire length on LAYER METAL8 = 333854 um.
#Total number of vias = 519582
#Up-Via Summary (total 519582):
#           
#-----------------------
# METAL1         203869
# METAL2         151007
# METAL3          71101
# METAL4          44350
# METAL5          24638
# METAL6          19274
# METAL7           5343
#-----------------------
#                519582 
#
#   number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1879.88 (MB), peak = 2283.92 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 272
#Number of nets reported: 271
#Number of nets without shielding: 0
#Average ratio                   : 0.896
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.1     0.123
#METAL2:         2.9        3.3     0.554
#METAL3:         6.0        8.7     0.722
#METAL4:         1.6        2.3     0.726
#METAL5:         1.1        1.7     0.802
#METAL6:        27.9       53.2     0.955
#METAL7:        24.8       46.3     0.932
#METAL8:         0.4        0.9     1.000
#-----------------------------------------
#Total number of nets with non-default rule or having extra spacing = 730
#Total wire length = 5955986 um.
#Total half perimeter of net bounding box = 3924838 um.
#Total wire length on LAYER METAL1 = 87807 um.
#Total wire length on LAYER METAL2 = 687533 um.
#Total wire length on LAYER METAL3 = 944838 um.
#Total wire length on LAYER METAL4 = 1073848 um.
#Total wire length on LAYER METAL5 = 1015440 um.
#Total wire length on LAYER METAL6 = 937815 um.
#Total wire length on LAYER METAL7 = 874735 um.
#Total wire length on LAYER METAL8 = 333970 um.
#Total number of vias = 522810
#Up-Via Summary (total 522810):
#           
#-----------------------
# METAL1         204670
# METAL2         151807
# METAL3          71576
# METAL4          44759
# METAL5          25039
# METAL6          19610
# METAL7           5349
#-----------------------
#                522810 
#
#detailRoute Statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:56
#Increased memory = -75.12 (MB)
#Total memory = 1782.56 (MB)
#Peak memory = 2283.92 (MB)
#Updating routing design signature
#Created 675 library cell signatures
#Created 59956 NETS and 0 SPECIALNETS signatures
#Created 53481 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.62 (MB), peak = 2283.92 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.64 (MB), peak = 2283.92 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:26
#Elapsed time = 00:01:26
#Increased memory = -12.43 (MB)
#Total memory = 1717.80 (MB)
#Peak memory = 2283.92 (MB)
#Number of warnings = 43
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jun 23 10:42:11 2019
#
**optDesign ... cpu = 0:03:58, real = 0:03:58, mem = 1673.7M, totSessionCpu=1:17:24 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Extraction called for design 'CONV' of instances=53481 and nets=59956 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_11587_cad29_b05069_Syr3TE/CONV_11587_mP2Kik.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2148.4M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 2219.3M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2219.3M)
Extracted 30.0002% (CPU Time= 0:00:04.1  MEM= 2223.3M)
Extracted 40.0002% (CPU Time= 0:00:05.7  MEM= 2223.3M)
Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 2223.3M)
Extracted 60.0002% (CPU Time= 0:00:07.1  MEM= 2223.3M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 2223.3M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2223.3M)
Extracted 90.0002% (CPU Time= 0:00:11.6  MEM= 2223.3M)
Extracted 100% (CPU Time= 0:00:13.9  MEM= 2223.3M)
Number of Extracted Resistors     : 1381144
Number of Extracted Ground Cap.   : 1369964
Number of Extracted Coupling Cap. : 3648612
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2180.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.1  Real Time: 0:00:17.0  MEM: 2180.047M)
**optDesign ... cpu = 0:04:15, real = 0:04:15, mem = 1682.0M, totSessionCpu=1:17:41 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2167.92)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2229.75 CPU=0:00:17.6 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=2229.75 CPU=0:00:19.0 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2229.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2229.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2237.82)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 61051. 
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2256.89 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2256.89 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:28.6 real=0:00:29.0 totSessionCpu=1:18:10 mem=2256.9M)
**optDesign ... cpu = 0:04:43, real = 0:04:44, mem = 1761.3M, totSessionCpu=1:18:10 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.1)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:43, real = 0:04:44, mem = 1761.3M, totSessionCpu=1:18:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=2193.42M, totSessionCpu=1:18:14).
**optDesign ... cpu = 0:04:47, real = 0:04:48, mem = 1770.8M, totSessionCpu=1:18:14 **

Latch borrow mode reset to max_borrow
*** Enable all active views. ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:48, real = 0:04:49, mem = 1770.9M, totSessionCpu=1:18:15 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.444  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.339   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.630%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:53, real = 0:04:55, mem = 1773.1M, totSessionCpu=1:18:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CONV' of instances=53481 and nets=59956 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_11587_cad29_b05069_Syr3TE/CONV_11587_mP2Kik.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2134.6M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2200.6M)
Extracted 20.0002% (CPU Time= 0:00:03.4  MEM= 2200.6M)
Extracted 30.0002% (CPU Time= 0:00:04.4  MEM= 2204.6M)
Extracted 40.0002% (CPU Time= 0:00:06.2  MEM= 2204.6M)
Extracted 50.0003% (CPU Time= 0:00:06.9  MEM= 2204.6M)
Extracted 60.0002% (CPU Time= 0:00:07.7  MEM= 2204.6M)
Extracted 70.0002% (CPU Time= 0:00:08.7  MEM= 2204.6M)
Extracted 80.0002% (CPU Time= 0:00:10.3  MEM= 2204.6M)
Extracted 90.0002% (CPU Time= 0:00:12.6  MEM= 2204.6M)
Extracted 100% (CPU Time= 0:00:15.1  MEM= 2204.6M)
Number of Extracted Resistors     : 1381144
Number of Extracted Ground Cap.   : 1369964
Number of Extracted Coupling Cap. : 3648612
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2172.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.5  Real Time: 0:00:19.0  MEM: 2172.586M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2102.86)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2180.74 CPU=0:00:20.7 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2180.74 CPU=0:00:22.3 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2180.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2180.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2188.81)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 73. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 73. 
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2188.81 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2188.81 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:28.6 real=0:00:29.0 totSessionCpu=1:19:13 mem=2188.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.154  |  0.154  |  0.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

Density: 63.630%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 51.15 sec
Total Real time: 53.0 sec
Total Memory Usage: 2055.589844 Mbytes
Reset AAE Options
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2055.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 40.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:40.4  MEM: 463.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> saveNetlist CONV_APR.v
Writing Netlist "CONV_APR.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf CONV_APR.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2515.9)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2579.16 CPU=0:00:41.3 REAL=0:00:41.0)
End delay calculation (fullDC). (MEM=2579.16 CPU=0:00:43.4 REAL=0:00:43.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2579.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 2579.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2579.27)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  1.6 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 73. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 73. 
Total number of fetched objects 61051
AAE_INFO-618: Total number of nets in the design is 59956,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2579.27 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2579.27 CPU=0:00:02.7 REAL=0:00:03.0)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule CTS_2W1S
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine CTE
<CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> streamOut CONV_APR.gds -mapFile ../library/streamOut.map -libName DesignLib -merge { ../library/gds/tpz013g3_v1.1.gds ../library/gds/tsmc13gfsg_fram.gds } -outputMacros -units 1000 -mode ALL
Finding the highest version number among the merge files
Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5
Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    31                            METAL1
    131                           METAL1
    51                             VIA12
    32                            METAL2
    132                           METAL2
    52                             VIA23
    33                            METAL3
    133                           METAL3
    53                             VIA34
    34                            METAL4
    134                           METAL4
    54                             VIA45
    35                            METAL5
    135                           METAL5
    55                             VIA56
    36                            METAL6
    136                           METAL6
    56                             VIA67
    37                            METAL7
    137                           METAL7
    57                             VIA78
    38                            METAL8
    138                           METAL8
    131                           METAL1
    132                           METAL2
    133                           METAL3
    134                           METAL4
    135                           METAL5
    136                           METAL6
    137                           METAL7
    138                           METAL8


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          53481

Ports/Pins                             0

Nets                              850275
    metal layer METAL1             62154
    metal layer METAL2            326762
    metal layer METAL3            182615
    metal layer METAL4            107139
    metal layer METAL5             78454
    metal layer METAL6             46099
    metal layer METAL7             39414
    metal layer METAL8              7638

    Via Instances                 522810

Special Nets                        6834
    metal layer METAL1               827
    metal layer METAL2              1396
    metal layer METAL3              1168
    metal layer METAL4               733
    metal layer METAL5               607
    metal layer METAL6              1015
    metal layer METAL7              1077
    metal layer METAL8                11

    Via Instances                   6905

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  75
    metal layer METAL1                73
    metal layer METAL6                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ../library/gds/tpz013g3_v1.1.gds to register cell name ......
Scanning GDS file ../library/gds/tsmc13gfsg_fram.gds to register cell name ......
Merging GDS file ../library/gds/tpz013g3_v1.1.gds ......
	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5.
	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../library/gds/tsmc13gfsg_fram.gds ......
	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5.
	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Output for cells
######Streamout is finished!
<CMD> saveDesign CONV_AfterAll
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/23 10:52:23, mem=2255.9M)
% Begin Save netlist data ... (date=06/23 10:52:24, mem=2256.0M)
Writing Binary DB to CONV_AfterAll.dat.tmp/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/23 10:52:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=2256.3M, current mem=2256.3M)
% Begin Save AAE data ... (date=06/23 10:52:24, mem=2256.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/23 10:52:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2256.3M, current mem=2256.3M)
% Begin Save clock tree data ... (date=06/23 10:52:25, mem=2258.9M)
% End Save clock tree data ... (date=06/23 10:52:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2258.9M, current mem=2258.9M)
Saving preference file CONV_AfterAll.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/23 10:52:26, mem=2258.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/23 10:52:26, total cpu=0:00:00.5, real=0:00:00.0, peak res=2258.9M, current mem=2258.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/23 10:52:26, mem=2258.8M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/23 10:52:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2258.9M, current mem=2258.9M)
% Begin Save routing data ... (date=06/23 10:52:26, mem=2258.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:03.0 mem=2558.1M) ***
% End Save routing data ... (date=06/23 10:52:30, total cpu=0:00:01.3, real=0:00:03.0, peak res=2258.9M, current mem=2258.9M)
Saving property file CONV_AfterAll.dat.tmp/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2558.1M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/23 10:52:32, mem=2258.9M)
% End Save power constraints data ... (date=06/23 10:52:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2258.9M, current mem=2258.9M)
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterAll.dat.tmp
#% End save design ... (date=06/23 10:52:34, total cpu=0:00:06.1, real=0:00:12.0, peak res=2258.9M, current mem=1691.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign CONV_AfterAll2
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/23 10:53:11, mem=1691.9M)
% Begin Save netlist data ... (date=06/23 10:53:12, mem=1691.9M)
Writing Binary DB to CONV_AfterAll2.dat.tmp/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/23 10:53:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=1694.3M, current mem=1694.3M)
% Begin Save AAE data ... (date=06/23 10:53:12, mem=1694.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/23 10:53:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1694.3M, current mem=1694.3M)
% Begin Save clock tree data ... (date=06/23 10:53:14, mem=1694.3M)
% End Save clock tree data ... (date=06/23 10:53:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1694.3M, current mem=1694.3M)
Saving preference file CONV_AfterAll2.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/23 10:53:14, mem=1694.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/23 10:53:15, total cpu=0:00:00.5, real=0:00:01.0, peak res=1694.7M, current mem=1694.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/23 10:53:15, mem=1694.7M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/23 10:53:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1697.3M, current mem=1697.3M)
% Begin Save routing data ... (date=06/23 10:53:15, mem=1697.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:04.0 mem=2142.8M) ***
% End Save routing data ... (date=06/23 10:53:19, total cpu=0:00:01.3, real=0:00:04.0, peak res=1698.3M, current mem=1698.3M)
Saving property file CONV_AfterAll2.dat.tmp/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2142.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/23 10:53:20, mem=1698.3M)
% End Save power constraints data ... (date=06/23 10:53:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1698.3M, current mem=1698.3M)
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterAll2.dat.tmp
#% End save design ... (date=06/23 10:53:21, total cpu=0:00:05.9, real=0:00:10.0, peak res=1698.3M, current mem=1667.9M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 2136.824M, initial mem = 184.410M) ***
*** Message Summary: 2428 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=1:21:28, real=2:11:16, mem=2136.8M) ---
