<root><simulation><result_generated_time />2023-05-12 16:27:37<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 41472, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 2787.5555555555557, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [7, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('K', 32)]], [], []]<I />[[[('K', 4)], [('K', 32)]], [[('OY', 7)], []], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('FX', 3), ('FY', 3), ('C', 128), ('OX', 7), ('K', 2), ('K', 2)], []]<I />[[('C', 4), ('FX', 3), ('FY', 3)], [('C', 128), ('OX', 7), ('K', 2), ('K', 2)], []]<O />[[('C', 4), ('FX', 3), ('FY', 3), ('C', 128)], [('OX', 7), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [128.0, 2.33, 9.33, 1.0], 'O': [1.0, 4608, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 18874368, 18874368], 'I': [288, 331776, 331776], 'O': [8, 200704, 200704], 'O_partial': [8, 0, 0], 'O_final': [0, 200704, 200704]}<actual_mem_utilization_individual />{'W': [0.02, 0.56, 0.0], 'I': [0.56, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.58, 0.0], 'I': [0.56, 0.58, 0.0], 'O': [0.02, 0.58, 0.0]}<effective_mem_size_bit />{'W': [8, 9437184, 18874368], 'I': [288, 331776, 331776], 'O': [8, 28672, 200704], 'O_partial': [8, 0, 0], 'O_final': [0, 28672, 200704]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 7, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [7, 7, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16515072, 16515072], [16515072, 2359296], [2359296, 0]]<I />[[903168, 387072], [387072, 41472], [41472, 0]]<O />[[(115580416, 115605504), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(115580416, 115605504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2064384, 2064384], [258048, 36864], [9216, 0]]<I />[[112896, 48384], [6048, 648], [162, 0]]<O />[[(14447552, 14450688), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([14447552, 14450688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />16515072</mac_count></basic_info><energy><total_energy />253594998.3<mem_energy_breakdown><W />[1446.3, 30592.0, 12274.3]<I />[55.6, 696.9, 215.8]<O />[10123.9, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />825753.6<total />253539385.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3643<utilization_without_data_loading />0.4145<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.4164<mac_utilize_temporal_without_data_loading />0.4737</mac_array_utilization><latency><latency_cycle_with_data_loading />309892<latency_cycle_without_data_loading />272378<ideal_computing_cycle />129024<data_loading><load_cycle_total />37514<load_cycle_individual />{'W': [2, 36864, 0], 'I': [5, 648, 0]}<load_cycle_combined />{'W': 36864, 'I': 648}</data_loading><mem_stalling><mem_stall_cycle_total />143354<mem_stall_cycle_individual />{'W': [[-129023], [-129023, 129023], [-129024, -129024]], 'I': [[-129023], [0, 0], [-129024, -129024]], 'O': [[-129024], [-129024, -128632], [-128632, -128926]]}<mem_stall_cycle_shared />{'W': [[-129023], [-129023, 143354], [0, 0]], 'I': [[-129023], [0, 143354], [0, 0]], 'O': [[-129024], [-129024, -128632], [-128632, -128926]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 18874368, 18874368], 'I': [288, 331776, 331776], 'O': [8, 200704, 200704], 'O_partial': [8, 0, 0], 'O_final': [0, 200704, 200704]}<data_size_each_level_total />{'W': [1024, 18874368, 18874368], 'I': [2016, 331776, 331776], 'O': [7168, 200704, 200704]}<loop_cycles_each_level />{'W': [1, 129024, 129024], 'I': [36, 129024, 129024], 'O': [4608, 129024, 129024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 4, 1], 'O': [4608, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 8.0], [56.0, 2.6], [2.6, 2.6]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 72.0], [504.0, 10.3], [10.3, 2.6]], 'O': [[8.0, 8.0], [7168.0, 1.6], [1.6, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 0]], 'I': [[8.0, 72.0], [504.0, 2.6], [2.6, 0]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1529.6, 150.4], [148.9, 1.6]], 'I': [[8.0, 72.0], [1529.6, 150.4], [148.9, 1.6]], 'O': [[8.0, 0.0], [1529.6, 150.4], [148.9, 1.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, False], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 129024], [1, 1, 129024], [129024, 129024, 1]], 'I': [[1, 1, 129024], [4, 36, 3584], [129024, 129024, 1]], 'O': [[1, 1, 129024], [4608, 4608, 28], [129024, 129024, 1]]}<trans_time_real />{'W': [[0, 1, 129024], [[0, 1, 129024], [2, 1, 129024]], [[36864, 129024, 1], [9216, 129024, 1]]], 'I': [[0, 1, 129024], [[4, 36, 3584], [4, 36, 3584]], [[648, 129024, 1], [162, 129024, 1]]], 'O': [[0, 1, 129024], [[0, 4608, 28], [14, 4608, 28]], [[392, 129024, 1], [98, 129024, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-92160, -119808]], 'I': [[-1], [0, 0], [-128376, -128862]], 'O': [[-1], [-4608, -4594], [-128632, -128926]]}<single_stall_count />{'W': [129023, 129023, 0], 'I': [129023, 3583, 0], 'O': [129024, 28, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [129023, 0], 'I': [14332, 0], 'O': [392, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[14331, -129024], [-128632, -128632]], 1: [[-129024, -129024], [-128632, -129024]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>