#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  7 06:50:00 2020
# Process ID: 17332
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/base_slice_arduino_direct_iic_0_synth_1
# Command line: vivado.exe -log base_slice_arduino_direct_iic_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_slice_arduino_direct_iic_0.tcl
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/base_slice_arduino_direct_iic_0_synth_1/base_slice_arduino_direct_iic_0.vds
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/base_slice_arduino_direct_iic_0_synth_1\vivado.jou
#-----------------------------------------------------------
source base_slice_arduino_direct_iic_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top base_slice_arduino_direct_iic_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 759.254 ; gain = 176.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_slice_arduino_direct_iic_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/synth/base_slice_arduino_direct_iic_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'interface_slice' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:3]
	Parameter TYPE bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net gpio_i in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:63]
WARNING: [Synth 8-3848] Net gpio_o in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:64]
WARNING: [Synth 8-3848] Net gpio_t in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:65]
WARNING: [Synth 8-3848] Net spi0_i in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:92]
WARNING: [Synth 8-3848] Net spi0_o in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:93]
WARNING: [Synth 8-3848] Net spi0_t in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:94]
WARNING: [Synth 8-3848] Net spi1_i in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:95]
WARNING: [Synth 8-3848] Net spi1_o in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:96]
WARNING: [Synth 8-3848] Net spi1_t in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:97]
WARNING: [Synth 8-3848] Net sck_i in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:98]
WARNING: [Synth 8-3848] Net sck_o in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:99]
WARNING: [Synth 8-3848] Net sck_t in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:100]
WARNING: [Synth 8-3848] Net ss_i in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:101]
WARNING: [Synth 8-3848] Net ss_o in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:102]
WARNING: [Synth 8-3848] Net ss_t in module/entity interface_slice does not have driver. [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:103]
INFO: [Synth 8-6155] done synthesizing module 'interface_slice' (1#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:3]
INFO: [Synth 8-6155] done synthesizing module 'base_slice_arduino_direct_iic_0' (2#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/synth/base_slice_arduino_direct_iic_0.v:58]
WARNING: [Synth 8-3331] design interface_slice has unconnected port gpio_i[0]
WARNING: [Synth 8-3331] design interface_slice has unconnected port gpio_o[0]
WARNING: [Synth 8-3331] design interface_slice has unconnected port gpio_t[0]
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port gpio_w_i[0]
WARNING: [Synth 8-3331] design interface_slice has unconnected port gpio_w_o[0]
WARNING: [Synth 8-3331] design interface_slice has unconnected port gpio_w_t[0]
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_w_t
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 827.656 ; gain = 244.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 827.656 ; gain = 244.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 827.656 ; gain = 244.934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 854.922 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.922 ; gain = 272.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.922 ; gain = 272.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.922 ; gain = 272.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.922 ; gain = 272.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design base_slice_arduino_direct_iic_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 854.922 ; gain = 272.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 901.129 ; gain = 318.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 901.129 ; gain = 318.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 910.656 ; gain = 327.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 926.465 ; gain = 316.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 926.465 ; gain = 343.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 948.742 ; gain = 637.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/base_slice_arduino_direct_iic_0_synth_1/base_slice_arduino_direct_iic_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_slice_arduino_direct_iic_0, cache-ID = 1b2c23e62d340ffe
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/base_slice_arduino_direct_iic_0_synth_1/base_slice_arduino_direct_iic_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_slice_arduino_direct_iic_0_utilization_synth.rpt -pb base_slice_arduino_direct_iic_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  7 06:51:09 2020...
