<stg><name>yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS</name>


<trans_list>

<trans id="368" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %input_ch_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %col_stride = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_stride"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %out_col = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_col"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten57"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %row_stride = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_stride"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten136 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten136"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %out_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_row"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %indvar_flatten242 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten242"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %curr_input_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_keep_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %curr_input_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_strb_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %curr_input_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_user_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %curr_input_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_id_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %curr_input_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_dest_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %sub_i_i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %icmp_ln1027_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_2

]]></Node>
<StgValue><ssdm name="icmp_ln1027_2_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:16 %mul_ln4_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln4_1

]]></Node>
<StgValue><ssdm name="mul_ln4_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %icmp_ln1027_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_1

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:18 %mul_ln4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %mul_ln4

]]></Node>
<StgValue><ssdm name="mul_ln4_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="icmp_ln1027_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %input_fold_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %input_fold_ch

]]></Node>
<StgValue><ssdm name="input_fold_ch_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %cmp_i_i606_not_mid1214_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i606_not_mid1214

]]></Node>
<StgValue><ssdm name="cmp_i_i606_not_mid1214_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %notrhs_mid1192_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notrhs_mid1192

]]></Node>
<StgValue><ssdm name="notrhs_mid1192_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %notlhs1_mid1182_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notlhs1_mid1182

]]></Node>
<StgValue><ssdm name="notlhs1_mid1182_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:24 %mul_ln4_2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln4_2

]]></Node>
<StgValue><ssdm name="mul_ln4_2_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:25 %mul_ln4_3_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %mul_ln4_3

]]></Node>
<StgValue><ssdm name="mul_ln4_3_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:26 %input_w_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_w_cast

]]></Node>
<StgValue><ssdm name="input_w_cast_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:27 %sub_i_i56_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i56

]]></Node>
<StgValue><ssdm name="sub_i_i56_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:28 %sub_i_i270_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %sub_i_i270

]]></Node>
<StgValue><ssdm name="sub_i_i270_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:29 %input_h_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_h_cast

]]></Node>
<StgValue><ssdm name="input_h_cast_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:30 %sub_i_i87_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i87

]]></Node>
<StgValue><ssdm name="sub_i_i87_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:31 %stride_cast2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %stride_cast2

]]></Node>
<StgValue><ssdm name="stride_cast2_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="2">
<![CDATA[
newFuncRoot:32 %stride_cast2_cast = zext i2 %stride_cast2_read

]]></Node>
<StgValue><ssdm name="stride_cast2_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:33 %input_w_cast_cast = zext i9 %input_w_cast_read

]]></Node>
<StgValue><ssdm name="input_w_cast_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="9">
<![CDATA[
newFuncRoot:34 %input_h_cast_cast = zext i9 %input_h_cast_read

]]></Node>
<StgValue><ssdm name="input_h_cast_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
newFuncRoot:35 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
newFuncRoot:36 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="64" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="64" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_V_dest_V, i5 %inStream_V_id_V, i1 %inStream_V_last_V, i2 %inStream_V_user_V, i8 %inStream_V_strb_V, i8 %inStream_V_keep_V, i64 %inStream_V_data_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i26 0, i26 %indvar_flatten242

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i9 0, i9 %out_row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i17 0, i17 %indvar_flatten136

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i2 0, i2 %row_stride

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i15 0, i15 %indvar_flatten57

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i9 0, i9 %out_col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i2 0, i2 %col_stride

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:55 %store_ln0 = store i4 0, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:56 %br_ln0 = br void %for.body45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body45:2 %out_col_1 = load i9 %out_col

]]></Node>
<StgValue><ssdm name="out_col_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body45:3 %indvar_flatten57_load = load i15 %indvar_flatten57

]]></Node>
<StgValue><ssdm name="indvar_flatten57_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body45:5 %indvar_flatten136_load = load i17 %indvar_flatten136

]]></Node>
<StgValue><ssdm name="indvar_flatten136_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body45:6 %out_row_1 = load i9 %out_row

]]></Node>
<StgValue><ssdm name="out_row_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
for.body45:7 %indvar_flatten242_load = load i26 %indvar_flatten242

]]></Node>
<StgValue><ssdm name="indvar_flatten242_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="9">
<![CDATA[
for.body45:8 %zext_ln1027 = zext i9 %out_row_1

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:9 %conv3_i_i_i2821607 = mul i11 %zext_ln1027, i11 %stride_cast2_cast

]]></Node>
<StgValue><ssdm name="conv3_i_i_i2821607"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="9">
<![CDATA[
for.body45:10 %out_row_cast3 = zext i9 %out_row_1

]]></Node>
<StgValue><ssdm name="out_row_cast3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body45:11 %notlhs = icmp_eq  i10 %sub_i_i87_read, i10 %out_row_cast3

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="9">
<![CDATA[
for.body45:19 %zext_ln1027_2 = zext i9 %out_col_1

]]></Node>
<StgValue><ssdm name="zext_ln1027_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:20 %conv3_i_i_i3291609 = mul i11 %zext_ln1027_2, i11 %stride_cast2_cast

]]></Node>
<StgValue><ssdm name="conv3_i_i_i3291609"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body45:39 %icmp_ln1027_3 = icmp_eq  i26 %indvar_flatten242_load, i26 %mul_ln4_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body45:41 %br_ln1027 = br i1 %icmp_ln1027_3, void %for.inc154.loopexit, void %for.end156.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc154.loopexit:1 %out_row_3 = add i9 %out_row_1, i9 1

]]></Node>
<StgValue><ssdm name="out_row_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc154.loopexit:4 %icmp_ln1027_4 = icmp_eq  i17 %indvar_flatten136_load, i17 %mul_ln4_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="9">
<![CDATA[
for.inc154.loopexit:9 %out_row_cast3_mid1 = zext i9 %out_row_3

]]></Node>
<StgValue><ssdm name="out_row_cast3_mid1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc154.loopexit:10 %notlhs_mid1 = icmp_eq  i10 %sub_i_i87_read, i10 %out_row_cast3_mid1

]]></Node>
<StgValue><ssdm name="notlhs_mid1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:11 %select_ln1027_2 = select i1 %icmp_ln1027_4, i1 %notlhs_mid1, i1 %notlhs

]]></Node>
<StgValue><ssdm name="select_ln1027_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc154.loopexit:26 %icmp_ln1027_7 = icmp_eq  i15 %indvar_flatten57_load, i15 %mul_ln4_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_7"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:27 %select_ln1027_10 = select i1 %icmp_ln1027_4, i1 %icmp_ln1027_2_read, i1 %icmp_ln1027_7

]]></Node>
<StgValue><ssdm name="select_ln1027_10"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:31 %or_ln1027_1 = or i1 %select_ln1027_10, i1 %icmp_ln1027_4

]]></Node>
<StgValue><ssdm name="or_ln1027_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body45:0 %col_stride_1 = load i2 %col_stride

]]></Node>
<StgValue><ssdm name="col_stride_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body45:1 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body45:4 %row_stride_1 = load i2 %row_stride

]]></Node>
<StgValue><ssdm name="row_stride_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="2">
<![CDATA[
for.body45:12 %zext_ln1027_1 = zext i2 %row_stride_1

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:13 %row_idx = add i11 %zext_ln1027_1, i11 %conv3_i_i_i2821607

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="2">
<![CDATA[
for.body45:14 %row_stride_cast4 = zext i2 %row_stride_1

]]></Node>
<StgValue><ssdm name="row_stride_cast4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:15 %cmp_not = icmp_eq  i11 %row_idx, i11 0

]]></Node>
<StgValue><ssdm name="cmp_not"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:16 %ult = icmp_ult  i11 %row_idx, i11 %input_h_cast_cast

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body45:18 %notlhs1 = icmp_ne  i3 %sub_i_i270_read, i3 %row_stride_cast4

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="9">
<![CDATA[
for.body45:21 %out_col_cast5 = zext i9 %out_col_1

]]></Node>
<StgValue><ssdm name="out_col_cast5"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body45:22 %notrhs = icmp_eq  i10 %sub_i_i56_read, i10 %out_col_cast5

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="2">
<![CDATA[
for.body45:23 %zext_ln1027_3 = zext i2 %col_stride_1

]]></Node>
<StgValue><ssdm name="zext_ln1027_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:24 %col_idx = add i11 %zext_ln1027_3, i11 %conv3_i_i_i3291609

]]></Node>
<StgValue><ssdm name="col_idx"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="2">
<![CDATA[
for.body45:27 %col_stride_cast6 = zext i2 %col_stride_1

]]></Node>
<StgValue><ssdm name="col_stride_cast6"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body45:35 %notrhs2 = icmp_ne  i3 %sub_i_i270_read, i3 %col_stride_cast6

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc154.loopexit:0 %input_ch_idx_load = load i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="input_ch_idx_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc154.loopexit:5 %select_ln1027 = select i1 %icmp_ln1027_4, i2 0, i2 %row_stride_1

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="9">
<![CDATA[
for.inc154.loopexit:6 %zext_ln1027_4 = zext i9 %out_row_3

]]></Node>
<StgValue><ssdm name="zext_ln1027_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:7 %conv3_i_i_i2821607_mid1 = mul i11 %zext_ln1027_4, i11 %stride_cast2_cast

]]></Node>
<StgValue><ssdm name="conv3_i_i_i2821607_mid1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:8 %select_ln1027_1 = select i1 %icmp_ln1027_4, i11 %conv3_i_i_i2821607_mid1, i11 %conv3_i_i_i2821607

]]></Node>
<StgValue><ssdm name="select_ln1027_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="icmp_ln1027_4" val="1"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:12 %cmp_not_mid1178 = icmp_eq  i11 %conv3_i_i_i2821607_mid1, i11 0

]]></Node>
<StgValue><ssdm name="cmp_not_mid1178"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:14 %ult65 = icmp_ult  i11 %conv3_i_i_i2821607_mid1, i11 %input_h_cast_cast

]]></Node>
<StgValue><ssdm name="ult65"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:18 %select_ln1027_6 = select i1 %icmp_ln1027_4, i1 %notrhs_mid1192_read, i1 %notrhs

]]></Node>
<StgValue><ssdm name="select_ln1027_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc154.loopexit:22 %icmp_ln1027_5 = icmp_eq  i4 %input_ch_idx_load, i4 %input_fold_ch_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:23 %select_ln1027_8 = select i1 %icmp_ln1027_4, i1 %icmp_ln1027_read, i1 %icmp_ln1027_5

]]></Node>
<StgValue><ssdm name="select_ln1027_8"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc154.loopexit:24 %icmp_ln1027_6 = icmp_eq  i6 %indvar_flatten_load, i6 %mul_ln4_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_6"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:25 %select_ln1027_9 = select i1 %icmp_ln1027_4, i1 %icmp_ln1027_1_read, i1 %icmp_ln1027_6

]]></Node>
<StgValue><ssdm name="select_ln1027_9"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc154.loopexit:29 %row_stride_3 = add i2 %select_ln1027, i2 1

]]></Node>
<StgValue><ssdm name="row_stride_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc154.loopexit:32 %select_ln1027_12 = select i1 %or_ln1027_1, i9 0, i9 %out_col_1

]]></Node>
<StgValue><ssdm name="select_ln1027_12"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="2">
<![CDATA[
for.inc154.loopexit:33 %zext_ln1027_5 = zext i2 %row_stride_3

]]></Node>
<StgValue><ssdm name="zext_ln1027_5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:34 %row_idx_mid1 = add i11 %zext_ln1027_5, i11 %select_ln1027_1

]]></Node>
<StgValue><ssdm name="row_idx_mid1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:44 %select_ln1027_17 = select i1 %select_ln1027_10, i1 %notrhs_mid1192_read, i1 %select_ln1027_6

]]></Node>
<StgValue><ssdm name="select_ln1027_17"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:51 %select_ln1027_22 = select i1 %select_ln1027_10, i1 %icmp_ln1027_read, i1 %select_ln1027_8

]]></Node>
<StgValue><ssdm name="select_ln1027_22"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:52 %select_ln1027_23 = select i1 %select_ln1027_10, i1 %icmp_ln1027_1_read, i1 %select_ln1027_9

]]></Node>
<StgValue><ssdm name="select_ln1027_23"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc154.loopexit:54 %out_col_3 = add i9 %select_ln1027_12, i9 1

]]></Node>
<StgValue><ssdm name="out_col_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:56 %or_ln1027_3 = or i1 %select_ln1027_23, i1 %select_ln1027_10

]]></Node>
<StgValue><ssdm name="or_ln1027_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:57 %or_ln1027_4 = or i1 %or_ln1027_3, i1 %icmp_ln1027_4

]]></Node>
<StgValue><ssdm name="or_ln1027_4"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc154.loopexit:58 %select_ln1027_25 = select i1 %or_ln1027_4, i2 0, i2 %col_stride_1

]]></Node>
<StgValue><ssdm name="select_ln1027_25"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="9">
<![CDATA[
for.inc154.loopexit:59 %zext_ln1027_6 = zext i9 %out_col_3

]]></Node>
<StgValue><ssdm name="zext_ln1027_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:60 %conv3_i_i_i3291609_mid1 = mul i11 %zext_ln1027_6, i11 %stride_cast2_cast

]]></Node>
<StgValue><ssdm name="conv3_i_i_i3291609_mid1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="9">
<![CDATA[
for.inc154.loopexit:62 %out_col_cast5_mid1 = zext i9 %out_col_3

]]></Node>
<StgValue><ssdm name="out_col_cast5_mid1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc154.loopexit:63 %notrhs_mid1 = icmp_eq  i10 %sub_i_i56_read, i10 %out_col_cast5_mid1

]]></Node>
<StgValue><ssdm name="notrhs_mid1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:64 %select_ln1027_27 = select i1 %select_ln1027_23, i1 %notrhs_mid1, i1 %select_ln1027_17

]]></Node>
<StgValue><ssdm name="select_ln1027_27"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body45:17 %rev62 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev62"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="11">
<![CDATA[
for.body45:25 %col_idx_cast = zext i11 %col_idx

]]></Node>
<StgValue><ssdm name="col_idx_cast"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body45:26 %conv_count = add i12 %col_idx_cast, i12 4095

]]></Node>
<StgValue><ssdm name="conv_count"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:28 %cmp51_not = icmp_eq  i11 %col_idx, i11 0

]]></Node>
<StgValue><ssdm name="cmp51_not"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body45:29 %brmerge = or i1 %cmp_not, i1 %cmp51_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:32 %ult63 = icmp_ult  i11 %col_idx, i11 %input_w_cast_cast

]]></Node>
<StgValue><ssdm name="ult63"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body45:33 %rev64 = xor i1 %ult63, i1 1

]]></Node>
<StgValue><ssdm name="rev64"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_4" val="0"/>
<literal name="select_ln1027_10" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body45:34 %brmerge1679 = or i1 %rev62, i1 %rev64

]]></Node>
<StgValue><ssdm name="brmerge1679"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body45:36 %tmp = or i1 %notlhs1, i1 %brmerge

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body45:37 %brmerge1683 = or i1 %tmp, i1 %notrhs2

]]></Node>
<StgValue><ssdm name="brmerge1683"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body45:40 %add_ln1027_3 = add i26 %indvar_flatten242_load, i26 1

]]></Node>
<StgValue><ssdm name="add_ln1027_3"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:13 %select_ln1027_3 = select i1 %icmp_ln1027_4, i1 %cmp_not_mid1178, i1 %cmp_not

]]></Node>
<StgValue><ssdm name="select_ln1027_3"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:15 %rev66 = xor i1 %ult65, i1 1

]]></Node>
<StgValue><ssdm name="rev66"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:16 %select_ln1027_4 = select i1 %icmp_ln1027_4, i1 %rev66, i1 %rev62

]]></Node>
<StgValue><ssdm name="select_ln1027_4"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:17 %select_ln1027_5 = select i1 %icmp_ln1027_4, i1 %notlhs1_mid1182_read, i1 %notlhs1

]]></Node>
<StgValue><ssdm name="select_ln1027_5"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="icmp_ln1027_4" val="1"/>
<literal name="select_ln1027_10" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:19 %brmerge1679_mid1216 = or i1 %rev66, i1 %cmp_i_i606_not_mid1214_read

]]></Node>
<StgValue><ssdm name="brmerge1679_mid1216"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:20 %select_ln1027_7 = select i1 %icmp_ln1027_4, i1 %brmerge1679_mid1216, i1 %brmerge1679

]]></Node>
<StgValue><ssdm name="select_ln1027_7"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:21 %or_ln1027 = or i1 %icmp_ln1027_4, i1 %brmerge1683

]]></Node>
<StgValue><ssdm name="or_ln1027"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc154.loopexit:28 %select_ln1027_11 = select i1 %icmp_ln1027_4, i9 %out_row_3, i9 %out_row_1

]]></Node>
<StgValue><ssdm name="select_ln1027_11"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="2">
<![CDATA[
for.inc154.loopexit:35 %row_stride_cast4_mid1 = zext i2 %row_stride_3

]]></Node>
<StgValue><ssdm name="row_stride_cast4_mid1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:36 %cmp_not_mid1 = icmp_eq  i11 %row_idx_mid1, i11 0

]]></Node>
<StgValue><ssdm name="cmp_not_mid1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:37 %select_ln1027_13 = select i1 %select_ln1027_10, i1 %cmp_not_mid1, i1 %select_ln1027_3

]]></Node>
<StgValue><ssdm name="select_ln1027_13"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:38 %ult67 = icmp_ult  i11 %row_idx_mid1, i11 %input_h_cast_cast

]]></Node>
<StgValue><ssdm name="ult67"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:39 %rev68 = xor i1 %ult67, i1 1

]]></Node>
<StgValue><ssdm name="rev68"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:40 %select_ln1027_14 = select i1 %select_ln1027_10, i1 %rev68, i1 %select_ln1027_4

]]></Node>
<StgValue><ssdm name="select_ln1027_14"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc154.loopexit:41 %notlhs1_mid1 = icmp_ne  i3 %sub_i_i270_read, i3 %row_stride_cast4_mid1

]]></Node>
<StgValue><ssdm name="notlhs1_mid1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:42 %select_ln1027_15 = select i1 %select_ln1027_10, i1 %notlhs1_mid1, i1 %select_ln1027_5

]]></Node>
<StgValue><ssdm name="select_ln1027_15"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:43 %select_ln1027_16 = select i1 %or_ln1027_1, i11 0, i11 %conv3_i_i_i3291609

]]></Node>
<StgValue><ssdm name="select_ln1027_16"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_10" val="1"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:46 %brmerge1679_mid1114 = or i1 %rev68, i1 %cmp_i_i606_not_mid1214_read

]]></Node>
<StgValue><ssdm name="brmerge1679_mid1114"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:47 %select_ln1027_19 = select i1 %select_ln1027_10, i1 %brmerge1679_mid1114, i1 %select_ln1027_7

]]></Node>
<StgValue><ssdm name="select_ln1027_19"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:48 %select_ln1027_20 = select i1 %or_ln1027_1, i11 0, i11 %col_idx

]]></Node>
<StgValue><ssdm name="select_ln1027_20"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:49 %or_ln1027_2 = or i1 %select_ln1027_10, i1 %or_ln1027

]]></Node>
<StgValue><ssdm name="or_ln1027_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc154.loopexit:53 %select_ln1027_24 = select i1 %select_ln1027_10, i2 %row_stride_3, i2 %select_ln1027

]]></Node>
<StgValue><ssdm name="select_ln1027_24"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:61 %select_ln1027_26 = select i1 %select_ln1027_23, i11 %conv3_i_i_i3291609_mid1, i11 %select_ln1027_16

]]></Node>
<StgValue><ssdm name="select_ln1027_26"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="11">
<![CDATA[
for.inc154.loopexit:65 %col_idx_cast_mid123 = zext i11 %conv3_i_i_i3291609_mid1

]]></Node>
<StgValue><ssdm name="col_idx_cast_mid123"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc154.loopexit:66 %conv_count_mid125 = add i12 %col_idx_cast_mid123, i12 4095

]]></Node>
<StgValue><ssdm name="conv_count_mid125"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:67 %cmp51_not_mid129 = icmp_eq  i11 %conv3_i_i_i3291609_mid1, i11 0

]]></Node>
<StgValue><ssdm name="cmp51_not_mid129"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:68 %brmerge_mid131 = or i1 %select_ln1027_13, i1 %cmp51_not_mid129

]]></Node>
<StgValue><ssdm name="brmerge_mid131"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:72 %ult69 = icmp_ult  i11 %conv3_i_i_i3291609_mid1, i11 %input_w_cast_cast

]]></Node>
<StgValue><ssdm name="ult69"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:73 %rev70 = xor i1 %ult69, i1 1

]]></Node>
<StgValue><ssdm name="rev70"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:74 %brmerge1679_mid139 = or i1 %select_ln1027_14, i1 %rev70

]]></Node>
<StgValue><ssdm name="brmerge1679_mid139"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:75 %select_ln1027_29 = select i1 %select_ln1027_23, i1 %brmerge1679_mid139, i1 %select_ln1027_19

]]></Node>
<StgValue><ssdm name="select_ln1027_29"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:76 %select_ln1027_30 = select i1 %select_ln1027_23, i11 %conv3_i_i_i3291609_mid1, i11 %select_ln1027_20

]]></Node>
<StgValue><ssdm name="select_ln1027_30"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:77 %tmp_mid145 = or i1 %select_ln1027_15, i1 %brmerge_mid131

]]></Node>
<StgValue><ssdm name="tmp_mid145"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:78 %brmerge1683_mid147 = or i1 %tmp_mid145, i1 %notlhs1_mid1182_read

]]></Node>
<StgValue><ssdm name="brmerge1683_mid147"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:79 %select_ln1027_31 = select i1 %select_ln1027_23, i1 %brmerge1683_mid147, i1 %or_ln1027_2

]]></Node>
<StgValue><ssdm name="select_ln1027_31"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:82 %select_ln1027_33 = select i1 %select_ln1027_23, i1 %icmp_ln1027_read, i1 %select_ln1027_22

]]></Node>
<StgValue><ssdm name="select_ln1027_33"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc154.loopexit:83 %select_ln1027_34 = select i1 %select_ln1027_23, i9 %out_col_3, i9 %select_ln1027_12

]]></Node>
<StgValue><ssdm name="select_ln1027_34"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc154.loopexit:84 %col_stride_3 = add i2 %select_ln1027_25, i2 1

]]></Node>
<StgValue><ssdm name="col_stride_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:86 %or_ln1027_5 = or i1 %select_ln1027_33, i1 %select_ln1027_23

]]></Node>
<StgValue><ssdm name="or_ln1027_5"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:87 %or_ln1027_6 = or i1 %or_ln1027_5, i1 %or_ln1027_1

]]></Node>
<StgValue><ssdm name="or_ln1027_6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc154.loopexit:88 %select_ln1027_35 = select i1 %or_ln1027_6, i4 0, i4 %input_ch_idx_load

]]></Node>
<StgValue><ssdm name="select_ln1027_35"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="2">
<![CDATA[
for.inc154.loopexit:89 %zext_ln1027_7 = zext i2 %col_stride_3

]]></Node>
<StgValue><ssdm name="zext_ln1027_7"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:90 %col_idx_mid1 = add i11 %zext_ln1027_7, i11 %select_ln1027_26

]]></Node>
<StgValue><ssdm name="col_idx_mid1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="11">
<![CDATA[
for.inc154.loopexit:91 %col_idx_cast_mid1 = zext i11 %col_idx_mid1

]]></Node>
<StgValue><ssdm name="col_idx_cast_mid1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc154.loopexit:92 %conv_count_mid1 = add i12 %col_idx_cast_mid1, i12 4095

]]></Node>
<StgValue><ssdm name="conv_count_mid1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="2">
<![CDATA[
for.inc154.loopexit:93 %col_stride_cast6_mid1 = zext i2 %col_stride_3

]]></Node>
<StgValue><ssdm name="col_stride_cast6_mid1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:94 %cmp51_not_mid1 = icmp_eq  i11 %col_idx_mid1, i11 0

]]></Node>
<StgValue><ssdm name="cmp51_not_mid1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:95 %brmerge_mid1 = or i1 %select_ln1027_13, i1 %cmp51_not_mid1

]]></Node>
<StgValue><ssdm name="brmerge_mid1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:99 %ult71 = icmp_ult  i11 %col_idx_mid1, i11 %input_w_cast_cast

]]></Node>
<StgValue><ssdm name="ult71"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:100 %rev72 = xor i1 %ult71, i1 1

]]></Node>
<StgValue><ssdm name="rev72"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:101 %brmerge1679_mid1 = or i1 %select_ln1027_14, i1 %rev72

]]></Node>
<StgValue><ssdm name="brmerge1679_mid1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:102 %select_ln1027_37 = select i1 %select_ln1027_33, i1 %brmerge1679_mid1, i1 %select_ln1027_29

]]></Node>
<StgValue><ssdm name="select_ln1027_37"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:103 %select_ln1027_38 = select i1 %select_ln1027_33, i11 %col_idx_mid1, i11 %select_ln1027_30

]]></Node>
<StgValue><ssdm name="select_ln1027_38"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc154.loopexit:105 %notrhs2_mid1 = icmp_ne  i3 %sub_i_i270_read, i3 %col_stride_cast6_mid1

]]></Node>
<StgValue><ssdm name="notrhs2_mid1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:106 %tmp_mid1 = or i1 %select_ln1027_15, i1 %brmerge_mid1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc154.loopexit:107 %brmerge1683_mid1 = or i1 %tmp_mid1, i1 %notrhs2_mid1

]]></Node>
<StgValue><ssdm name="brmerge1683_mid1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc154.loopexit:108 %select_ln1027_39 = select i1 %select_ln1027_33, i1 %brmerge1683_mid1, i1 %select_ln1027_31

]]></Node>
<StgValue><ssdm name="select_ln1027_39"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="4">
<![CDATA[
for.inc154.loopexit:113 %zext_ln871 = zext i4 %select_ln1027_35

]]></Node>
<StgValue><ssdm name="zext_ln871"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc154.loopexit:114 %mul_ln871 = mul i12 %zext_ln871, i12 418

]]></Node>
<StgValue><ssdm name="mul_ln871"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
if.then55:0 %empty_22 = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="94">
<![CDATA[
if.then55:1 %p_s = extractvalue i94 %empty_22

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="94">
<![CDATA[
if.then55:2 %tmp_keep_V = extractvalue i94 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="94">
<![CDATA[
if.then55:3 %tmp_strb_V = extractvalue i94 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="2" op_0_bw="94">
<![CDATA[
if.then55:4 %tmp_user_V = extractvalue i94 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="94">
<![CDATA[
if.then55:5 %tmp_id_V = extractvalue i94 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="94">
<![CDATA[
if.then55:6 %tmp_dest_V = extractvalue i94 %empty_22

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="64">
<![CDATA[
if.then55:7 %tmp_data_sub_data_0_V_1 = trunc i64 %p_s

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_V_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then55:8 %tmp_data_sub_data_1_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_V_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then55:9 %tmp_data_sub_data_2_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_V_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then55:10 %tmp_data_sub_data_3_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_V_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end65:16 %br_ln81 = br i1 %select_ln1027_39, void %arrayctor.loop6.i176.1, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="4">
<![CDATA[
arrayctor.loop6.i176.1:25 %zext_ln1019 = zext i4 %select_ln1027_35

]]></Node>
<StgValue><ssdm name="zext_ln1019"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop6.i176.1:26 %icmp_ln1019 = icmp_eq  i5 %sub_i_i_read, i5 %zext_ln1019

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop6.i176.1:27 %and_ln105 = and i1 %select_ln1027_2, i1 %icmp_ln1019

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop6.i176.1:28 %last = and i1 %and_ln105, i1 %select_ln1027_27

]]></Node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="or_ln1027_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:1 %add_ln1027 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc:2 %select_ln1027_42 = select i1 %or_ln1027_4, i6 1, i6 %add_ln1027

]]></Node>
<StgValue><ssdm name="select_ln1027_42"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="or_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:3 %add_ln1027_1 = add i15 %indvar_flatten57_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln1027_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc:4 %select_ln1027_43 = select i1 %or_ln1027_1, i15 1, i15 %add_ln1027_1

]]></Node>
<StgValue><ssdm name="select_ln1027_43"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="icmp_ln1027_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:5 %add_ln1027_2 = add i17 %indvar_flatten136_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln1027_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc:6 %select_ln1027_44 = select i1 %icmp_ln1027_4, i17 1, i17 %add_ln1027_2

]]></Node>
<StgValue><ssdm name="select_ln1027_44"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:7 %store_ln39 = store i26 %add_ln1027_3, i26 %indvar_flatten242

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:8 %store_ln39 = store i9 %select_ln1027_11, i9 %out_row

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:9 %store_ln39 = store i17 %select_ln1027_44, i17 %indvar_flatten136

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:10 %store_ln39 = store i2 %select_ln1027_24, i2 %row_stride

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:11 %store_ln39 = store i15 %select_ln1027_43, i15 %indvar_flatten57

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:12 %store_ln39 = store i9 %select_ln1027_34, i9 %out_col

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:13 %store_ln39 = store i6 %select_ln1027_42, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body45:30 %conv_count_2 = select i1 %brmerge, i12 0, i12 %conv_count

]]></Node>
<StgValue><ssdm name="conv_count_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_23" val="0"/>
<literal name="or_ln1027_1" val="0"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="12">
<![CDATA[
for.body45:31 %empty = trunc i12 %conv_count_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_23" val="0"/>
<literal name="or_ln1027_1" val="0"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:38 %add_ln144 = add i11 %empty, i11 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc154.loopexit:45 %select_ln1027_18 = select i1 %or_ln1027_1, i12 0, i12 %conv_count_2

]]></Node>
<StgValue><ssdm name="select_ln1027_18"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="0"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:50 %select_ln1027_21 = select i1 %or_ln1027_1, i11 1, i11 %add_ln144

]]></Node>
<StgValue><ssdm name="select_ln1027_21"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc154.loopexit:69 %select_ln984_1 = select i1 %brmerge_mid131, i12 0, i12 %conv_count_mid125

]]></Node>
<StgValue><ssdm name="select_ln984_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc154.loopexit:70 %select_ln1027_28 = select i1 %select_ln1027_23, i12 %select_ln984_1, i12 %select_ln1027_18

]]></Node>
<StgValue><ssdm name="select_ln1027_28"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="12">
<![CDATA[
for.inc154.loopexit:71 %empty_20 = trunc i12 %select_ln984_1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_23" val="1"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:80 %add_ln144_1 = add i11 %empty_20, i11 1

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:81 %select_ln1027_32 = select i1 %select_ln1027_23, i11 %add_ln144_1, i11 %select_ln1027_21

]]></Node>
<StgValue><ssdm name="select_ln1027_32"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc154.loopexit:96 %select_ln984_2 = select i1 %brmerge_mid1, i12 0, i12 %conv_count_mid1

]]></Node>
<StgValue><ssdm name="select_ln984_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc154.loopexit:97 %select_ln1027_36 = select i1 %select_ln1027_33, i12 %select_ln984_2, i12 %select_ln1027_28

]]></Node>
<StgValue><ssdm name="select_ln1027_36"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="12">
<![CDATA[
for.inc154.loopexit:98 %empty_21 = trunc i12 %select_ln984_2

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="11">
<![CDATA[
for.inc154.loopexit:104 %select_ln1027_44_cast = zext i11 %select_ln1027_38

]]></Node>
<StgValue><ssdm name="select_ln1027_44_cast"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc154.loopexit:109 %add_ln144_2 = add i11 %empty_21, i11 1

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc154.loopexit:110 %select_ln1027_40 = select i1 %select_ln1027_33, i11 %add_ln144_2, i11 %select_ln1027_32

]]></Node>
<StgValue><ssdm name="select_ln1027_40"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="11">
<![CDATA[
for.inc154.loopexit:111 %zext_ln1027_8 = zext i11 %select_ln1027_40

]]></Node>
<StgValue><ssdm name="zext_ln1027_8"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc154.loopexit:112 %select_ln1027_41 = select i1 %select_ln1027_33, i2 %col_stride_3, i2 %select_ln1027_25

]]></Node>
<StgValue><ssdm name="select_ln1027_41"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc154.loopexit:115 %add_ln871 = add i12 %mul_ln871, i12 %select_ln1027_44_cast

]]></Node>
<StgValue><ssdm name="add_ln871"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc154.loopexit:118 %add_ln984 = add i12 %mul_ln871, i12 %select_ln1027_36

]]></Node>
<StgValue><ssdm name="add_ln984"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
for.inc154.loopexit:119 %zext_ln984 = zext i12 %add_ln984

]]></Node>
<StgValue><ssdm name="zext_ln984"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:120 %line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc154.loopexit:121 %add_ln984_1 = add i12 %mul_ln871, i12 %zext_ln1027_8

]]></Node>
<StgValue><ssdm name="add_ln984_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:125 %line_buff_group_0_val_V_2_addr_1 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:128 %line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:131 %line_buff_group_1_val_V_2_addr_1 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:134 %line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:137 %line_buff_group_2_val_V_2_addr_1 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:140 %line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:143 %line_buff_group_3_val_V_2_addr_1 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 %zext_ln984

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc154.loopexit:148 %br_ln59 = br i1 %select_ln1027_37, void %if.then55, void %if.end65

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then55:11 %store_ln63 = store i6 %tmp_dest_V, i6 %curr_input_dest_V

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then55:12 %store_ln63 = store i5 %tmp_id_V, i5 %curr_input_id_V

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then55:13 %store_ln63 = store i2 %tmp_user_V, i2 %curr_input_user_V

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then55:14 %store_ln63 = store i8 %tmp_strb_V, i8 %curr_input_strb_V

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then55:15 %store_ln63 = store i8 %tmp_keep_V, i8 %curr_input_keep_V

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
if.then55:16 %br_ln63 = br void %if.end65

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:5 %kernel_window_val_V = load i12 %line_buff_group_0_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:7 %kernel_window_val_V_2 = load i12 %line_buff_group_0_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_2"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:9 %kernel_window_val_V_4 = load i12 %line_buff_group_1_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_4"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:11 %kernel_window_val_V_6 = load i12 %line_buff_group_1_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_6"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:13 %kernel_window_val_V_8 = load i12 %line_buff_group_2_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_8"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:15 %kernel_window_val_V_10 = load i12 %line_buff_group_2_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_10"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:17 %kernel_window_val_V_12 = load i12 %line_buff_group_3_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_12"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:19 %kernel_window_val_V_14 = load i12 %line_buff_group_3_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_14"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:0 %add_ln39 = add i4 %select_ln1027_35, i4 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:14 %store_ln39 = store i2 %select_ln1027_41, i2 %col_stride

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:15 %store_ln39 = store i4 %add_ln39, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
for.inc:16 %br_ln39 = br void %for.body45

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
for.inc154.loopexit:122 %zext_ln984_1 = zext i12 %add_ln984_1

]]></Node>
<StgValue><ssdm name="zext_ln984_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:123 %line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:126 %line_buff_group_0_val_V_2_addr_2 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:129 %line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:132 %line_buff_group_1_val_V_2_addr_2 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:135 %line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:138 %line_buff_group_2_val_V_2_addr_2 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:141 %line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:144 %line_buff_group_3_val_V_2_addr_2 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 %zext_ln984_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:5 %kernel_window_val_V = load i12 %line_buff_group_0_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:6 %kernel_window_val_V_1 = load i12 %line_buff_group_0_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_1"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:7 %kernel_window_val_V_2 = load i12 %line_buff_group_0_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_2"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:8 %kernel_window_val_V_3 = load i12 %line_buff_group_0_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_3"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:9 %kernel_window_val_V_4 = load i12 %line_buff_group_1_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_4"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:10 %kernel_window_val_V_5 = load i12 %line_buff_group_1_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_5"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:11 %kernel_window_val_V_6 = load i12 %line_buff_group_1_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_6"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:12 %kernel_window_val_V_7 = load i12 %line_buff_group_1_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_7"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:13 %kernel_window_val_V_8 = load i12 %line_buff_group_2_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_8"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:14 %kernel_window_val_V_9 = load i12 %line_buff_group_2_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_9"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:15 %kernel_window_val_V_10 = load i12 %line_buff_group_2_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_10"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:16 %kernel_window_val_V_11 = load i12 %line_buff_group_2_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_11"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:17 %kernel_window_val_V_12 = load i12 %line_buff_group_3_val_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_12"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:18 %kernel_window_val_V_13 = load i12 %line_buff_group_3_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_13"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:19 %kernel_window_val_V_14 = load i12 %line_buff_group_3_val_V_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_14"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:20 %kernel_window_val_V_15 = load i12 %line_buff_group_3_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc154.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc154.loopexit:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 692224, i64 692224, i64 692224

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc154.loopexit:30 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_2_VITIS_LOOP_36_4_VITIS_LOOP_39_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc154.loopexit:55 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc154.loopexit:85 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_4_VITIS_LOOP_39_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="12">
<![CDATA[
for.inc154.loopexit:116 %zext_ln871_1 = zext i12 %add_ln871

]]></Node>
<StgValue><ssdm name="zext_ln871_1"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:117 %line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:124 %line_buff_group_0_val_V_2_addr = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:127 %line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:130 %line_buff_group_1_val_V_2_addr = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:133 %line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:136 %line_buff_group_2_val_V_2_addr = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:139 %line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc154.loopexit:142 %line_buff_group_3_val_V_2_addr = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc154.loopexit:145 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc154.loopexit:146 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc154.loopexit:147 %specresourcelimit_ln45 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2, void @empty_1, void @empty_1, void @function, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln45"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end65:0 %curr_input_data_sub_data_0_V_2 = phi i16 %tmp_data_sub_data_0_V_1, void %if.then55, i16 32768, void %for.inc154.loopexit

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_0_V_2"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end65:1 %curr_input_data_sub_data_1_V_2 = phi i16 %tmp_data_sub_data_1_V_1, void %if.then55, i16 32768, void %for.inc154.loopexit

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_1_V_2"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end65:2 %curr_input_data_sub_data_2_V_2 = phi i16 %tmp_data_sub_data_2_V_1, void %if.then55, i16 32768, void %for.inc154.loopexit

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_2_V_2"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end65:3 %curr_input_data_sub_data_3_V_2 = phi i16 %tmp_data_sub_data_3_V_1, void %if.then55, i16 32768, void %for.inc154.loopexit

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_3_V_2"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="12">
<![CDATA[
if.end65:4 %line_buff_group_0_val_V_2_load = load i12 %line_buff_group_0_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_load"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.end65:6 %store_ln908 = store i16 %curr_input_data_sub_data_0_V_2, i12 %line_buff_group_0_val_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="12">
<![CDATA[
if.end65:7 %line_buff_group_1_val_V_2_load = load i12 %line_buff_group_1_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_load"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.end65:9 %store_ln908 = store i16 %curr_input_data_sub_data_1_V_2, i12 %line_buff_group_1_val_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="12">
<![CDATA[
if.end65:10 %line_buff_group_2_val_V_2_load = load i12 %line_buff_group_2_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_load"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.end65:12 %store_ln908 = store i16 %curr_input_data_sub_data_2_V_2, i12 %line_buff_group_2_val_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="12">
<![CDATA[
if.end65:13 %line_buff_group_3_val_V_2_load = load i12 %line_buff_group_3_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_load"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.end65:15 %store_ln908 = store i16 %curr_input_data_sub_data_3_V_2, i12 %line_buff_group_3_val_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:6 %kernel_window_val_V_1 = load i12 %line_buff_group_0_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_1"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:8 %kernel_window_val_V_3 = load i12 %line_buff_group_0_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_3"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:10 %kernel_window_val_V_5 = load i12 %line_buff_group_1_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_5"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:12 %kernel_window_val_V_7 = load i12 %line_buff_group_1_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_7"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:14 %kernel_window_val_V_9 = load i12 %line_buff_group_2_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_9"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:16 %kernel_window_val_V_11 = load i12 %line_buff_group_2_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_11"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:18 %kernel_window_val_V_13 = load i12 %line_buff_group_3_val_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_13"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
<literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="12">
<![CDATA[
arrayctor.loop6.i176.1:20 %kernel_window_val_V_15 = load i12 %line_buff_group_3_val_V_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_window_val_V_15"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0">
<![CDATA[
for.end156.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="343" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="12">
<![CDATA[
if.end65:4 %line_buff_group_0_val_V_2_load = load i12 %line_buff_group_0_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_load"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
if.end65:5 %store_ln871 = store i16 %line_buff_group_0_val_V_2_load, i12 %line_buff_group_0_val_V_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="12">
<![CDATA[
if.end65:7 %line_buff_group_1_val_V_2_load = load i12 %line_buff_group_1_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_load"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
if.end65:8 %store_ln871 = store i16 %line_buff_group_1_val_V_2_load, i12 %line_buff_group_1_val_V_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="12">
<![CDATA[
if.end65:10 %line_buff_group_2_val_V_2_load = load i12 %line_buff_group_2_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_load"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
if.end65:11 %store_ln871 = store i16 %line_buff_group_2_val_V_2_load, i12 %line_buff_group_2_val_V_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="12">
<![CDATA[
if.end65:13 %line_buff_group_3_val_V_2_load = load i12 %line_buff_group_3_val_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_load"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
if.end65:14 %store_ln871 = store i16 %line_buff_group_3_val_V_2_load, i12 %line_buff_group_3_val_V_addr

]]></Node>
<StgValue><ssdm name="store_ln871"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayctor.loop6.i176.1:0 %curr_input_keep_V_load = load i8 %curr_input_keep_V

]]></Node>
<StgValue><ssdm name="curr_input_keep_V_load"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayctor.loop6.i176.1:1 %curr_input_strb_V_load = load i8 %curr_input_strb_V

]]></Node>
<StgValue><ssdm name="curr_input_strb_V_load"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop6.i176.1:2 %curr_input_user_V_load = load i2 %curr_input_user_V

]]></Node>
<StgValue><ssdm name="curr_input_user_V_load"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
arrayctor.loop6.i176.1:3 %curr_input_id_V_load = load i5 %curr_input_id_V

]]></Node>
<StgValue><ssdm name="curr_input_id_V_load"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
arrayctor.loop6.i176.1:4 %curr_input_dest_V_load = load i6 %curr_input_dest_V

]]></Node>
<StgValue><ssdm name="curr_input_dest_V_load"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:21 %val_output_0_V = call i16 @window_max_pool, i16 %kernel_window_val_V, i16 %kernel_window_val_V_1, i16 %kernel_window_val_V_2, i16 %kernel_window_val_V_3

]]></Node>
<StgValue><ssdm name="val_output_0_V"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:22 %val_output_1_V = call i16 @window_max_pool, i16 %kernel_window_val_V_4, i16 %kernel_window_val_V_5, i16 %kernel_window_val_V_6, i16 %kernel_window_val_V_7

]]></Node>
<StgValue><ssdm name="val_output_1_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="358" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:21 %val_output_0_V = call i16 @window_max_pool, i16 %kernel_window_val_V, i16 %kernel_window_val_V_1, i16 %kernel_window_val_V_2, i16 %kernel_window_val_V_3

]]></Node>
<StgValue><ssdm name="val_output_0_V"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:22 %val_output_1_V = call i16 @window_max_pool, i16 %kernel_window_val_V_4, i16 %kernel_window_val_V_5, i16 %kernel_window_val_V_6, i16 %kernel_window_val_V_7

]]></Node>
<StgValue><ssdm name="val_output_1_V"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:23 %val_output_2_V = call i16 @window_max_pool, i16 %kernel_window_val_V_8, i16 %kernel_window_val_V_9, i16 %kernel_window_val_V_10, i16 %kernel_window_val_V_11

]]></Node>
<StgValue><ssdm name="val_output_2_V"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:24 %val_output_3_V = call i16 @window_max_pool, i16 %kernel_window_val_V_12, i16 %kernel_window_val_V_13, i16 %kernel_window_val_V_14, i16 %kernel_window_val_V_15

]]></Node>
<StgValue><ssdm name="val_output_3_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="362" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:23 %val_output_2_V = call i16 @window_max_pool, i16 %kernel_window_val_V_8, i16 %kernel_window_val_V_9, i16 %kernel_window_val_V_10, i16 %kernel_window_val_V_11

]]></Node>
<StgValue><ssdm name="val_output_2_V"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:24 %val_output_3_V = call i16 @window_max_pool, i16 %kernel_window_val_V_12, i16 %kernel_window_val_V_13, i16 %kernel_window_val_V_14, i16 %kernel_window_val_V_15

]]></Node>
<StgValue><ssdm name="val_output_3_V"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop6.i176.1:29 %p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %val_output_3_V, i16 %val_output_2_V, i16 %val_output_1_V, i16 %val_output_0_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
arrayctor.loop6.i176.1:30 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_0, i8 %curr_input_keep_V_load, i8 %curr_input_strb_V_load, i2 %curr_input_user_V_load, i1 %last, i5 %curr_input_id_V_load, i6 %curr_input_dest_V_load

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1027_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop6.i176.1:31 %br_ln117 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
