// Seed: 1467018259
module module_0 (
    output wand id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8,
    input tri id_9,
    input wire id_10,
    output wand id_11,
    input supply0 id_12,
    output supply0 id_13
);
  wire id_15;
  ;
  wire id_16;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_8 = 32'd12
) (
    output supply1 id_0,
    input supply0 _id_1,
    output wire id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri0 id_6
);
  tri0 [id_1 : -1] _id_8, id_9;
  logic [1 'b0 : id_8] id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_0,
      id_3,
      id_4,
      id_6,
      id_6,
      id_3,
      id_6,
      id_4,
      id_5,
      id_6,
      id_3
  );
  assign id_9 = -1;
  wire id_11;
endmodule
