
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.050047                       # Number of seconds simulated
sim_ticks                                 50046501000                       # Number of ticks simulated
final_tick                                50046501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 322488                       # Simulator instruction rate (inst/s)
host_op_rate                                   363311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68089263                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681836                       # Number of bytes of host memory used
host_seconds                                   735.01                       # Real time elapsed on the host
sim_insts                                   237033008                       # Number of instructions simulated
sim_ops                                     267038586                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 853                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             736595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             354231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1090826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        736595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           736595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            736595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            354231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1090826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         853                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       853                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  54592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   50046366000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   853                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.607864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.345200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     31.91%     31.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     32.45%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     12.77%     77.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.72%     80.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.26%     85.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.26%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.60%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      3.19%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      5.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          188                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14987000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                30980750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17569.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36319.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   58671003.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   554070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4305420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7166040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               191040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        17072070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3033120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      11996940540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            12034650060                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.469360                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          50030190750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       317500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  49984950500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7899000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      14074000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     37440000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   159390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1785000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3706140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               308160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        14827410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4263360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11999100840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            12028173720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.339953                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          50037271000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       651000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  49993951750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     11102250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       6715250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     32520750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                41010511                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20007503                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               959                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30008314                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21002913                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.990313                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9000984                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                161                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               96                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        100093003                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           42020038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      237051700                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    41010511                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30004058                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      58023847                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  42007684                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   615                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          100044893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.669396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.990165                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42033949     42.02%     42.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5001330      5.00%     47.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10000955     10.00%     57.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 12000906     12.00%     69.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6000804      6.00%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4000784      4.00%     79.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2000989      2.00%     81.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2001027      2.00%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17004149     17.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            100044893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.409724                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.368314                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 42015210                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 19487                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  58008883                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   626                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    687                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21003012                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   309                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              267053029                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1393                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    687                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42015746                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1933                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          15408                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  58008962                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2157                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              267051296                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     12                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     30                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1811                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           248049099                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             348080885                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        303058724                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             3799                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             248036266                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12833                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                324                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            210                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2330                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47008190                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            39007940                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               111                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6408                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  267048550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 203                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 268045745                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     100044893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.679255                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.034365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14030514     14.02%     14.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19003583     19.00%     33.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24002736     23.99%     57.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11008957     11.00%     68.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7989232      7.99%     76.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            13007871     13.00%     89.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8000925      8.00%     97.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1000614      1.00%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2000461      2.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       100044893                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1000292     33.33%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     17      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1000334     33.33%     66.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1000459     33.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               102      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             179028715     66.79%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1000080      0.37%     67.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1000003      0.37%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  259      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  451      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  408      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    1      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 313      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             48008055     17.91%     85.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            39007353     14.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              268045745                       # Type of FU issued
system.cpu.iq.rate                           2.677967                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3001105                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011196                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          639132502                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         267055807                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    267041503                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads               5052                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes              3135                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses         2396                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              271044234                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                   2514                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          9000281                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1986                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1129                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1000093                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    687                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1671                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   131                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           267048822                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               177                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47008190                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             39007940                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   120                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  723                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             268044788                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              48007808                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               957                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            69                       # number of nop insts executed
system.cpu.iew.exec_refs                     87015000                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 41007509                       # Number of branches executed
system.cpu.iew.exec_stores                   39007192                       # Number of stores executed
system.cpu.iew.exec_rate                     2.677957                       # Inst execution rate
system.cpu.iew.wb_sent                      267044144                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     267043899                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 140022083                       # num instructions producing a value
system.cpu.iew.wb_consumers                 215038685                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.667958                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651148                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10194                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               653                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    100043226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.669232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.081957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     34024731     34.01%     34.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21004353     21.00%     55.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12008867     12.00%     67.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1001181      1.00%     68.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6000836      6.00%     74.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3000820      3.00%     77.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1006829      1.01%     78.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2000293      2.00%     80.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     19995316     19.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    100043226                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            237033049                       # Number of instructions committed
system.cpu.commit.committedOps              267038627                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       86013015                       # Number of memory references committed
system.cpu.commit.loads                      47006204                       # Number of loads committed
system.cpu.commit.membars                         149                       # Number of memory barriers committed
system.cpu.commit.branches                   41006497                       # Number of branches committed
system.cpu.commit.vec_insts                      2259                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 250034668                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9000594                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           95      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        179024119     67.04%     67.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1000070      0.37%     67.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1000002      0.37%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             236      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             417      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             380      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            293      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        47006204     17.60%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       39006811     14.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         267038627                       # Class of committed instruction
system.cpu.commit.bw_lim_events              19995316                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    347096523                       # The number of ROB reads
system.cpu.rob.rob_writes                   534099326                       # The number of ROB writes
system.cpu.timesIdled                             390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   237033008                       # Number of Instructions Simulated
system.cpu.committedOps                     267038586                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.422275                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.422275                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.368128                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.368128                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                304051175                       # number of integer regfile reads
system.cpu.int_regfile_writes               203029921                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     3140                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1712                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  45010254                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 45010077                       # number of cc regfile writes
system.cpu.misc_regfile_reads               248046731                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    593                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           225.952893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            77013665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          266483.269896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   225.952893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.220657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.220657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         154028901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        154028901                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     38006853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38006853                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     39006089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39006089                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          129                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           129                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          148                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      77012942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         77012942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     77013071                       # number of overall hits
system.cpu.dcache.overall_hits::total        77013071                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           319                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          606                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          927                       # number of overall misses
system.cpu.dcache.overall_misses::total           927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     25976500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25976500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     46182976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46182976                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       257000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       257000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     72159476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     72159476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     72159476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     72159476                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     38007172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38007172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     39006695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39006695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     77013867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     77013867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     77013998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     77013998                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.015267                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015267                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.018750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81431.034483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81431.034483                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76209.531353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76209.531353                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 85666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 85666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78010.244324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78010.244324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77841.937433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77841.937433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.025641                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          466                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          639                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13057500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13057500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     13121498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13121498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       210500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       210500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     26178998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26178998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     26389498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26389498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.015267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.006250                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006250                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89434.931507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89434.931507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93724.985714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93724.985714                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data       105250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        77000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91534.958042                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91534.958042                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91630.201389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91630.201389                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.897484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42007501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          69664.180763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   382.897484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.747847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84015971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84015971                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42006898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42006898                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42006898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42006898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42006898                       # number of overall hits
system.cpu.icache.overall_hits::total        42006898                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          786                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           786                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          786                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            786                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          786                       # number of overall misses
system.cpu.icache.overall_misses::total           786                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64025000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64025000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64025000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64025000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64025000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64025000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     42007684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42007684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     42007684                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42007684                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     42007684                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42007684                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81456.743003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81456.743003                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81456.743003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81456.743003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81456.743003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81456.743003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          596                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu.icache.writebacks::total               171                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          604                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          604                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          604                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     50389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     50389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     50389500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50389500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83426.324503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83426.324503                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83426.324503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83426.324503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83426.324503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83426.324503                       # average overall mshr miss latency
system.cpu.icache.replacements                    171                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   696.811610                       # Cycle average of tags in use
system.l2.tags.total_refs                        1055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       853                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.236811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        476.856718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        219.954893                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.014553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          697                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.026031                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9349                       # Number of tag accesses
system.l2.tags.data_accesses                     9349                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                       33                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   26                       # number of overall hits
system.l2.overall_hits::cpu.data                    7                       # number of overall hits
system.l2.overall_hits::total                      33                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 140                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              578                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             142                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 578                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 282                       # number of demand (read+write) misses
system.l2.demand_misses::total                    860                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                578                       # number of overall misses
system.l2.overall_misses::cpu.data                282                       # number of overall misses
system.l2.overall_misses::total                   860                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12905500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     49188000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49188000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     13030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13030000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      49188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      25935500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         75123500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     49188000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     25935500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        75123500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               604                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  893                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              604                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 893                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.956954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956954                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.953020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.953020                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.956954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.975779                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.963046                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.956954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.975779                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.963046                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92182.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92182.142857                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85100.346021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85100.346021                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91760.563380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91760.563380                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85100.346021                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91969.858156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87352.906977                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85100.346021                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91969.858156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87352.906977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            140                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          577                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          137                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              854                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     43340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11278500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11278500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     43340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     22784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     66124000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     43340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     22784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     66124000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.955298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.919463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.919463                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.955298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.958478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.955298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.958478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.956327                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82182.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82182.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75112.651646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75112.651646                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82324.817518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82324.817518                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75112.651646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82252.707581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77428.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75112.651646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82252.707581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77428.571429                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                713                       # Transaction distribution
system.membus.trans_dist::ReadExReq               140                       # Transaction distribution
system.membus.trans_dist::ReadExResp              140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           713                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        54592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               853                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     853    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 853                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1039000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4519750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50046501000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               752                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           604                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  68352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171330                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    866     96.98%     96.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      3.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             711000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            904999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            435995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
