
QuadDrv405.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f418  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000818  0800f5a8  0800f5a8  000105a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdc0  0800fdc0  0001130c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fdc0  0800fdc0  00010dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdc8  0800fdc8  0001130c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdc8  0800fdc8  00010dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fdcc  0800fdcc  00010dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000030c  20000000  0800fdd0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001130c  2**0
                  CONTENTS
 10 .bss          000028b8  2000030c  2000030c  0001130c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002bc4  20002bc4  0001130c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001130c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a929  00000000  00000000  0001133c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044ce  00000000  00000000  0002bc65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001778  00000000  00000000  00030138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e7  00000000  00000000  000318b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024c80  00000000  00000000  00032a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eae9  00000000  00000000  00057717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4d60  00000000  00000000  00076200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014af60  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000075c4  00000000  00000000  0014afa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  00152568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000030c 	.word	0x2000030c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f590 	.word	0x0800f590

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000310 	.word	0x20000310
 80001cc:	0800f590 	.word	0x0800f590

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <adc_to_current>:
/* Encoder accumulator */
static uint16_t last_cnt = 0;
static int32_t  pos_accum = 0;

/* Helpers */
static inline float adc_to_current(uint16_t c) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
    return c * ADC2CUR_SCALE;
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	ee07 3a90 	vmov	s15, r3
 8000f48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f4c:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <adc_to_current+0x3c>)
 8000f4e:	edd3 7a00 	vldr	s15, [r3]
 8000f52:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000f78 <adc_to_current+0x40>
 8000f56:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000f5a:	ed9f 6a08 	vldr	s12, [pc, #32]	@ 8000f7c <adc_to_current+0x44>
 8000f5e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000f62:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000f66:	eeb0 0a67 	vmov.f32	s0, s15
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	20000000 	.word	0x20000000
 8000f78:	457ff000 	.word	0x457ff000
 8000f7c:	40533333 	.word	0x40533333

08000f80 <HAL_ADC_ConvCpltCallback>:
uint16_t ma_index = 0;

// Filtrelenmi deerler
volatile uint16_t ma_filtered[NUM_CHANNELS] = {0};
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f80:	b490      	push	{r4, r7}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a34      	ldr	r2, [pc, #208]	@ (8001060 <HAL_ADC_ConvCpltCallback+0xe0>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d160      	bne.n	8001054 <HAL_ADC_ConvCpltCallback+0xd4>
    {
        // Her DMA Complete'de MA_WINDOW_SIZE yeni grup geliyor
        for(uint16_t i=0; i<MA_WINDOW_SIZE; i++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	81fb      	strh	r3, [r7, #14]
 8000f96:	e05a      	b.n	800104e <HAL_ADC_ConvCpltCallback+0xce>
        {
            for(uint8_t ch=0; ch<NUM_CHANNELS; ch++)
 8000f98:	2300      	movs	r3, #0
 8000f9a:	737b      	strb	r3, [r7, #13]
 8000f9c:	e044      	b.n	8001028 <HAL_ADC_ConvCpltCallback+0xa8>
            {
                uint16_t sample = adc_dma_buffer[i*NUM_CHANNELS + ch];
 8000f9e:	89fa      	ldrh	r2, [r7, #14]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	441a      	add	r2, r3
 8000fa6:	7b7b      	ldrb	r3, [r7, #13]
 8000fa8:	4413      	add	r3, r2
 8000faa:	4a2e      	ldr	r2, [pc, #184]	@ (8001064 <HAL_ADC_ConvCpltCallback+0xe4>)
 8000fac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fb0:	817b      	strh	r3, [r7, #10]

                // Eski deeri toplamdan kar
                ma_sum[ch] -= ma_buffer[ch][ma_index];
 8000fb2:	7b7b      	ldrb	r3, [r7, #13]
 8000fb4:	4a2c      	ldr	r2, [pc, #176]	@ (8001068 <HAL_ADC_ConvCpltCallback+0xe8>)
 8000fb6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	492b      	ldr	r1, [pc, #172]	@ (800106c <HAL_ADC_ConvCpltCallback+0xec>)
 8000fbe:	8809      	ldrh	r1, [r1, #0]
 8000fc0:	460c      	mov	r4, r1
 8000fc2:	492b      	ldr	r1, [pc, #172]	@ (8001070 <HAL_ADC_ConvCpltCallback+0xf0>)
 8000fc4:	2064      	movs	r0, #100	@ 0x64
 8000fc6:	fb00 f303 	mul.w	r3, r0, r3
 8000fca:	4423      	add	r3, r4
 8000fcc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	7b7b      	ldrb	r3, [r7, #13]
 8000fd4:	1a52      	subs	r2, r2, r1
 8000fd6:	4924      	ldr	r1, [pc, #144]	@ (8001068 <HAL_ADC_ConvCpltCallback+0xe8>)
 8000fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                // Yeni deeri ekle
                ma_sum[ch] += sample;
 8000fdc:	7b7b      	ldrb	r3, [r7, #13]
 8000fde:	4a22      	ldr	r2, [pc, #136]	@ (8001068 <HAL_ADC_ConvCpltCallback+0xe8>)
 8000fe0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000fe4:	897a      	ldrh	r2, [r7, #10]
 8000fe6:	7b7b      	ldrb	r3, [r7, #13]
 8000fe8:	440a      	add	r2, r1
 8000fea:	491f      	ldr	r1, [pc, #124]	@ (8001068 <HAL_ADC_ConvCpltCallback+0xe8>)
 8000fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                // Buffera kaydet
                ma_buffer[ch][ma_index] = sample;
 8000ff0:	7b7b      	ldrb	r3, [r7, #13]
 8000ff2:	4a1e      	ldr	r2, [pc, #120]	@ (800106c <HAL_ADC_ConvCpltCallback+0xec>)
 8000ff4:	8812      	ldrh	r2, [r2, #0]
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	491d      	ldr	r1, [pc, #116]	@ (8001070 <HAL_ADC_ConvCpltCallback+0xf0>)
 8000ffa:	2264      	movs	r2, #100	@ 0x64
 8000ffc:	fb02 f303 	mul.w	r3, r2, r3
 8001000:	4403      	add	r3, r0
 8001002:	897a      	ldrh	r2, [r7, #10]
 8001004:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

                // Gncel ortalama
                ma_filtered[ch] = (uint16_t)(ma_sum[ch]/MA_WINDOW_SIZE);
 8001008:	7b7b      	ldrb	r3, [r7, #13]
 800100a:	4a17      	ldr	r2, [pc, #92]	@ (8001068 <HAL_ADC_ConvCpltCallback+0xe8>)
 800100c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001010:	4a18      	ldr	r2, [pc, #96]	@ (8001074 <HAL_ADC_ConvCpltCallback+0xf4>)
 8001012:	fba2 2303 	umull	r2, r3, r2, r3
 8001016:	095a      	lsrs	r2, r3, #5
 8001018:	7b7b      	ldrb	r3, [r7, #13]
 800101a:	b291      	uxth	r1, r2
 800101c:	4a16      	ldr	r2, [pc, #88]	@ (8001078 <HAL_ADC_ConvCpltCallback+0xf8>)
 800101e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for(uint8_t ch=0; ch<NUM_CHANNELS; ch++)
 8001022:	7b7b      	ldrb	r3, [r7, #13]
 8001024:	3301      	adds	r3, #1
 8001026:	737b      	strb	r3, [r7, #13]
 8001028:	7b7b      	ldrb	r3, [r7, #13]
 800102a:	2b04      	cmp	r3, #4
 800102c:	d9b7      	bls.n	8000f9e <HAL_ADC_ConvCpltCallback+0x1e>
            }

            // Kaydrmal pencere ilerlet
            ma_index++;
 800102e:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <HAL_ADC_ConvCpltCallback+0xec>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <HAL_ADC_ConvCpltCallback+0xec>)
 8001038:	801a      	strh	r2, [r3, #0]
            if(ma_index >= MA_WINDOW_SIZE)
 800103a:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <HAL_ADC_ConvCpltCallback+0xec>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	2b63      	cmp	r3, #99	@ 0x63
 8001040:	d902      	bls.n	8001048 <HAL_ADC_ConvCpltCallback+0xc8>
                ma_index = 0;
 8001042:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <HAL_ADC_ConvCpltCallback+0xec>)
 8001044:	2200      	movs	r2, #0
 8001046:	801a      	strh	r2, [r3, #0]
        for(uint16_t i=0; i<MA_WINDOW_SIZE; i++)
 8001048:	89fb      	ldrh	r3, [r7, #14]
 800104a:	3301      	adds	r3, #1
 800104c:	81fb      	strh	r3, [r7, #14]
 800104e:	89fb      	ldrh	r3, [r7, #14]
 8001050:	2b63      	cmp	r3, #99	@ 0x63
 8001052:	d9a1      	bls.n	8000f98 <HAL_ADC_ConvCpltCallback+0x18>
        }
    }
}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bc90      	pop	{r4, r7}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40012000 	.word	0x40012000
 8001064:	2000033c 	.word	0x2000033c
 8001068:	20000b0c 	.word	0x20000b0c
 800106c:	20000b20 	.word	0x20000b20
 8001070:	20000724 	.word	0x20000724
 8001074:	51eb851f 	.word	0x51eb851f
 8001078:	20000b24 	.word	0x20000b24
 800107c:	00000000 	.word	0x00000000

08001080 <getMechanicalAngle>:
//        __HAL_TIM_SET_COUNTER(&htim1, 0);
//        index_seen = 1;
//    }
}
float thetaf;
static float getMechanicalAngle(void) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
    /* exactly like your getElectricalAngle but without pole-pair */
    uint16_t cnt = __HAL_TIM_GET_COUNTER(&htim1);
 8001086:	4b30      	ldr	r3, [pc, #192]	@ (8001148 <getMechanicalAngle+0xc8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800108c:	817b      	strh	r3, [r7, #10]
    int16_t diff = (int16_t)(cnt - last_cnt);
 800108e:	4b2f      	ldr	r3, [pc, #188]	@ (800114c <getMechanicalAngle+0xcc>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	897a      	ldrh	r2, [r7, #10]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	813b      	strh	r3, [r7, #8]
    pos_accum += diff;
 800109a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800109e:	4b2c      	ldr	r3, [pc, #176]	@ (8001150 <getMechanicalAngle+0xd0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	4a2a      	ldr	r2, [pc, #168]	@ (8001150 <getMechanicalAngle+0xd0>)
 80010a6:	6013      	str	r3, [r2, #0]
    last_cnt = cnt;
 80010a8:	4a28      	ldr	r2, [pc, #160]	@ (800114c <getMechanicalAngle+0xcc>)
 80010aa:	897b      	ldrh	r3, [r7, #10]
 80010ac:	8013      	strh	r3, [r2, #0]
    float mech_revs = (float)pos_accum / (float)ENC_LINES;
 80010ae:	4b28      	ldr	r3, [pc, #160]	@ (8001150 <getMechanicalAngle+0xd0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001154 <getMechanicalAngle+0xd4>
 80010be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c2:	edc7 7a01 	vstr	s15, [r7, #4]
    float theta = mech_revs * TWO_PI;
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff fa3e 	bl	8000548 <__aeabi_f2d>
 80010cc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001140 <getMechanicalAngle+0xc0>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fa91 	bl	80005f8 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fd63 	bl	8000ba8 <__aeabi_d2f>
 80010e2:	4603      	mov	r3, r0
 80010e4:	60fb      	str	r3, [r7, #12]
    thetaf = theta;
 80010e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001158 <getMechanicalAngle+0xd8>)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6013      	str	r3, [r2, #0]
    theta = fmodf(theta, TWO_PI);
 80010ec:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 800115c <getMechanicalAngle+0xdc>
 80010f0:	ed97 0a03 	vldr	s0, [r7, #12]
 80010f4:	f00d fbd6 	bl	800e8a4 <fmodf>
 80010f8:	ed87 0a03 	vstr	s0, [r7, #12]
    if (theta < 0) theta += TWO_PI;
 80010fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001100:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001108:	d50f      	bpl.n	800112a <getMechanicalAngle+0xaa>
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f7ff fa1c 	bl	8000548 <__aeabi_f2d>
 8001110:	a30b      	add	r3, pc, #44	@ (adr r3, 8001140 <getMechanicalAngle+0xc0>)
 8001112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001116:	f7ff f8b9 	bl	800028c <__adddf3>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	f7ff fd41 	bl	8000ba8 <__aeabi_d2f>
 8001126:	4603      	mov	r3, r0
 8001128:	60fb      	str	r3, [r7, #12]
    return theta;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	ee07 3a90 	vmov	s15, r3
}
 8001130:	eeb0 0a67 	vmov.f32	s0, s15
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	f3af 8000 	nop.w
 8001140:	54442d18 	.word	0x54442d18
 8001144:	401921fb 	.word	0x401921fb
 8001148:	20000cd8 	.word	0x20000cd8
 800114c:	20000334 	.word	0x20000334
 8001150:	20000338 	.word	0x20000338
 8001154:	457a0000 	.word	0x457a0000
 8001158:	20000b30 	.word	0x20000b30
 800115c:	40c90fdb 	.word	0x40c90fdb

08001160 <getElectricalAngle>:
static float getElectricalAngle(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
    return getMechanicalAngle() * (float)POLE_PAIRS;
 8001164:	f7ff ff8c 	bl	8001080 <getMechanicalAngle>
 8001168:	eef0 7a40 	vmov.f32	s15, s0
 800116c:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8001170:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001174:	eeb0 0a67 	vmov.f32	s0, s15
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <FOC_Init>:

/* FOC_Init  same as before, primes last_cnt etc. */
void FOC_Init(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	/* Wake & enable DRV8962 */
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // SLEEP SET olacak ckmak icin
 8001180:	2201      	movs	r2, #1
 8001182:	2101      	movs	r1, #1
 8001184:	481d      	ldr	r0, [pc, #116]	@ (80011fc <FOC_Init+0x80>)
 8001186:	f003 fb5b 	bl	8004840 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB,
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8001190:	481a      	ldr	r0, [pc, #104]	@ (80011fc <FOC_Init+0x80>)
 8001192:	f003 fb55 	bl	8004840 <HAL_GPIO_WritePin>
	        GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8,
	        GPIO_PIN_SET);                                   // EN13

	    /* PWM channels */
	    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001196:	2100      	movs	r1, #0
 8001198:	4819      	ldr	r0, [pc, #100]	@ (8001200 <FOC_Init+0x84>)
 800119a:	f005 fbf7 	bl	800698c <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800119e:	2104      	movs	r1, #4
 80011a0:	4817      	ldr	r0, [pc, #92]	@ (8001200 <FOC_Init+0x84>)
 80011a2:	f005 fbf3 	bl	800698c <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80011a6:	2108      	movs	r1, #8
 80011a8:	4815      	ldr	r0, [pc, #84]	@ (8001200 <FOC_Init+0x84>)
 80011aa:	f005 fbef 	bl	800698c <HAL_TIM_PWM_Start>

	    /* ADC1 in DMA mode (Ia, Ib, Vbus) */
	   // HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 5);
	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buffer, NUM_CHANNELS * MA_WINDOW_SIZE);
 80011ae:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80011b2:	4914      	ldr	r1, [pc, #80]	@ (8001204 <FOC_Init+0x88>)
 80011b4:	4814      	ldr	r0, [pc, #80]	@ (8001208 <FOC_Init+0x8c>)
 80011b6:	f002 f839 	bl	800322c <HAL_ADC_Start_DMA>
	    HAL_TIM_Base_Start_IT(&htim3);
 80011ba:	4814      	ldr	r0, [pc, #80]	@ (800120c <FOC_Init+0x90>)
 80011bc:	f005 fb1c 	bl	80067f8 <HAL_TIM_Base_Start_IT>

	    /* Mid-scale Vref on DAC */
	    HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80011c0:	2100      	movs	r1, #0
 80011c2:	4813      	ldr	r0, [pc, #76]	@ (8001210 <FOC_Init+0x94>)
 80011c4:	f002 fd3d 	bl	8003c42 <HAL_DAC_Start>
	    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 80011c8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80011cc:	2200      	movs	r2, #0
 80011ce:	2100      	movs	r1, #0
 80011d0:	480f      	ldr	r0, [pc, #60]	@ (8001210 <FOC_Init+0x94>)
 80011d2:	f002 fd8d 	bl	8003cf0 <HAL_DAC_SetValue>
	                     (uint32_t)(ADC_RESOLUTION/2));

	    /* Encoder input */
	    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80011d6:	213c      	movs	r1, #60	@ 0x3c
 80011d8:	480e      	ldr	r0, [pc, #56]	@ (8001214 <FOC_Init+0x98>)
 80011da:	f005 fd45 	bl	8006c68 <HAL_TIM_Encoder_Start>
	    HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80011de:	213c      	movs	r1, #60	@ 0x3c
 80011e0:	480d      	ldr	r0, [pc, #52]	@ (8001218 <FOC_Init+0x9c>)
 80011e2:	f005 fd41 	bl	8006c68 <HAL_TIM_Encoder_Start>

	    /* Prime encoder accumulator */
	    last_cnt = 0;
 80011e6:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <FOC_Init+0xa0>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	801a      	strh	r2, [r3, #0]
	    pos_accum = 0;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <FOC_Init+0xa4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]

	    Kalman_Init();
 80011f2:	f000 fc3f 	bl	8001a74 <Kalman_Init>
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40020400 	.word	0x40020400
 8001200:	20000d20 	.word	0x20000d20
 8001204:	2000033c 	.word	0x2000033c
 8001208:	20000bc4 	.word	0x20000bc4
 800120c:	20000d68 	.word	0x20000d68
 8001210:	20000c6c 	.word	0x20000c6c
 8001214:	20000cd8 	.word	0x20000cd8
 8001218:	20000df8 	.word	0x20000df8
 800121c:	20000334 	.word	0x20000334
 8001220:	20000338 	.word	0x20000338

08001224 <FOC_Update>:
float vbus;
/* Your existing FOC_Update (current control) */
void FOC_Update(float id_ref, float iq_ref) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b096      	sub	sp, #88	@ 0x58
 8001228:	af00      	add	r7, sp, #0
 800122a:	ed87 0a01 	vstr	s0, [r7, #4]
 800122e:	edc7 0a00 	vstr	s1, [r7]
    float ia = adc_to_current(ma_filtered[0]);
 8001232:	4bc5      	ldr	r3, [pc, #788]	@ (8001548 <FOC_Update+0x324>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	b29b      	uxth	r3, r3
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fe7d 	bl	8000f38 <adc_to_current>
 800123e:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54
    float ib = adc_to_current(ma_filtered[1]);
 8001242:	4bc1      	ldr	r3, [pc, #772]	@ (8001548 <FOC_Update+0x324>)
 8001244:	885b      	ldrh	r3, [r3, #2]
 8001246:	b29b      	uxth	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fe75 	bl	8000f38 <adc_to_current>
 800124e:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
     vbus = ((float)ma_filtered[4] * VREF_VOLTAGE/ADC_RESOLUTION)*DIVIDER_RATIO;
 8001252:	4bbd      	ldr	r3, [pc, #756]	@ (8001548 <FOC_Update+0x324>)
 8001254:	891b      	ldrh	r3, [r3, #8]
 8001256:	b29b      	uxth	r3, r3
 8001258:	ee07 3a90 	vmov	s15, r3
 800125c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001260:	ed9f 7aba 	vldr	s14, [pc, #744]	@ 800154c <FOC_Update+0x328>
 8001264:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001268:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8001550 <FOC_Update+0x32c>
 800126c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001270:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8001554 <FOC_Update+0x330>
 8001274:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001278:	4bb7      	ldr	r3, [pc, #732]	@ (8001558 <FOC_Update+0x334>)
 800127a:	edc3 7a00 	vstr	s15, [r3]

    /* Clarke */
    float alpha = ia;
 800127e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001280:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float beta  = (ia + 2.0f*ib) / SQRT3;
 8001282:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001286:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800128a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800128e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001292:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 800155c <FOC_Update+0x338>
 8001296:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800129a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    /* Park */
    float theta = getElectricalAngle();
 800129e:	f7ff ff5f 	bl	8001160 <getElectricalAngle>
 80012a2:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    float c = cosf(theta), s = sinf(theta);
 80012a6:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80012aa:	f00d fb1b 	bl	800e8e4 <cosf>
 80012ae:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
 80012b2:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80012b6:	f00d fb59 	bl	800e96c <sinf>
 80012ba:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    float id =  alpha*c +  beta*s;
 80012be:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80012c2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ca:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80012ce:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012da:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float iq = -alpha*s +  beta*c;
 80012de:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80012e2:	eeb1 7a67 	vneg.f32	s14, s15
 80012e6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ee:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80012f2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    /* PI id */
    float err_id = id_ref - id;
 8001302:	ed97 7a01 	vldr	s14, [r7, #4]
 8001306:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800130a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800130e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    id_int += Ki_id * err_id;
 8001312:	4b93      	ldr	r3, [pc, #588]	@ (8001560 <FOC_Update+0x33c>)
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800131c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001320:	4b90      	ldr	r3, [pc, #576]	@ (8001564 <FOC_Update+0x340>)
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800132a:	4b8e      	ldr	r3, [pc, #568]	@ (8001564 <FOC_Update+0x340>)
 800132c:	edc3 7a00 	vstr	s15, [r3]
    float vd = Kp_id*err_id + id_int;
 8001330:	4b8d      	ldr	r3, [pc, #564]	@ (8001568 <FOC_Update+0x344>)
 8001332:	ed93 7a00 	vldr	s14, [r3]
 8001336:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800133a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800133e:	4b89      	ldr	r3, [pc, #548]	@ (8001564 <FOC_Update+0x340>)
 8001340:	edd3 7a00 	vldr	s15, [r3]
 8001344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001348:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    /* PI iq */
    float err_iq = iq_ref - iq;
 800134c:	ed97 7a00 	vldr	s14, [r7]
 8001350:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001354:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001358:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    iq_int += Ki_iq * err_iq;
 800135c:	4b83      	ldr	r3, [pc, #524]	@ (800156c <FOC_Update+0x348>)
 800135e:	ed93 7a00 	vldr	s14, [r3]
 8001362:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800136a:	4b81      	ldr	r3, [pc, #516]	@ (8001570 <FOC_Update+0x34c>)
 800136c:	edd3 7a00 	vldr	s15, [r3]
 8001370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001374:	4b7e      	ldr	r3, [pc, #504]	@ (8001570 <FOC_Update+0x34c>)
 8001376:	edc3 7a00 	vstr	s15, [r3]
    float vq = Kp_iq*err_iq + iq_int;
 800137a:	4b7e      	ldr	r3, [pc, #504]	@ (8001574 <FOC_Update+0x350>)
 800137c:	ed93 7a00 	vldr	s14, [r3]
 8001380:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001384:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001388:	4b79      	ldr	r3, [pc, #484]	@ (8001570 <FOC_Update+0x34c>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001392:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    /* inv Park */
    float valpha = vd*c - vq*s;
 8001396:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800139a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800139e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80013a6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b2:	edc7 7a08 	vstr	s15, [r7, #32]
    float vbeta  = vd*s + vq*c;
 80013b6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80013ba:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80013c6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80013ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d2:	edc7 7a07 	vstr	s15, [r7, #28]

    /* SinPWM */
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(&htim2) + 1;
 80013d6:	4b68      	ldr	r3, [pc, #416]	@ (8001578 <FOC_Update+0x354>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013dc:	3301      	adds	r3, #1
 80013de:	61bb      	str	r3, [r7, #24]
    float half = period * 0.5f;
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f2:	edc7 7a05 	vstr	s15, [r7, #20]

    float dA = half + (valpha / vbus)*half;
 80013f6:	4b58      	ldr	r3, [pc, #352]	@ (8001558 <FOC_Update+0x334>)
 80013f8:	edd3 7a00 	vldr	s15, [r3]
 80013fc:	edd7 6a08 	vldr	s13, [r7, #32]
 8001400:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001404:	edd7 7a05 	vldr	s15, [r7, #20]
 8001408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001414:	edc7 7a04 	vstr	s15, [r7, #16]
    float dB = half + (((-0.5f*valpha) + (SQRT3*0.5f*vbeta)) / vbus)*half;
 8001418:	edd7 7a08 	vldr	s15, [r7, #32]
 800141c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001420:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001424:	edd7 7a07 	vldr	s15, [r7, #28]
 8001428:	eddf 6a54 	vldr	s13, [pc, #336]	@ 800157c <FOC_Update+0x358>
 800142c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001430:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001434:	4b48      	ldr	r3, [pc, #288]	@ (8001558 <FOC_Update+0x334>)
 8001436:	edd3 7a00 	vldr	s15, [r3]
 800143a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800143e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001446:	ed97 7a05 	vldr	s14, [r7, #20]
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	edc7 7a03 	vstr	s15, [r7, #12]
    float dC = half + (((-0.5f*valpha) - (SQRT3*0.5f*vbeta)) / vbus)*half;
 8001452:	edd7 7a08 	vldr	s15, [r7, #32]
 8001456:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800145a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800145e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001462:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800157c <FOC_Update+0x358>
 8001466:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800146a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800146e:	4b3a      	ldr	r3, [pc, #232]	@ (8001558 <FOC_Update+0x334>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001478:	edd7 7a05 	vldr	s15, [r7, #20]
 800147c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001480:	ed97 7a05 	vldr	s14, [r7, #20]
 8001484:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001488:	edc7 7a02 	vstr	s15, [r7, #8]

    dA = fminf(fmaxf(dA,0), period);
 800148c:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8001580 <FOC_Update+0x35c>
 8001490:	ed97 0a04 	vldr	s0, [r7, #16]
 8001494:	f00d fab0 	bl	800e9f8 <fmaxf>
 8001498:	eeb0 7a40 	vmov.f32	s14, s0
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014a6:	eef0 0a67 	vmov.f32	s1, s15
 80014aa:	eeb0 0a47 	vmov.f32	s0, s14
 80014ae:	f00d fac0 	bl	800ea32 <fminf>
 80014b2:	ed87 0a04 	vstr	s0, [r7, #16]
    dB = fminf(fmaxf(dB,0), period);
 80014b6:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8001580 <FOC_Update+0x35c>
 80014ba:	ed97 0a03 	vldr	s0, [r7, #12]
 80014be:	f00d fa9b 	bl	800e9f8 <fmaxf>
 80014c2:	eeb0 7a40 	vmov.f32	s14, s0
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014d0:	eef0 0a67 	vmov.f32	s1, s15
 80014d4:	eeb0 0a47 	vmov.f32	s0, s14
 80014d8:	f00d faab 	bl	800ea32 <fminf>
 80014dc:	ed87 0a03 	vstr	s0, [r7, #12]
    dC = fminf(fmaxf(dC,0), period);
 80014e0:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001580 <FOC_Update+0x35c>
 80014e4:	ed97 0a02 	vldr	s0, [r7, #8]
 80014e8:	f00d fa86 	bl	800e9f8 <fmaxf>
 80014ec:	eeb0 7a40 	vmov.f32	s14, s0
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fa:	eef0 0a67 	vmov.f32	s1, s15
 80014fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001502:	f00d fa96 	bl	800ea32 <fminf>
 8001506:	ed87 0a02 	vstr	s0, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint32_t)dA);
 800150a:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <FOC_Update+0x354>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001516:	ee17 2a90 	vmov	r2, s15
 800151a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint32_t)dB);
 800151c:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <FOC_Update+0x354>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	edd7 7a03 	vldr	s15, [r7, #12]
 8001524:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001528:	ee17 2a90 	vmov	r2, s15
 800152c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, (uint32_t)dC);
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <FOC_Update+0x354>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	edd7 7a02 	vldr	s15, [r7, #8]
 8001536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800153a:	ee17 2a90 	vmov	r2, s15
 800153e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001540:	bf00      	nop
 8001542:	3758      	adds	r7, #88	@ 0x58
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000b24 	.word	0x20000b24
 800154c:	40533333 	.word	0x40533333
 8001550:	457ff000 	.word	0x457ff000
 8001554:	41a8f5c2 	.word	0x41a8f5c2
 8001558:	20000b34 	.word	0x20000b34
 800155c:	3fddb3d7 	.word	0x3fddb3d7
 8001560:	20000008 	.word	0x20000008
 8001564:	20000328 	.word	0x20000328
 8001568:	20000004 	.word	0x20000004
 800156c:	20000010 	.word	0x20000010
 8001570:	2000032c 	.word	0x2000032c
 8001574:	2000000c 	.word	0x2000000c
 8001578:	20000d20 	.word	0x20000d20
 800157c:	3f5db3d7 	.word	0x3f5db3d7
	...

08001588 <updateEncoders>:
/* Filtrelenmi hz deikenleri (globalde tanmla) */
float dtheta_b_filt = 0.0f;
float dtheta_r_filt = 0.0f;

void updateEncoders(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
    /* Sayclar */
    int32_t cnt_b = __HAL_TIM_GET_COUNTER(&htim1);
 800158e:	4b70      	ldr	r3, [pc, #448]	@ (8001750 <updateEncoders+0x1c8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001594:	617b      	str	r3, [r7, #20]
    int32_t cnt_r = __HAL_TIM_GET_COUNTER(&htim8);
 8001596:	4b6f      	ldr	r3, [pc, #444]	@ (8001754 <updateEncoders+0x1cc>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159c:	613b      	str	r3, [r7, #16]

    /* Overflow-safe farklar */
    int16_t diff_b = (int16_t)(cnt_b - prev_cnt_b);
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	4b6d      	ldr	r3, [pc, #436]	@ (8001758 <updateEncoders+0x1d0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	81fb      	strh	r3, [r7, #14]
    int16_t diff_r = (int16_t)(cnt_r - prev_cnt_r);
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	4b6a      	ldr	r3, [pc, #424]	@ (800175c <updateEncoders+0x1d4>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	81bb      	strh	r3, [r7, #12]

    /* Biriktiricileri gncelle */
    accum_cnt_b += diff_b;
 80015be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015c2:	4b67      	ldr	r3, [pc, #412]	@ (8001760 <updateEncoders+0x1d8>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4413      	add	r3, r2
 80015c8:	4a65      	ldr	r2, [pc, #404]	@ (8001760 <updateEncoders+0x1d8>)
 80015ca:	6013      	str	r3, [r2, #0]
    accum_cnt_r += diff_r;
 80015cc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80015d0:	4b64      	ldr	r3, [pc, #400]	@ (8001764 <updateEncoders+0x1dc>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4413      	add	r3, r2
 80015d6:	4a63      	ldr	r2, [pc, #396]	@ (8001764 <updateEncoders+0x1dc>)
 80015d8:	6013      	str	r3, [r2, #0]

    /* Yeni prev */
    prev_cnt_b = cnt_b;
 80015da:	4a5f      	ldr	r2, [pc, #380]	@ (8001758 <updateEncoders+0x1d0>)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	6013      	str	r3, [r2, #0]
    prev_cnt_r = cnt_r;
 80015e0:	4a5e      	ldr	r2, [pc, #376]	@ (800175c <updateEncoders+0x1d4>)
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	6013      	str	r3, [r2, #0]

    /* Pozisyon [rad] */
    theta_b = ((float)accum_cnt_b / (float)ENC_LINES) * TWO_PI;
 80015e6:	4b5e      	ldr	r3, [pc, #376]	@ (8001760 <updateEncoders+0x1d8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	ee07 3a90 	vmov	s15, r3
 80015ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f2:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001768 <updateEncoders+0x1e0>
 80015f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015fa:	ee16 0a90 	vmov	r0, s13
 80015fe:	f7fe ffa3 	bl	8000548 <__aeabi_f2d>
 8001602:	a351      	add	r3, pc, #324	@ (adr r3, 8001748 <updateEncoders+0x1c0>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	f7fe fff6 	bl	80005f8 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fac8 	bl	8000ba8 <__aeabi_d2f>
 8001618:	4603      	mov	r3, r0
 800161a:	4a54      	ldr	r2, [pc, #336]	@ (800176c <updateEncoders+0x1e4>)
 800161c:	6013      	str	r3, [r2, #0]
    theta_r = ((float)accum_cnt_r / (float)ENC_LINES) * TWO_PI;
 800161e:	4b51      	ldr	r3, [pc, #324]	@ (8001764 <updateEncoders+0x1dc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162a:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001768 <updateEncoders+0x1e0>
 800162e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001632:	ee16 0a90 	vmov	r0, s13
 8001636:	f7fe ff87 	bl	8000548 <__aeabi_f2d>
 800163a:	a343      	add	r3, pc, #268	@ (adr r3, 8001748 <updateEncoders+0x1c0>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	f7fe ffda 	bl	80005f8 <__aeabi_dmul>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	f7ff faac 	bl	8000ba8 <__aeabi_d2f>
 8001650:	4603      	mov	r3, r0
 8001652:	4a47      	ldr	r2, [pc, #284]	@ (8001770 <updateEncoders+0x1e8>)
 8001654:	6013      	str	r3, [r2, #0]

    /* Ham hz [rad/s] */
    float dtheta_b_raw = ((float)diff_b / (float)ENC_LINES) * TWO_PI * 1000.0f; // 1 kHz update
 8001656:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800165a:	ee07 3a90 	vmov	s15, r3
 800165e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001662:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001768 <updateEncoders+0x1e0>
 8001666:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800166a:	ee16 0a90 	vmov	r0, s13
 800166e:	f7fe ff6b 	bl	8000548 <__aeabi_f2d>
 8001672:	a335      	add	r3, pc, #212	@ (adr r3, 8001748 <updateEncoders+0x1c0>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	f7fe ffbe 	bl	80005f8 <__aeabi_dmul>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	4b3a      	ldr	r3, [pc, #232]	@ (8001774 <updateEncoders+0x1ec>)
 800168a:	f7fe ffb5 	bl	80005f8 <__aeabi_dmul>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f7ff fa87 	bl	8000ba8 <__aeabi_d2f>
 800169a:	4603      	mov	r3, r0
 800169c:	60bb      	str	r3, [r7, #8]
    float dtheta_r_raw = ((float)diff_r / (float)ENC_LINES) * TWO_PI * 1000.0f;
 800169e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016a2:	ee07 3a90 	vmov	s15, r3
 80016a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016aa:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001768 <updateEncoders+0x1e0>
 80016ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80016b2:	ee16 0a90 	vmov	r0, s13
 80016b6:	f7fe ff47 	bl	8000548 <__aeabi_f2d>
 80016ba:	a323      	add	r3, pc, #140	@ (adr r3, 8001748 <updateEncoders+0x1c0>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	f7fe ff9a 	bl	80005f8 <__aeabi_dmul>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	4b28      	ldr	r3, [pc, #160]	@ (8001774 <updateEncoders+0x1ec>)
 80016d2:	f7fe ff91 	bl	80005f8 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fa63 	bl	8000ba8 <__aeabi_d2f>
 80016e2:	4603      	mov	r3, r0
 80016e4:	607b      	str	r3, [r7, #4]

    /* Dk geiren filtre uygulanm hz */
    dtheta_b_filt = LPF_ALPHA * dtheta_b_raw + (1.0f - LPF_ALPHA) * dtheta_b_filt;
 80016e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80016ea:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001778 <updateEncoders+0x1f0>
 80016ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016f2:	4b22      	ldr	r3, [pc, #136]	@ (800177c <updateEncoders+0x1f4>)
 80016f4:	edd3 7a00 	vldr	s15, [r3]
 80016f8:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001780 <updateEncoders+0x1f8>
 80016fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <updateEncoders+0x1f4>)
 8001706:	edc3 7a00 	vstr	s15, [r3]
    dtheta_r_filt = LPF_ALPHA * dtheta_r_raw + (1.0f - LPF_ALPHA) * dtheta_r_filt;
 800170a:	edd7 7a01 	vldr	s15, [r7, #4]
 800170e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001778 <updateEncoders+0x1f0>
 8001712:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001716:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <updateEncoders+0x1fc>)
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001780 <updateEncoders+0x1f8>
 8001720:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001728:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <updateEncoders+0x1fc>)
 800172a:	edc3 7a00 	vstr	s15, [r3]

    /* stee bal: eski dtheta_* deikenlerini filtreli hzla gncellemek */
    dtheta_b = dtheta_b_filt;
 800172e:	4b13      	ldr	r3, [pc, #76]	@ (800177c <updateEncoders+0x1f4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a15      	ldr	r2, [pc, #84]	@ (8001788 <updateEncoders+0x200>)
 8001734:	6013      	str	r3, [r2, #0]
    dtheta_r = dtheta_r_filt;
 8001736:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <updateEncoders+0x1fc>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a14      	ldr	r2, [pc, #80]	@ (800178c <updateEncoders+0x204>)
 800173c:	6013      	str	r3, [r2, #0]
}
 800173e:	bf00      	nop
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	54442d18 	.word	0x54442d18
 800174c:	401921fb 	.word	0x401921fb
 8001750:	20000cd8 	.word	0x20000cd8
 8001754:	20000df8 	.word	0x20000df8
 8001758:	20000b40 	.word	0x20000b40
 800175c:	20000b44 	.word	0x20000b44
 8001760:	20000b48 	.word	0x20000b48
 8001764:	20000b4c 	.word	0x20000b4c
 8001768:	457a0000 	.word	0x457a0000
 800176c:	20000b50 	.word	0x20000b50
 8001770:	20000b54 	.word	0x20000b54
 8001774:	408f4000 	.word	0x408f4000
 8001778:	3dcccccd 	.word	0x3dcccccd
 800177c:	20000b60 	.word	0x20000b60
 8001780:	3f666666 	.word	0x3f666666
 8001784:	20000b64 	.word	0x20000b64
 8001788:	20000b58 	.word	0x20000b58
 800178c:	20000b5c 	.word	0x20000b5c

08001790 <FOC_UpdateLQR_Integral>:
//float LQR_K[4] = {0.1663f, 0.0000180f, 5.0f, 0.0000312f};
float L_Ki = 0.001f;
float u_lqr=0;

/* New: LQR + integral control */
void FOC_UpdateLQR_Integral(float theta_ref) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	ed87 0a01 	vstr	s0, [r7, #4]

	//float theta_mech = getMechanicalAngle();

    // 3) State vector
    float x1 = theta_ref - theta_r;
 800179a:	4ba7      	ldr	r3, [pc, #668]	@ (8001a38 <FOC_UpdateLQR_Integral+0x2a8>)
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a8:	edc7 7a06 	vstr	s15, [r7, #24]
    float x2 = -dtheta_r;
 80017ac:	4ba3      	ldr	r3, [pc, #652]	@ (8001a3c <FOC_UpdateLQR_Integral+0x2ac>)
 80017ae:	edd3 7a00 	vldr	s15, [r3]
 80017b2:	eef1 7a67 	vneg.f32	s15, s15
 80017b6:	edc7 7a05 	vstr	s15, [r7, #20]
    float x3 = theta_ref - theta_b;
 80017ba:	4ba1      	ldr	r3, [pc, #644]	@ (8001a40 <FOC_UpdateLQR_Integral+0x2b0>)
 80017bc:	edd3 7a00 	vldr	s15, [r3]
 80017c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017c8:	edc7 7a04 	vstr	s15, [r7, #16]
    float x4 = -dtheta_b;
 80017cc:	4b9d      	ldr	r3, [pc, #628]	@ (8001a44 <FOC_UpdateLQR_Integral+0x2b4>)
 80017ce:	edd3 7a00 	vldr	s15, [r3]
 80017d2:	eef1 7a67 	vneg.f32	s15, s15
 80017d6:	edc7 7a03 	vstr	s15, [r7, #12]

//    // 4) Error and integrator
    float e_pos = theta_ref - theta_r;
 80017da:	4b97      	ldr	r3, [pc, #604]	@ (8001a38 <FOC_UpdateLQR_Integral+0x2a8>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e8:	edc7 7a07 	vstr	s15, [r7, #28]
    if (e_pos > M_PI)  e_pos -= TWO_PI;
 80017ec:	69f8      	ldr	r0, [r7, #28]
 80017ee:	f7fe feab 	bl	8000548 <__aeabi_f2d>
 80017f2:	a38b      	add	r3, pc, #556	@ (adr r3, 8001a20 <FOC_UpdateLQR_Integral+0x290>)
 80017f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f8:	f7ff f98e 	bl	8000b18 <__aeabi_dcmpgt>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00f      	beq.n	8001822 <FOC_UpdateLQR_Integral+0x92>
 8001802:	69f8      	ldr	r0, [r7, #28]
 8001804:	f7fe fea0 	bl	8000548 <__aeabi_f2d>
 8001808:	a387      	add	r3, pc, #540	@ (adr r3, 8001a28 <FOC_UpdateLQR_Integral+0x298>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe fd3b 	bl	8000288 <__aeabi_dsub>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	f7ff f9c5 	bl	8000ba8 <__aeabi_d2f>
 800181e:	4603      	mov	r3, r0
 8001820:	61fb      	str	r3, [r7, #28]
    if (e_pos < -M_PI) e_pos += TWO_PI;
 8001822:	69f8      	ldr	r0, [r7, #28]
 8001824:	f7fe fe90 	bl	8000548 <__aeabi_f2d>
 8001828:	a381      	add	r3, pc, #516	@ (adr r3, 8001a30 <FOC_UpdateLQR_Integral+0x2a0>)
 800182a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182e:	f7ff f955 	bl	8000adc <__aeabi_dcmplt>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d00f      	beq.n	8001858 <FOC_UpdateLQR_Integral+0xc8>
 8001838:	69f8      	ldr	r0, [r7, #28]
 800183a:	f7fe fe85 	bl	8000548 <__aeabi_f2d>
 800183e:	a37a      	add	r3, pc, #488	@ (adr r3, 8001a28 <FOC_UpdateLQR_Integral+0x298>)
 8001840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001844:	f7fe fd22 	bl	800028c <__adddf3>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4610      	mov	r0, r2
 800184e:	4619      	mov	r1, r3
 8001850:	f7ff f9aa 	bl	8000ba8 <__aeabi_d2f>
 8001854:	4603      	mov	r3, r0
 8001856:	61fb      	str	r3, [r7, #28]

    err_pos = theta_ref - theta_b;
 8001858:	4b79      	ldr	r3, [pc, #484]	@ (8001a40 <FOC_UpdateLQR_Integral+0x2b0>)
 800185a:	edd3 7a00 	vldr	s15, [r3]
 800185e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001862:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001866:	4b78      	ldr	r3, [pc, #480]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 8001868:	edc3 7a00 	vstr	s15, [r3]

	/* wrap error to  */
	if (err_pos >  M_PI) err_pos -= TWO_PI;
 800186c:	4b76      	ldr	r3, [pc, #472]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7fe fe69 	bl	8000548 <__aeabi_f2d>
 8001876:	a36a      	add	r3, pc, #424	@ (adr r3, 8001a20 <FOC_UpdateLQR_Integral+0x290>)
 8001878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187c:	f7ff f94c 	bl	8000b18 <__aeabi_dcmpgt>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d012      	beq.n	80018ac <FOC_UpdateLQR_Integral+0x11c>
 8001886:	4b70      	ldr	r3, [pc, #448]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe5c 	bl	8000548 <__aeabi_f2d>
 8001890:	a365      	add	r3, pc, #404	@ (adr r3, 8001a28 <FOC_UpdateLQR_Integral+0x298>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe fcf7 	bl	8000288 <__aeabi_dsub>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f981 	bl	8000ba8 <__aeabi_d2f>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4a67      	ldr	r2, [pc, #412]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 80018aa:	6013      	str	r3, [r2, #0]
	if (err_pos < -M_PI) err_pos += TWO_PI;
 80018ac:	4b66      	ldr	r3, [pc, #408]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fe49 	bl	8000548 <__aeabi_f2d>
 80018b6:	a35e      	add	r3, pc, #376	@ (adr r3, 8001a30 <FOC_UpdateLQR_Integral+0x2a0>)
 80018b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018bc:	f7ff f90e 	bl	8000adc <__aeabi_dcmplt>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d012      	beq.n	80018ec <FOC_UpdateLQR_Integral+0x15c>
 80018c6:	4b60      	ldr	r3, [pc, #384]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fe3c 	bl	8000548 <__aeabi_f2d>
 80018d0:	a355      	add	r3, pc, #340	@ (adr r3, 8001a28 <FOC_UpdateLQR_Integral+0x298>)
 80018d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d6:	f7fe fcd9 	bl	800028c <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	f7ff f961 	bl	8000ba8 <__aeabi_d2f>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4a57      	ldr	r2, [pc, #348]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 80018ea:	6013      	str	r3, [r2, #0]

	pos_int += Ki_pos * e_pos;
 80018ec:	4b57      	ldr	r3, [pc, #348]	@ (8001a4c <FOC_UpdateLQR_Integral+0x2bc>)
 80018ee:	ed93 7a00 	vldr	s14, [r3]
 80018f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018fa:	4b55      	ldr	r3, [pc, #340]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 80018fc:	edd3 7a00 	vldr	s15, [r3]
 8001900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001904:	4b52      	ldr	r3, [pc, #328]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 8001906:	edc3 7a00 	vstr	s15, [r3]
	/* anti-windup */
	if      (pos_int >  Ipos_MAX) pos_int =  Ipos_MAX;
 800190a:	4b51      	ldr	r3, [pc, #324]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 800190c:	ed93 7a00 	vldr	s14, [r3]
 8001910:	4b50      	ldr	r3, [pc, #320]	@ (8001a54 <FOC_UpdateLQR_Integral+0x2c4>)
 8001912:	edd3 7a00 	vldr	s15, [r3]
 8001916:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800191a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191e:	dd04      	ble.n	800192a <FOC_UpdateLQR_Integral+0x19a>
 8001920:	4b4c      	ldr	r3, [pc, #304]	@ (8001a54 <FOC_UpdateLQR_Integral+0x2c4>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a4a      	ldr	r2, [pc, #296]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	e014      	b.n	8001954 <FOC_UpdateLQR_Integral+0x1c4>
	else if (pos_int < -Ipos_MAX) pos_int = -Ipos_MAX;
 800192a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a54 <FOC_UpdateLQR_Integral+0x2c4>)
 800192c:	edd3 7a00 	vldr	s15, [r3]
 8001930:	eeb1 7a67 	vneg.f32	s14, s15
 8001934:	4b46      	ldr	r3, [pc, #280]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800193e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001942:	dd07      	ble.n	8001954 <FOC_UpdateLQR_Integral+0x1c4>
 8001944:	4b43      	ldr	r3, [pc, #268]	@ (8001a54 <FOC_UpdateLQR_Integral+0x2c4>)
 8001946:	edd3 7a00 	vldr	s15, [r3]
 800194a:	eef1 7a67 	vneg.f32	s15, s15
 800194e:	4b40      	ldr	r3, [pc, #256]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 8001950:	edc3 7a00 	vstr	s15, [r3]



	u_lqr = ((LQR_K[0]*x1 + LQR_K[1]*x2 + 15*LQR_K[2]*x3 + LQR_K[3]*x4)) + pos_int;
 8001954:	4b40      	ldr	r3, [pc, #256]	@ (8001a58 <FOC_UpdateLQR_Integral+0x2c8>)
 8001956:	ed93 7a00 	vldr	s14, [r3]
 800195a:	edd7 7a06 	vldr	s15, [r7, #24]
 800195e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001962:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <FOC_UpdateLQR_Integral+0x2c8>)
 8001964:	edd3 6a01 	vldr	s13, [r3, #4]
 8001968:	edd7 7a05 	vldr	s15, [r7, #20]
 800196c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001970:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001974:	4b38      	ldr	r3, [pc, #224]	@ (8001a58 <FOC_UpdateLQR_Integral+0x2c8>)
 8001976:	edd3 7a02 	vldr	s15, [r3, #8]
 800197a:	eef2 6a0e 	vmov.f32	s13, #46	@ 0x41700000  15.0
 800197e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001982:	edd7 7a04 	vldr	s15, [r7, #16]
 8001986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800198a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800198e:	4b32      	ldr	r3, [pc, #200]	@ (8001a58 <FOC_UpdateLQR_Integral+0x2c8>)
 8001990:	edd3 6a03 	vldr	s13, [r3, #12]
 8001994:	edd7 7a03 	vldr	s15, [r7, #12]
 8001998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800199c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 80019a2:	edd3 7a00 	vldr	s15, [r3]
 80019a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019aa:	4b2c      	ldr	r3, [pc, #176]	@ (8001a5c <FOC_UpdateLQR_Integral+0x2cc>)
 80019ac:	edc3 7a00 	vstr	s15, [r3]

	float iq_ref = Kp_pos*err_pos + pos_int+LQR_K[1]*x2;
 80019b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a60 <FOC_UpdateLQR_Integral+0x2d0>)
 80019b2:	ed93 7a00 	vldr	s14, [r3]
 80019b6:	4b24      	ldr	r3, [pc, #144]	@ (8001a48 <FOC_UpdateLQR_Integral+0x2b8>)
 80019b8:	edd3 7a00 	vldr	s15, [r3]
 80019bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019c0:	4b23      	ldr	r3, [pc, #140]	@ (8001a50 <FOC_UpdateLQR_Integral+0x2c0>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019ca:	4b23      	ldr	r3, [pc, #140]	@ (8001a58 <FOC_UpdateLQR_Integral+0x2c8>)
 80019cc:	edd3 6a01 	vldr	s13, [r3, #4]
 80019d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80019d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019dc:	edc7 7a02 	vstr	s15, [r7, #8]
	/* limit torque command if needed */
	iq_ref = fminf(fmaxf(iq_ref, -0.4), 0.4);
 80019e0:	eddf 0a20 	vldr	s1, [pc, #128]	@ 8001a64 <FOC_UpdateLQR_Integral+0x2d4>
 80019e4:	ed97 0a02 	vldr	s0, [r7, #8]
 80019e8:	f00d f806 	bl	800e9f8 <fmaxf>
 80019ec:	eef0 7a40 	vmov.f32	s15, s0
 80019f0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8001a68 <FOC_UpdateLQR_Integral+0x2d8>
 80019f4:	eeb0 0a67 	vmov.f32	s0, s15
 80019f8:	f00d f81b 	bl	800ea32 <fminf>
 80019fc:	ed87 0a02 	vstr	s0, [r7, #8]
	control_u = iq_ref;
 8001a00:	4a1a      	ldr	r2, [pc, #104]	@ (8001a6c <FOC_UpdateLQR_Integral+0x2dc>)
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	6013      	str	r3, [r2, #0]
	/* 3) run inner currentcontrol loop */
	FOC_Update(0.0f, iq_ref);
 8001a06:	edd7 0a02 	vldr	s1, [r7, #8]
 8001a0a:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8001a70 <FOC_UpdateLQR_Integral+0x2e0>
 8001a0e:	f7ff fc09 	bl	8001224 <FOC_Update>
}
 8001a12:	bf00      	nop
 8001a14:	3720      	adds	r7, #32
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	f3af 8000 	nop.w
 8001a20:	54442d18 	.word	0x54442d18
 8001a24:	400921fb 	.word	0x400921fb
 8001a28:	54442d18 	.word	0x54442d18
 8001a2c:	401921fb 	.word	0x401921fb
 8001a30:	54442d18 	.word	0x54442d18
 8001a34:	c00921fb 	.word	0xc00921fb
 8001a38:	20000b54 	.word	0x20000b54
 8001a3c:	20000b5c 	.word	0x20000b5c
 8001a40:	20000b50 	.word	0x20000b50
 8001a44:	20000b58 	.word	0x20000b58
 8001a48:	20000b38 	.word	0x20000b38
 8001a4c:	20000018 	.word	0x20000018
 8001a50:	20000330 	.word	0x20000330
 8001a54:	2000001c 	.word	0x2000001c
 8001a58:	20000020 	.word	0x20000020
 8001a5c:	20000b68 	.word	0x20000b68
 8001a60:	20000014 	.word	0x20000014
 8001a64:	becccccd 	.word	0xbecccccd
 8001a68:	3ecccccd 	.word	0x3ecccccd
 8001a6c:	20000b3c 	.word	0x20000b3c
 8001a70:	00000000 	.word	0x00000000

08001a74 <Kalman_Init>:
float x_hat[STATE_SIZE] = {0};
float P[STATE_SIZE][STATE_SIZE] = {0};


void Kalman_Init(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
    // P'yi identity yap
    for (int i=0; i<STATE_SIZE; i++) {
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	e01c      	b.n	8001aba <Kalman_Init+0x46>
        for (int j=0; j<STATE_SIZE; j++) {
 8001a80:	2300      	movs	r3, #0
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	e013      	b.n	8001aae <Kalman_Init+0x3a>
            P[i][j] = (i==j) ? 1.0f : 0.0f;
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d102      	bne.n	8001a94 <Kalman_Init+0x20>
 8001a8e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a92:	e001      	b.n	8001a98 <Kalman_Init+0x24>
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	480d      	ldr	r0, [pc, #52]	@ (8001ad0 <Kalman_Init+0x5c>)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	0099      	lsls	r1, r3, #2
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	440b      	add	r3, r1
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4403      	add	r3, r0
 8001aa6:	601a      	str	r2, [r3, #0]
        for (int j=0; j<STATE_SIZE; j++) {
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	2b03      	cmp	r3, #3
 8001ab2:	dde8      	ble.n	8001a86 <Kalman_Init+0x12>
    for (int i=0; i<STATE_SIZE; i++) {
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	dddf      	ble.n	8001a80 <Kalman_Init+0xc>
        }
    }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000b6c 	.word	0x20000b6c

08001ad4 <execute_command>:
uint8_t can_d[8]={0x20,0,0,0,0,0,0,0};

uint8_t DRV2700Status=0;

uint8_t activate_sys=0;
void execute_command(){
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

	switch ( RecvCMD.Opcode) {
 8001ad8:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <execute_command+0x5c>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	3b01      	subs	r3, #1
 8001ade:	2b0c      	cmp	r3, #12
 8001ae0:	d821      	bhi.n	8001b26 <execute_command+0x52>
 8001ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae8 <execute_command+0x14>)
 8001ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae8:	08001b25 	.word	0x08001b25
 8001aec:	08001b25 	.word	0x08001b25
 8001af0:	08001b27 	.word	0x08001b27
 8001af4:	08001b27 	.word	0x08001b27
 8001af8:	08001b27 	.word	0x08001b27
 8001afc:	08001b25 	.word	0x08001b25
 8001b00:	08001b1d 	.word	0x08001b1d
 8001b04:	08001b27 	.word	0x08001b27
 8001b08:	08001b27 	.word	0x08001b27
 8001b0c:	08001b25 	.word	0x08001b25
 8001b10:	08001b25 	.word	0x08001b25
 8001b14:	08001b25 	.word	0x08001b25
 8001b18:	08001b25 	.word	0x08001b25

			break;
		case START_MOTION:
			// HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
		//	InitVar();
			activate_sys = 1;
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <execute_command+0x60>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	701a      	strb	r2, [r3, #0]

			break;
 8001b22:	e000      	b.n	8001b26 <execute_command+0x52>
			break;
 8001b24:	bf00      	nop

		break;

	}

}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	20000bb8 	.word	0x20000bb8
 8001b34:	20000bc1 	.word	0x20000bc1

08001b38 <ChechCMD>:
//
//
//
//}

void ChechCMD(){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
	uint8_t Checksum=0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	71fb      	strb	r3, [r7, #7]
	int i=0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	603b      	str	r3, [r7, #0]



	CommanStatus = NOEXEC_COMMAND;
 8001b46:	4b26      	ldr	r3, [pc, #152]	@ (8001be0 <ChechCMD+0xa8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
	if(trcCDCReceive(cmd)==TRUE){
 8001b4c:	4825      	ldr	r0, [pc, #148]	@ (8001be4 <ChechCMD+0xac>)
 8001b4e:	f009 fc05 	bl	800b35c <trcCDCReceive>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d139      	bne.n	8001bcc <ChechCMD+0x94>

		if(cmd[0]==START_DELIM){
 8001b58:	4b22      	ldr	r3, [pc, #136]	@ (8001be4 <ChechCMD+0xac>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b1e      	cmp	r3, #30
 8001b5e:	d135      	bne.n	8001bcc <ChechCMD+0x94>
		   Checksum=0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	71fb      	strb	r3, [r7, #7]
		   for(i=0; i<8;i++) Checksum+=cmd[i];
 8001b64:	2300      	movs	r3, #0
 8001b66:	603b      	str	r3, [r7, #0]
 8001b68:	e009      	b.n	8001b7e <ChechCMD+0x46>
 8001b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001be4 <ChechCMD+0xac>)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	4413      	add	r3, r2
 8001b70:	781a      	ldrb	r2, [r3, #0]
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	4413      	add	r3, r2
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	603b      	str	r3, [r7, #0]
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	2b07      	cmp	r3, #7
 8001b82:	ddf2      	ble.n	8001b6a <ChechCMD+0x32>
		   if(Checksum == cmd[8]){  //Is the checksum correct?
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <ChechCMD+0xac>)
 8001b86:	7a1b      	ldrb	r3, [r3, #8]
 8001b88:	79fa      	ldrb	r2, [r7, #7]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d11e      	bne.n	8001bcc <ChechCMD+0x94>
			   RecvCMD.Opcode = cmd[1];
 8001b8e:	4b15      	ldr	r3, [pc, #84]	@ (8001be4 <ChechCMD+0xac>)
 8001b90:	785a      	ldrb	r2, [r3, #1]
 8001b92:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <ChechCMD+0xb0>)
 8001b94:	701a      	strb	r2, [r3, #0]
			   RecvCMD.Type = cmd[2];
 8001b96:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <ChechCMD+0xac>)
 8001b98:	789a      	ldrb	r2, [r3, #2]
 8001b9a:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <ChechCMD+0xb0>)
 8001b9c:	705a      	strb	r2, [r3, #1]
			   RecvCMD.Motor =cmd[3];
 8001b9e:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <ChechCMD+0xac>)
 8001ba0:	78da      	ldrb	r2, [r3, #3]
 8001ba2:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <ChechCMD+0xb0>)
 8001ba4:	709a      	strb	r2, [r3, #2]
			   RecvCMD.Value.Byte[3]=cmd[4];
 8001ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <ChechCMD+0xac>)
 8001ba8:	791a      	ldrb	r2, [r3, #4]
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <ChechCMD+0xb0>)
 8001bac:	71da      	strb	r2, [r3, #7]
			   RecvCMD.Value.Byte[2]=cmd[5];
 8001bae:	4b0d      	ldr	r3, [pc, #52]	@ (8001be4 <ChechCMD+0xac>)
 8001bb0:	795a      	ldrb	r2, [r3, #5]
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001be8 <ChechCMD+0xb0>)
 8001bb4:	719a      	strb	r2, [r3, #6]
			   RecvCMD.Value.Byte[1]=cmd[6];
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <ChechCMD+0xac>)
 8001bb8:	799a      	ldrb	r2, [r3, #6]
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <ChechCMD+0xb0>)
 8001bbc:	715a      	strb	r2, [r3, #5]
			   RecvCMD.Value.Byte[0]=cmd[7];
 8001bbe:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <ChechCMD+0xac>)
 8001bc0:	79da      	ldrb	r2, [r3, #7]
 8001bc2:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <ChechCMD+0xb0>)
 8001bc4:	711a      	strb	r2, [r3, #4]
			   CommanStatus = EXEC_COMMAND;
 8001bc6:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <ChechCMD+0xa8>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	701a      	strb	r2, [r3, #0]

		}

	}

	if(CommanStatus == EXEC_COMMAND)
 8001bcc:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <ChechCMD+0xa8>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d101      	bne.n	8001bd8 <ChechCMD+0xa0>
		execute_command();
 8001bd4:	f7ff ff7e 	bl	8001ad4 <execute_command>

}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000bc0 	.word	0x20000bc0
 8001be4:	20000bac 	.word	0x20000bac
 8001be8:	20000bb8 	.word	0x20000bb8

08001bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bf0:	b0d1      	sub	sp, #324	@ 0x144
 8001bf2:	af0e      	add	r7, sp, #56	@ 0x38

  /* USER CODE BEGIN 1 */
	char msg[200];
    uint32_t unt=0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    uint32_t mnt=0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
	uint32_t cnt=0;
 8001c00:	2300      	movs	r3, #0
 8001c02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
	uint32_t ProDelay=0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	uint32_t IMUDelay=0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint32_t ProMsgDelay=0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	int ix=0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	uint32_t secd=0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c24:	f001 f918 	bl	8002e58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c28:	f000 f9ae 	bl	8001f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c2c:	f000 fd0a 	bl	8002644 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c30:	f000 fce8 	bl	8002604 <MX_DMA_Init>
  MX_ADC1_Init();
 8001c34:	f000 fa12 	bl	800205c <MX_ADC1_Init>
  MX_DAC_Init();
 8001c38:	f000 fa9a 	bl	8002170 <MX_DAC_Init>
  MX_TIM1_Init();
 8001c3c:	f000 fb02 	bl	8002244 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c40:	f000 fb58 	bl	80022f4 <MX_TIM2_Init>
  MX_TIM8_Init();
 8001c44:	f000 fc86 	bl	8002554 <MX_TIM8_Init>
  MX_SPI2_Init();
 8001c48:	f000 fac6 	bl	80021d8 <MX_SPI2_Init>
  MX_TIM5_Init();
 8001c4c:	f000 fc34 	bl	80024b8 <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8001c50:	f009 fa0a 	bl	800b068 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8001c54:	f000 fbe4 	bl	8002420 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

   FOC_Init();
 8001c58:	f7ff fa90 	bl	800117c <FOC_Init>
   index_seen = 0;
 8001c5c:	4bb8      	ldr	r3, [pc, #736]	@ (8001f40 <main+0x354>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
   const float id_ref = 0.0f;
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
   const float iq_homing = 0.3f;  // small torque to slowly turn
 8001c6a:	4bb6      	ldr	r3, [pc, #728]	@ (8001f44 <main+0x358>)
 8001c6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
   while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)!=1)
 8001c70:	e008      	b.n	8001c84 <main+0x98>
   {
		FOC_Update(id_ref, iq_homing);
 8001c72:	edd7 0a38 	vldr	s1, [r7, #224]	@ 0xe0
 8001c76:	ed97 0a39 	vldr	s0, [r7, #228]	@ 0xe4
 8001c7a:	f7ff fad3 	bl	8001224 <FOC_Update>
		HAL_Delay(1);
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f001 f95c 	bl	8002f3c <HAL_Delay>
   while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)!=1)
 8001c84:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c88:	48af      	ldr	r0, [pc, #700]	@ (8001f48 <main+0x35c>)
 8001c8a:	f002 fdc1 	bl	8004810 <HAL_GPIO_ReadPin>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d1ee      	bne.n	8001c72 <main+0x86>
   }
   __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001c94:	4bad      	ldr	r3, [pc, #692]	@ (8001f4c <main+0x360>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	625a      	str	r2, [r3, #36]	@ 0x24
   __HAL_TIM_SET_COUNTER(&htim8, 0);
 8001c9c:	4bac      	ldr	r3, [pc, #688]	@ (8001f50 <main+0x364>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	625a      	str	r2, [r3, #36]	@ 0x24
   HAL_Delay(500);
 8001ca4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ca8:	f001 f948 	bl	8002f3c <HAL_Delay>

   HAL_TIM_Base_Start(&htim5);
 8001cac:	48a9      	ldr	r0, [pc, #676]	@ (8001f54 <main+0x368>)
 8001cae:	f004 fd3b 	bl	8006728 <HAL_TIM_Base_Start>

    /* USER CODE BEGIN 3 */



	  	  mnt=__HAL_TIM_GET_COUNTER(&htim5); // tim5 is set 1 micro second
 8001cb2:	4ba8      	ldr	r3, [pc, #672]	@ (8001f54 <main+0x368>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

		  if(abs(mnt-ProDelay)>=999){ // 1Khz loob
 8001cbc:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	bfb8      	it	lt
 8001cca:	425b      	neglt	r3, r3
 8001ccc:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	dd3d      	ble.n	8001d50 <main+0x164>
			  if(activate_sys == 1){
 8001cd4:	4ba0      	ldr	r3, [pc, #640]	@ (8001f58 <main+0x36c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d12c      	bne.n	8001d36 <main+0x14a>
				  secd++;
 8001cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
				  time_index++;
 8001ce6:	4b9d      	ldr	r3, [pc, #628]	@ (8001f5c <main+0x370>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	3301      	adds	r3, #1
 8001cec:	4a9b      	ldr	r2, [pc, #620]	@ (8001f5c <main+0x370>)
 8001cee:	6013      	str	r3, [r2, #0]
				  if(secd>= 4999){
 8001cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cf4:	f241 3286 	movw	r2, #4998	@ 0x1386
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d914      	bls.n	8001d26 <main+0x13a>
					  secd = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
				     ix++;
 8001d02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d06:	3301      	adds	r3, #1
 8001d08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
				     if(ix>4){
 8001d0c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	dd08      	ble.n	8001d26 <main+0x13a>
				    	 activate_sys = 0;
 8001d14:	4b90      	ldr	r3, [pc, #576]	@ (8001f58 <main+0x36c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
				    	 ix = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
				    	 time_index = 0;
 8001d20:	4b8e      	ldr	r3, [pc, #568]	@ (8001f5c <main+0x370>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]

				     }

				  }
				  iq_h=ref_i[ix];
 8001d26:	4a8e      	ldr	r2, [pc, #568]	@ (8001f60 <main+0x374>)
 8001d28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a8c      	ldr	r2, [pc, #560]	@ (8001f64 <main+0x378>)
 8001d34:	6013      	str	r3, [r2, #0]
			  }
//
			//  FOC_UpdatePosition(iq_h);
			  updateEncoders();   		// encoder verilerini gncelle
 8001d36:	f7ff fc27 	bl	8001588 <updateEncoders>
			  FOC_UpdateLQR_Integral(iq_h);
 8001d3a:	4b8a      	ldr	r3, [pc, #552]	@ (8001f64 <main+0x378>)
 8001d3c:	edd3 7a00 	vldr	s15, [r3]
 8001d40:	eeb0 0a67 	vmov.f32	s0, s15
 8001d44:	f7ff fd24 	bl	8001790 <FOC_UpdateLQR_Integral>
//			  FOC_UpdateLQG_Integral(iq_h);
			  ProDelay=mnt;
 8001d48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001d4c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
		  }
		  if(abs(mnt-IMUDelay)>=10*999){ // 100 Hz Loob
 8001d50:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001d54:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	bfb8      	it	lt
 8001d5e:	425b      	neglt	r3, r3
 8001d60:	f242 7205 	movw	r2, #9989	@ 0x2705
 8001d64:	4293      	cmp	r3, r2
 8001d66:	f340 80d6 	ble.w	8001f16 <main+0x32a>
			  if(activate_sys == 1){
 8001d6a:	4b7b      	ldr	r3, [pc, #492]	@ (8001f58 <main+0x36c>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d15f      	bne.n	8001e32 <main+0x246>
				  sprintf(msg,"A %lu %.05f %.05f %.05f %.05f %.05f %.05f %.05f\r",time_index,ref_i[ix],theta_r,theta_r,dtheta_r,theta_b,dtheta_b,control_u);
 8001d72:	4b7a      	ldr	r3, [pc, #488]	@ (8001f5c <main+0x370>)
 8001d74:	681e      	ldr	r6, [r3, #0]
 8001d76:	4a7a      	ldr	r2, [pc, #488]	@ (8001f60 <main+0x374>)
 8001d78:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fbe0 	bl	8000548 <__aeabi_f2d>
 8001d88:	4680      	mov	r8, r0
 8001d8a:	4689      	mov	r9, r1
 8001d8c:	4b76      	ldr	r3, [pc, #472]	@ (8001f68 <main+0x37c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fbd9 	bl	8000548 <__aeabi_f2d>
 8001d96:	4682      	mov	sl, r0
 8001d98:	468b      	mov	fp, r1
 8001d9a:	4b73      	ldr	r3, [pc, #460]	@ (8001f68 <main+0x37c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fbd2 	bl	8000548 <__aeabi_f2d>
 8001da4:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001da8:	4b70      	ldr	r3, [pc, #448]	@ (8001f6c <main+0x380>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fbcb 	bl	8000548 <__aeabi_f2d>
 8001db2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001db6:	4b6e      	ldr	r3, [pc, #440]	@ (8001f70 <main+0x384>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe fbc4 	bl	8000548 <__aeabi_f2d>
 8001dc0:	e9c7 0100 	strd	r0, r1, [r7]
 8001dc4:	4b6b      	ldr	r3, [pc, #428]	@ (8001f74 <main+0x388>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbbd 	bl	8000548 <__aeabi_f2d>
 8001dce:	4604      	mov	r4, r0
 8001dd0:	460d      	mov	r5, r1
 8001dd2:	4b69      	ldr	r3, [pc, #420]	@ (8001f78 <main+0x38c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fbb6 	bl	8000548 <__aeabi_f2d>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	f107 0018 	add.w	r0, r7, #24
 8001de4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8001de8:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8001dec:	ed97 7b00 	vldr	d7, [r7]
 8001df0:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001df4:	ed97 7b02 	vldr	d7, [r7, #8]
 8001df8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001dfc:	ed97 7b04 	vldr	d7, [r7, #16]
 8001e00:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001e04:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001e08:	e9cd 8900 	strd	r8, r9, [sp]
 8001e0c:	4632      	mov	r2, r6
 8001e0e:	495b      	ldr	r1, [pc, #364]	@ (8001f7c <main+0x390>)
 8001e10:	f00a fc1a 	bl	800c648 <siprintf>
				  trcCDCTransmit((uint8_t *)msg, strlen(msg));
 8001e14:	f107 0318 	add.w	r3, r7, #24
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fa29 	bl	8000270 <strlen>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	f107 0318 	add.w	r3, r7, #24
 8001e24:	4611      	mov	r1, r2
 8001e26:	4618      	mov	r0, r3
 8001e28:	f009 fab8 	bl	800b39c <trcCDCTransmit>
				  stop_syst = 1;
 8001e2c:	4b54      	ldr	r3, [pc, #336]	@ (8001f80 <main+0x394>)
 8001e2e:	2201      	movs	r2, #1
 8001e30:	601a      	str	r2, [r3, #0]
			  }
			  if(activate_sys == 0 && stop_syst == 1){
 8001e32:	4b49      	ldr	r3, [pc, #292]	@ (8001f58 <main+0x36c>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d169      	bne.n	8001f0e <main+0x322>
 8001e3a:	4b51      	ldr	r3, [pc, #324]	@ (8001f80 <main+0x394>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d165      	bne.n	8001f0e <main+0x322>
				  sprintf(msg,"E %lu %.05f %.05f %.05f %.05f %.05f %.05f %.05f\r",time_index,ref_i[ix],theta_r, theta_r,dtheta_r,theta_b,dtheta_b,control_u);
 8001e42:	4b46      	ldr	r3, [pc, #280]	@ (8001f5c <main+0x370>)
 8001e44:	681e      	ldr	r6, [r3, #0]
 8001e46:	4a46      	ldr	r2, [pc, #280]	@ (8001f60 <main+0x374>)
 8001e48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fb78 	bl	8000548 <__aeabi_f2d>
 8001e58:	4680      	mov	r8, r0
 8001e5a:	4689      	mov	r9, r1
 8001e5c:	4b42      	ldr	r3, [pc, #264]	@ (8001f68 <main+0x37c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe fb71 	bl	8000548 <__aeabi_f2d>
 8001e66:	4682      	mov	sl, r0
 8001e68:	468b      	mov	fp, r1
 8001e6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f68 <main+0x37c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fb6a 	bl	8000548 <__aeabi_f2d>
 8001e74:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001e78:	4b3c      	ldr	r3, [pc, #240]	@ (8001f6c <main+0x380>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb63 	bl	8000548 <__aeabi_f2d>
 8001e82:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e86:	4b3a      	ldr	r3, [pc, #232]	@ (8001f70 <main+0x384>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fb5c 	bl	8000548 <__aeabi_f2d>
 8001e90:	e9c7 0100 	strd	r0, r1, [r7]
 8001e94:	4b37      	ldr	r3, [pc, #220]	@ (8001f74 <main+0x388>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fb55 	bl	8000548 <__aeabi_f2d>
 8001e9e:	4604      	mov	r4, r0
 8001ea0:	460d      	mov	r5, r1
 8001ea2:	4b35      	ldr	r3, [pc, #212]	@ (8001f78 <main+0x38c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fb4e 	bl	8000548 <__aeabi_f2d>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	f107 0018 	add.w	r0, r7, #24
 8001eb4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8001eb8:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8001ebc:	ed97 7b00 	vldr	d7, [r7]
 8001ec0:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001ec4:	ed97 7b02 	vldr	d7, [r7, #8]
 8001ec8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001ecc:	ed97 7b04 	vldr	d7, [r7, #16]
 8001ed0:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001ed4:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001ed8:	e9cd 8900 	strd	r8, r9, [sp]
 8001edc:	4632      	mov	r2, r6
 8001ede:	4929      	ldr	r1, [pc, #164]	@ (8001f84 <main+0x398>)
 8001ee0:	f00a fbb2 	bl	800c648 <siprintf>
				  trcCDCTransmit((uint8_t *)msg, strlen(msg));
 8001ee4:	f107 0318 	add.w	r3, r7, #24
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe f9c1 	bl	8000270 <strlen>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	f107 0318 	add.w	r3, r7, #24
 8001ef4:	4611      	mov	r1, r2
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f009 fa50 	bl	800b39c <trcCDCTransmit>
				  activate_sys = 0;
 8001efc:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <main+0x36c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	701a      	strb	r2, [r3, #0]
				  time_index = 0;
 8001f02:	4b16      	ldr	r3, [pc, #88]	@ (8001f5c <main+0x370>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
				  stop_syst = 0;
 8001f08:	4b1d      	ldr	r3, [pc, #116]	@ (8001f80 <main+0x394>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]

			  }
			  IMUDelay=mnt;
 8001f0e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001f12:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
		  }
		  if(abs(mnt-ProMsgDelay)>=9999*2) {// 20ms loop for command check, need for usb
 8001f16:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	bfb8      	it	lt
 8001f24:	425b      	neglt	r3, r3
 8001f26:	f644 621d 	movw	r2, #19997	@ 0x4e1d
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	f77f aec1 	ble.w	8001cb2 <main+0xc6>
			  ChechCMD();
 8001f30:	f7ff fe02 	bl	8001b38 <ChechCMD>

			  ProMsgDelay = mnt;
 8001f34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001f38:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	  	  mnt=__HAL_TIM_GET_COUNTER(&htim5); // tim5 is set 1 micro second
 8001f3c:	e6b9      	b.n	8001cb2 <main+0xc6>
 8001f3e:	bf00      	nop
 8001f40:	20000b2e 	.word	0x20000b2e
 8001f44:	3e99999a 	.word	0x3e99999a
 8001f48:	40020400 	.word	0x40020400
 8001f4c:	20000cd8 	.word	0x20000cd8
 8001f50:	20000df8 	.word	0x20000df8
 8001f54:	20000db0 	.word	0x20000db0
 8001f58:	20000bc1 	.word	0x20000bc1
 8001f5c:	20000e44 	.word	0x20000e44
 8001f60:	20000034 	.word	0x20000034
 8001f64:	20000030 	.word	0x20000030
 8001f68:	20000b54 	.word	0x20000b54
 8001f6c:	20000b5c 	.word	0x20000b5c
 8001f70:	20000b50 	.word	0x20000b50
 8001f74:	20000b58 	.word	0x20000b58
 8001f78:	20000b3c 	.word	0x20000b3c
 8001f7c:	0800f5a8 	.word	0x0800f5a8
 8001f80:	20000e40 	.word	0x20000e40
 8001f84:	0800f5dc 	.word	0x0800f5dc

08001f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b094      	sub	sp, #80	@ 0x50
 8001f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f8e:	f107 0320 	add.w	r3, r7, #32
 8001f92:	2230      	movs	r2, #48	@ 0x30
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f00a fbb9 	bl	800c70e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f9c:	f107 030c 	add.w	r3, r7, #12
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fac:	2300      	movs	r3, #0
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <SystemClock_Config+0xcc>)
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	4a27      	ldr	r2, [pc, #156]	@ (8002054 <SystemClock_Config+0xcc>)
 8001fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fbc:	4b25      	ldr	r3, [pc, #148]	@ (8002054 <SystemClock_Config+0xcc>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fc8:	2300      	movs	r3, #0
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	4b22      	ldr	r3, [pc, #136]	@ (8002058 <SystemClock_Config+0xd0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a21      	ldr	r2, [pc, #132]	@ (8002058 <SystemClock_Config+0xd0>)
 8001fd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fd6:	6013      	str	r3, [r2, #0]
 8001fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002058 <SystemClock_Config+0xd0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fe8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ff2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001ff8:	2319      	movs	r3, #25
 8001ffa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ffc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002000:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002002:	2302      	movs	r3, #2
 8002004:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002006:	2307      	movs	r3, #7
 8002008:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800200a:	f107 0320 	add.w	r3, r7, #32
 800200e:	4618      	mov	r0, r3
 8002010:	f003 fe82 	bl	8005d18 <HAL_RCC_OscConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800201a:	f000 fb81 	bl	8002720 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800201e:	230f      	movs	r3, #15
 8002020:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002022:	2302      	movs	r3, #2
 8002024:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800202a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800202e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002030:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002034:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	2105      	movs	r1, #5
 800203c:	4618      	mov	r0, r3
 800203e:	f004 f8e3 	bl	8006208 <HAL_RCC_ClockConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002048:	f000 fb6a 	bl	8002720 <Error_Handler>
  }
}
 800204c:	bf00      	nop
 800204e:	3750      	adds	r7, #80	@ 0x50
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40023800 	.word	0x40023800
 8002058:	40007000 	.word	0x40007000

0800205c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002062:	463b      	mov	r3, r7
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800206e:	4b3e      	ldr	r3, [pc, #248]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002070:	4a3e      	ldr	r2, [pc, #248]	@ (800216c <MX_ADC1_Init+0x110>)
 8002072:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002074:	4b3c      	ldr	r3, [pc, #240]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002076:	2200      	movs	r2, #0
 8002078:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800207a:	4b3b      	ldr	r3, [pc, #236]	@ (8002168 <MX_ADC1_Init+0x10c>)
 800207c:	2200      	movs	r2, #0
 800207e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002080:	4b39      	ldr	r3, [pc, #228]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002082:	2201      	movs	r2, #1
 8002084:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002086:	4b38      	ldr	r3, [pc, #224]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002088:	2200      	movs	r2, #0
 800208a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800208c:	4b36      	ldr	r3, [pc, #216]	@ (8002168 <MX_ADC1_Init+0x10c>)
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002094:	4b34      	ldr	r3, [pc, #208]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800209a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800209c:	4b32      	ldr	r3, [pc, #200]	@ (8002168 <MX_ADC1_Init+0x10c>)
 800209e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80020a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020a4:	4b30      	ldr	r3, [pc, #192]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 80020aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020ac:	2205      	movs	r2, #5
 80020ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80020b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80020b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020be:	482a      	ldr	r0, [pc, #168]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020c0:	f000 ff60 	bl	8002f84 <HAL_ADC_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80020ca:	f000 fb29 	bl	8002720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80020ce:	230a      	movs	r3, #10
 80020d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80020d2:	2301      	movs	r3, #1
 80020d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80020d6:	2302      	movs	r3, #2
 80020d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020da:	463b      	mov	r3, r7
 80020dc:	4619      	mov	r1, r3
 80020de:	4822      	ldr	r0, [pc, #136]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020e0:	f001 f9d2 	bl	8003488 <HAL_ADC_ConfigChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80020ea:	f000 fb19 	bl	8002720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80020ee:	230b      	movs	r3, #11
 80020f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80020f2:	2302      	movs	r3, #2
 80020f4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f6:	463b      	mov	r3, r7
 80020f8:	4619      	mov	r1, r3
 80020fa:	481b      	ldr	r0, [pc, #108]	@ (8002168 <MX_ADC1_Init+0x10c>)
 80020fc:	f001 f9c4 	bl	8003488 <HAL_ADC_ConfigChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8002106:	f000 fb0b 	bl	8002720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800210a:	230c      	movs	r3, #12
 800210c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800210e:	2303      	movs	r3, #3
 8002110:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002112:	463b      	mov	r3, r7
 8002114:	4619      	mov	r1, r3
 8002116:	4814      	ldr	r0, [pc, #80]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002118:	f001 f9b6 	bl	8003488 <HAL_ADC_ConfigChannel>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8002122:	f000 fafd 	bl	8002720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002126:	230d      	movs	r3, #13
 8002128:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800212a:	2304      	movs	r3, #4
 800212c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800212e:	463b      	mov	r3, r7
 8002130:	4619      	mov	r1, r3
 8002132:	480d      	ldr	r0, [pc, #52]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002134:	f001 f9a8 	bl	8003488 <HAL_ADC_ConfigChannel>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800213e:	f000 faef 	bl	8002720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8002142:	230e      	movs	r3, #14
 8002144:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002146:	2305      	movs	r3, #5
 8002148:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800214a:	463b      	mov	r3, r7
 800214c:	4619      	mov	r1, r3
 800214e:	4806      	ldr	r0, [pc, #24]	@ (8002168 <MX_ADC1_Init+0x10c>)
 8002150:	f001 f99a 	bl	8003488 <HAL_ADC_ConfigChannel>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800215a:	f000 fae1 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800215e:	bf00      	nop
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000bc4 	.word	0x20000bc4
 800216c:	40012000 	.word	0x40012000

08002170 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002176:	463b      	mov	r3, r7
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800217e:	4b14      	ldr	r3, [pc, #80]	@ (80021d0 <MX_DAC_Init+0x60>)
 8002180:	4a14      	ldr	r2, [pc, #80]	@ (80021d4 <MX_DAC_Init+0x64>)
 8002182:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002184:	4812      	ldr	r0, [pc, #72]	@ (80021d0 <MX_DAC_Init+0x60>)
 8002186:	f001 fd3a 	bl	8003bfe <HAL_DAC_Init>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002190:	f000 fac6 	bl	8002720 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002194:	2300      	movs	r3, #0
 8002196:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002198:	2300      	movs	r3, #0
 800219a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800219c:	463b      	mov	r3, r7
 800219e:	2200      	movs	r2, #0
 80021a0:	4619      	mov	r1, r3
 80021a2:	480b      	ldr	r0, [pc, #44]	@ (80021d0 <MX_DAC_Init+0x60>)
 80021a4:	f001 fdce 	bl	8003d44 <HAL_DAC_ConfigChannel>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80021ae:	f000 fab7 	bl	8002720 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80021b2:	463b      	mov	r3, r7
 80021b4:	2210      	movs	r2, #16
 80021b6:	4619      	mov	r1, r3
 80021b8:	4805      	ldr	r0, [pc, #20]	@ (80021d0 <MX_DAC_Init+0x60>)
 80021ba:	f001 fdc3 	bl	8003d44 <HAL_DAC_ConfigChannel>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80021c4:	f000 faac 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000c6c 	.word	0x20000c6c
 80021d4:	40007400 	.word	0x40007400

080021d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80021dc:	4b17      	ldr	r3, [pc, #92]	@ (800223c <MX_SPI2_Init+0x64>)
 80021de:	4a18      	ldr	r2, [pc, #96]	@ (8002240 <MX_SPI2_Init+0x68>)
 80021e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80021e2:	4b16      	ldr	r3, [pc, #88]	@ (800223c <MX_SPI2_Init+0x64>)
 80021e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80021ea:	4b14      	ldr	r3, [pc, #80]	@ (800223c <MX_SPI2_Init+0x64>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_SPI2_Init+0x64>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_SPI2_Init+0x64>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_SPI2_Init+0x64>)
 80021fe:	2201      	movs	r2, #1
 8002200:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_SPI2_Init+0x64>)
 8002204:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002208:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_SPI2_Init+0x64>)
 800220c:	2210      	movs	r2, #16
 800220e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <MX_SPI2_Init+0x64>)
 8002212:	2200      	movs	r2, #0
 8002214:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_SPI2_Init+0x64>)
 8002218:	2200      	movs	r2, #0
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <MX_SPI2_Init+0x64>)
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_SPI2_Init+0x64>)
 8002224:	220a      	movs	r2, #10
 8002226:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_SPI2_Init+0x64>)
 800222a:	f004 f9a5 	bl	8006578 <HAL_SPI_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002234:	f000 fa74 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20000c80 	.word	0x20000c80
 8002240:	40003800 	.word	0x40003800

08002244 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	@ 0x30
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800224a:	f107 030c 	add.w	r3, r7, #12
 800224e:	2224      	movs	r2, #36	@ 0x24
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f00a fa5b 	bl	800c70e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002258:	1d3b      	adds	r3, r7, #4
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002260:	4b22      	ldr	r3, [pc, #136]	@ (80022ec <MX_TIM1_Init+0xa8>)
 8002262:	4a23      	ldr	r2, [pc, #140]	@ (80022f0 <MX_TIM1_Init+0xac>)
 8002264:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002266:	4b21      	ldr	r3, [pc, #132]	@ (80022ec <MX_TIM1_Init+0xa8>)
 8002268:	2200      	movs	r2, #0
 800226a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226c:	4b1f      	ldr	r3, [pc, #124]	@ (80022ec <MX_TIM1_Init+0xa8>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3999;
 8002272:	4b1e      	ldr	r3, [pc, #120]	@ (80022ec <MX_TIM1_Init+0xa8>)
 8002274:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8002278:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800227a:	4b1c      	ldr	r3, [pc, #112]	@ (80022ec <MX_TIM1_Init+0xa8>)
 800227c:	2200      	movs	r2, #0
 800227e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002280:	4b1a      	ldr	r3, [pc, #104]	@ (80022ec <MX_TIM1_Init+0xa8>)
 8002282:	2200      	movs	r2, #0
 8002284:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002286:	4b19      	ldr	r3, [pc, #100]	@ (80022ec <MX_TIM1_Init+0xa8>)
 8002288:	2200      	movs	r2, #0
 800228a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800228c:	2303      	movs	r3, #3
 800228e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002290:	2300      	movs	r3, #0
 8002292:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002294:	2301      	movs	r3, #1
 8002296:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002298:	2300      	movs	r3, #0
 800229a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800229c:	230f      	movs	r3, #15
 800229e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022a0:	2300      	movs	r3, #0
 80022a2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022a4:	2301      	movs	r3, #1
 80022a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 80022ac:	230f      	movs	r3, #15
 80022ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	4619      	mov	r1, r3
 80022b6:	480d      	ldr	r0, [pc, #52]	@ (80022ec <MX_TIM1_Init+0xa8>)
 80022b8:	f004 fc30 	bl	8006b1c <HAL_TIM_Encoder_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80022c2:	f000 fa2d 	bl	8002720 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022c6:	2300      	movs	r3, #0
 80022c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	4619      	mov	r1, r3
 80022d2:	4806      	ldr	r0, [pc, #24]	@ (80022ec <MX_TIM1_Init+0xa8>)
 80022d4:	f005 fb1e 	bl	8007914 <HAL_TIMEx_MasterConfigSynchronization>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80022de:	f000 fa1f 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80022e2:	bf00      	nop
 80022e4:	3730      	adds	r7, #48	@ 0x30
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000cd8 	.word	0x20000cd8
 80022f0:	40010000 	.word	0x40010000

080022f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08e      	sub	sp, #56	@ 0x38
 80022f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002308:	f107 0320 	add.w	r3, r7, #32
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
 8002320:	615a      	str	r2, [r3, #20]
 8002322:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002324:	4b3d      	ldr	r3, [pc, #244]	@ (800241c <MX_TIM2_Init+0x128>)
 8002326:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800232a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800232c:	4b3b      	ldr	r3, [pc, #236]	@ (800241c <MX_TIM2_Init+0x128>)
 800232e:	2200      	movs	r2, #0
 8002330:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002332:	4b3a      	ldr	r3, [pc, #232]	@ (800241c <MX_TIM2_Init+0x128>)
 8002334:	2220      	movs	r2, #32
 8002336:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2099;
 8002338:	4b38      	ldr	r3, [pc, #224]	@ (800241c <MX_TIM2_Init+0x128>)
 800233a:	f640 0233 	movw	r2, #2099	@ 0x833
 800233e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002340:	4b36      	ldr	r3, [pc, #216]	@ (800241c <MX_TIM2_Init+0x128>)
 8002342:	2200      	movs	r2, #0
 8002344:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002346:	4b35      	ldr	r3, [pc, #212]	@ (800241c <MX_TIM2_Init+0x128>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800234c:	4833      	ldr	r0, [pc, #204]	@ (800241c <MX_TIM2_Init+0x128>)
 800234e:	f004 f99c 	bl	800668a <HAL_TIM_Base_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002358:	f000 f9e2 	bl	8002720 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800235c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002360:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002362:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002366:	4619      	mov	r1, r3
 8002368:	482c      	ldr	r0, [pc, #176]	@ (800241c <MX_TIM2_Init+0x128>)
 800236a:	f004 febd 	bl	80070e8 <HAL_TIM_ConfigClockSource>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002374:	f000 f9d4 	bl	8002720 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002378:	4828      	ldr	r0, [pc, #160]	@ (800241c <MX_TIM2_Init+0x128>)
 800237a:	f004 faad 	bl	80068d8 <HAL_TIM_PWM_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002384:	f000 f9cc 	bl	8002720 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002388:	2300      	movs	r3, #0
 800238a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238c:	2300      	movs	r3, #0
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002390:	f107 0320 	add.w	r3, r7, #32
 8002394:	4619      	mov	r1, r3
 8002396:	4821      	ldr	r0, [pc, #132]	@ (800241c <MX_TIM2_Init+0x128>)
 8002398:	f005 fabc 	bl	8007914 <HAL_TIMEx_MasterConfigSynchronization>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80023a2:	f000 f9bd 	bl	8002720 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023a6:	2360      	movs	r3, #96	@ 0x60
 80023a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ae:	2300      	movs	r3, #0
 80023b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	2200      	movs	r2, #0
 80023ba:	4619      	mov	r1, r3
 80023bc:	4817      	ldr	r0, [pc, #92]	@ (800241c <MX_TIM2_Init+0x128>)
 80023be:	f004 fdd1 	bl	8006f64 <HAL_TIM_PWM_ConfigChannel>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80023c8:	f000 f9aa 	bl	8002720 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023cc:	1d3b      	adds	r3, r7, #4
 80023ce:	2204      	movs	r2, #4
 80023d0:	4619      	mov	r1, r3
 80023d2:	4812      	ldr	r0, [pc, #72]	@ (800241c <MX_TIM2_Init+0x128>)
 80023d4:	f004 fdc6 	bl	8006f64 <HAL_TIM_PWM_ConfigChannel>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80023de:	f000 f99f 	bl	8002720 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	2208      	movs	r2, #8
 80023e6:	4619      	mov	r1, r3
 80023e8:	480c      	ldr	r0, [pc, #48]	@ (800241c <MX_TIM2_Init+0x128>)
 80023ea:	f004 fdbb 	bl	8006f64 <HAL_TIM_PWM_ConfigChannel>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80023f4:	f000 f994 	bl	8002720 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023f8:	1d3b      	adds	r3, r7, #4
 80023fa:	220c      	movs	r2, #12
 80023fc:	4619      	mov	r1, r3
 80023fe:	4807      	ldr	r0, [pc, #28]	@ (800241c <MX_TIM2_Init+0x128>)
 8002400:	f004 fdb0 	bl	8006f64 <HAL_TIM_PWM_ConfigChannel>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800240a:	f000 f989 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800240e:	4803      	ldr	r0, [pc, #12]	@ (800241c <MX_TIM2_Init+0x128>)
 8002410:	f000 fb90 	bl	8002b34 <HAL_TIM_MspPostInit>

}
 8002414:	bf00      	nop
 8002416:	3738      	adds	r7, #56	@ 0x38
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20000d20 	.word	0x20000d20

08002420 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002426:	f107 0308 	add.w	r3, r7, #8
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002434:	463b      	mov	r3, r7
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800243c:	4b1c      	ldr	r3, [pc, #112]	@ (80024b0 <MX_TIM3_Init+0x90>)
 800243e:	4a1d      	ldr	r2, [pc, #116]	@ (80024b4 <MX_TIM3_Init+0x94>)
 8002440:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8002442:	4b1b      	ldr	r3, [pc, #108]	@ (80024b0 <MX_TIM3_Init+0x90>)
 8002444:	2253      	movs	r2, #83	@ 0x53
 8002446:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002448:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <MX_TIM3_Init+0x90>)
 800244a:	2200      	movs	r2, #0
 800244c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800244e:	4b18      	ldr	r3, [pc, #96]	@ (80024b0 <MX_TIM3_Init+0x90>)
 8002450:	2263      	movs	r2, #99	@ 0x63
 8002452:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002454:	4b16      	ldr	r3, [pc, #88]	@ (80024b0 <MX_TIM3_Init+0x90>)
 8002456:	2200      	movs	r2, #0
 8002458:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800245a:	4b15      	ldr	r3, [pc, #84]	@ (80024b0 <MX_TIM3_Init+0x90>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002460:	4813      	ldr	r0, [pc, #76]	@ (80024b0 <MX_TIM3_Init+0x90>)
 8002462:	f004 f912 	bl	800668a <HAL_TIM_Base_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 800246c:	f000 f958 	bl	8002720 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002470:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002474:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002476:	f107 0308 	add.w	r3, r7, #8
 800247a:	4619      	mov	r1, r3
 800247c:	480c      	ldr	r0, [pc, #48]	@ (80024b0 <MX_TIM3_Init+0x90>)
 800247e:	f004 fe33 	bl	80070e8 <HAL_TIM_ConfigClockSource>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8002488:	f000 f94a 	bl	8002720 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800248c:	2320      	movs	r3, #32
 800248e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002490:	2300      	movs	r3, #0
 8002492:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002494:	463b      	mov	r3, r7
 8002496:	4619      	mov	r1, r3
 8002498:	4805      	ldr	r0, [pc, #20]	@ (80024b0 <MX_TIM3_Init+0x90>)
 800249a:	f005 fa3b 	bl	8007914 <HAL_TIMEx_MasterConfigSynchronization>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80024a4:	f000 f93c 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80024a8:	bf00      	nop
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000d68 	.word	0x20000d68
 80024b4:	40000400 	.word	0x40000400

080024b8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024be:	f107 0308 	add.w	r3, r7, #8
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]
 80024c8:	609a      	str	r2, [r3, #8]
 80024ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024cc:	463b      	mov	r3, r7
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80024d4:	4b1d      	ldr	r3, [pc, #116]	@ (800254c <MX_TIM5_Init+0x94>)
 80024d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002550 <MX_TIM5_Init+0x98>)
 80024d8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80024da:	4b1c      	ldr	r3, [pc, #112]	@ (800254c <MX_TIM5_Init+0x94>)
 80024dc:	2253      	movs	r2, #83	@ 0x53
 80024de:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e0:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <MX_TIM5_Init+0x94>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80024e6:	4b19      	ldr	r3, [pc, #100]	@ (800254c <MX_TIM5_Init+0x94>)
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ee:	4b17      	ldr	r3, [pc, #92]	@ (800254c <MX_TIM5_Init+0x94>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024f4:	4b15      	ldr	r3, [pc, #84]	@ (800254c <MX_TIM5_Init+0x94>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80024fa:	4814      	ldr	r0, [pc, #80]	@ (800254c <MX_TIM5_Init+0x94>)
 80024fc:	f004 f8c5 	bl	800668a <HAL_TIM_Base_Init>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002506:	f000 f90b 	bl	8002720 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800250a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800250e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002510:	f107 0308 	add.w	r3, r7, #8
 8002514:	4619      	mov	r1, r3
 8002516:	480d      	ldr	r0, [pc, #52]	@ (800254c <MX_TIM5_Init+0x94>)
 8002518:	f004 fde6 	bl	80070e8 <HAL_TIM_ConfigClockSource>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002522:	f000 f8fd 	bl	8002720 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800252a:	2300      	movs	r3, #0
 800252c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800252e:	463b      	mov	r3, r7
 8002530:	4619      	mov	r1, r3
 8002532:	4806      	ldr	r0, [pc, #24]	@ (800254c <MX_TIM5_Init+0x94>)
 8002534:	f005 f9ee 	bl	8007914 <HAL_TIMEx_MasterConfigSynchronization>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800253e:	f000 f8ef 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000db0 	.word	0x20000db0
 8002550:	40000c00 	.word	0x40000c00

08002554 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08c      	sub	sp, #48	@ 0x30
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800255a:	f107 030c 	add.w	r3, r7, #12
 800255e:	2224      	movs	r2, #36	@ 0x24
 8002560:	2100      	movs	r1, #0
 8002562:	4618      	mov	r0, r3
 8002564:	f00a f8d3 	bl	800c70e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002570:	4b22      	ldr	r3, [pc, #136]	@ (80025fc <MX_TIM8_Init+0xa8>)
 8002572:	4a23      	ldr	r2, [pc, #140]	@ (8002600 <MX_TIM8_Init+0xac>)
 8002574:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002576:	4b21      	ldr	r3, [pc, #132]	@ (80025fc <MX_TIM8_Init+0xa8>)
 8002578:	2200      	movs	r2, #0
 800257a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257c:	4b1f      	ldr	r3, [pc, #124]	@ (80025fc <MX_TIM8_Init+0xa8>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 3999;
 8002582:	4b1e      	ldr	r3, [pc, #120]	@ (80025fc <MX_TIM8_Init+0xa8>)
 8002584:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8002588:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800258a:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <MX_TIM8_Init+0xa8>)
 800258c:	2200      	movs	r2, #0
 800258e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002590:	4b1a      	ldr	r3, [pc, #104]	@ (80025fc <MX_TIM8_Init+0xa8>)
 8002592:	2200      	movs	r2, #0
 8002594:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002596:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <MX_TIM8_Init+0xa8>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800259c:	2303      	movs	r3, #3
 800259e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80025a0:	2302      	movs	r3, #2
 80025a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025a4:	2301      	movs	r3, #1
 80025a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80025ac:	230f      	movs	r3, #15
 80025ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025b4:	2301      	movs	r3, #1
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 80025bc:	230f      	movs	r3, #15
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80025c0:	f107 030c 	add.w	r3, r7, #12
 80025c4:	4619      	mov	r1, r3
 80025c6:	480d      	ldr	r0, [pc, #52]	@ (80025fc <MX_TIM8_Init+0xa8>)
 80025c8:	f004 faa8 	bl	8006b1c <HAL_TIM_Encoder_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80025d2:	f000 f8a5 	bl	8002720 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d6:	2300      	movs	r3, #0
 80025d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025da:	2300      	movs	r3, #0
 80025dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80025de:	1d3b      	adds	r3, r7, #4
 80025e0:	4619      	mov	r1, r3
 80025e2:	4806      	ldr	r0, [pc, #24]	@ (80025fc <MX_TIM8_Init+0xa8>)
 80025e4:	f005 f996 	bl	8007914 <HAL_TIMEx_MasterConfigSynchronization>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80025ee:	f000 f897 	bl	8002720 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80025f2:	bf00      	nop
 80025f4:	3730      	adds	r7, #48	@ 0x30
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000df8 	.word	0x20000df8
 8002600:	40010400 	.word	0x40010400

08002604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	607b      	str	r3, [r7, #4]
 800260e:	4b0c      	ldr	r3, [pc, #48]	@ (8002640 <MX_DMA_Init+0x3c>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	4a0b      	ldr	r2, [pc, #44]	@ (8002640 <MX_DMA_Init+0x3c>)
 8002614:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002618:	6313      	str	r3, [r2, #48]	@ 0x30
 800261a:	4b09      	ldr	r3, [pc, #36]	@ (8002640 <MX_DMA_Init+0x3c>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002622:	607b      	str	r3, [r7, #4]
 8002624:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002626:	2200      	movs	r2, #0
 8002628:	2100      	movs	r1, #0
 800262a:	2038      	movs	r0, #56	@ 0x38
 800262c:	f001 fab1 	bl	8003b92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002630:	2038      	movs	r0, #56	@ 0x38
 8002632:	f001 faca 	bl	8003bca <HAL_NVIC_EnableIRQ>

}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800

08002644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	@ 0x28
 8002648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	4b2e      	ldr	r3, [pc, #184]	@ (8002718 <MX_GPIO_Init+0xd4>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	4a2d      	ldr	r2, [pc, #180]	@ (8002718 <MX_GPIO_Init+0xd4>)
 8002664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002668:	6313      	str	r3, [r2, #48]	@ 0x30
 800266a:	4b2b      	ldr	r3, [pc, #172]	@ (8002718 <MX_GPIO_Init+0xd4>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	4b27      	ldr	r3, [pc, #156]	@ (8002718 <MX_GPIO_Init+0xd4>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	4a26      	ldr	r2, [pc, #152]	@ (8002718 <MX_GPIO_Init+0xd4>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6313      	str	r3, [r2, #48]	@ 0x30
 8002686:	4b24      	ldr	r3, [pc, #144]	@ (8002718 <MX_GPIO_Init+0xd4>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	4b20      	ldr	r3, [pc, #128]	@ (8002718 <MX_GPIO_Init+0xd4>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269a:	4a1f      	ldr	r2, [pc, #124]	@ (8002718 <MX_GPIO_Init+0xd4>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002718 <MX_GPIO_Init+0xd4>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	607b      	str	r3, [r7, #4]
 80026b2:	4b19      	ldr	r3, [pc, #100]	@ (8002718 <MX_GPIO_Init+0xd4>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	4a18      	ldr	r2, [pc, #96]	@ (8002718 <MX_GPIO_Init+0xd4>)
 80026b8:	f043 0302 	orr.w	r3, r3, #2
 80026bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026be:	4b16      	ldr	r3, [pc, #88]	@ (8002718 <MX_GPIO_Init+0xd4>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	607b      	str	r3, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6
 80026ca:	2200      	movs	r2, #0
 80026cc:	f240 31cb 	movw	r1, #971	@ 0x3cb
 80026d0:	4812      	ldr	r0, [pc, #72]	@ (800271c <MX_GPIO_Init+0xd8>)
 80026d2:	f002 f8b5 	bl	8004840 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB0 PB1 PB3 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6
 80026d6:	f240 33cb 	movw	r3, #971	@ 0x3cb
 80026da:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026dc:	2301      	movs	r3, #1
 80026de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e4:	2300      	movs	r3, #0
 80026e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	4619      	mov	r1, r3
 80026ee:	480b      	ldr	r0, [pc, #44]	@ (800271c <MX_GPIO_Init+0xd8>)
 80026f0:	f001 fef2 	bl	80044d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 80026f4:	f241 0304 	movw	r3, #4100	@ 0x1004
 80026f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002702:	f107 0314 	add.w	r3, r7, #20
 8002706:	4619      	mov	r1, r3
 8002708:	4804      	ldr	r0, [pc, #16]	@ (800271c <MX_GPIO_Init+0xd8>)
 800270a:	f001 fee5 	bl	80044d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800270e:	bf00      	nop
 8002710:	3728      	adds	r7, #40	@ 0x28
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40023800 	.word	0x40023800
 800271c:	40020400 	.word	0x40020400

08002720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002724:	b672      	cpsid	i
}
 8002726:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002728:	bf00      	nop
 800272a:	e7fd      	b.n	8002728 <Error_Handler+0x8>

0800272c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	607b      	str	r3, [r7, #4]
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <HAL_MspInit+0x4c>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273a:	4a0f      	ldr	r2, [pc, #60]	@ (8002778 <HAL_MspInit+0x4c>)
 800273c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002740:	6453      	str	r3, [r2, #68]	@ 0x44
 8002742:	4b0d      	ldr	r3, [pc, #52]	@ (8002778 <HAL_MspInit+0x4c>)
 8002744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002746:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800274a:	607b      	str	r3, [r7, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	603b      	str	r3, [r7, #0]
 8002752:	4b09      	ldr	r3, [pc, #36]	@ (8002778 <HAL_MspInit+0x4c>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	4a08      	ldr	r2, [pc, #32]	@ (8002778 <HAL_MspInit+0x4c>)
 8002758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800275c:	6413      	str	r3, [r2, #64]	@ 0x40
 800275e:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <HAL_MspInit+0x4c>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002766:	603b      	str	r3, [r7, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800

0800277c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	@ 0x28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a33      	ldr	r2, [pc, #204]	@ (8002868 <HAL_ADC_MspInit+0xec>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d15f      	bne.n	800285e <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	4b32      	ldr	r3, [pc, #200]	@ (800286c <HAL_ADC_MspInit+0xf0>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	4a31      	ldr	r2, [pc, #196]	@ (800286c <HAL_ADC_MspInit+0xf0>)
 80027a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ae:	4b2f      	ldr	r3, [pc, #188]	@ (800286c <HAL_ADC_MspInit+0xf0>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b2b      	ldr	r3, [pc, #172]	@ (800286c <HAL_ADC_MspInit+0xf0>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	4a2a      	ldr	r2, [pc, #168]	@ (800286c <HAL_ADC_MspInit+0xf0>)
 80027c4:	f043 0304 	orr.w	r3, r3, #4
 80027c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ca:	4b28      	ldr	r3, [pc, #160]	@ (800286c <HAL_ADC_MspInit+0xf0>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80027d6:	231f      	movs	r3, #31
 80027d8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027da:	2303      	movs	r3, #3
 80027dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027e2:	f107 0314 	add.w	r3, r7, #20
 80027e6:	4619      	mov	r1, r3
 80027e8:	4821      	ldr	r0, [pc, #132]	@ (8002870 <HAL_ADC_MspInit+0xf4>)
 80027ea:	f001 fe75 	bl	80044d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80027ee:	4b21      	ldr	r3, [pc, #132]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 80027f0:	4a21      	ldr	r2, [pc, #132]	@ (8002878 <HAL_ADC_MspInit+0xfc>)
 80027f2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80027f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002800:	4b1c      	ldr	r3, [pc, #112]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002802:	2200      	movs	r2, #0
 8002804:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002806:	4b1b      	ldr	r3, [pc, #108]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002808:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800280c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800280e:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002810:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002814:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002816:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002818:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800281c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800281e:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002820:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002824:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002826:	4b13      	ldr	r3, [pc, #76]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002828:	2200      	movs	r2, #0
 800282a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800282c:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 800282e:	2200      	movs	r2, #0
 8002830:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002832:	4810      	ldr	r0, [pc, #64]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002834:	f001 fae0 	bl	8003df8 <HAL_DMA_Init>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800283e:	f7ff ff6f 	bl	8002720 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a0b      	ldr	r2, [pc, #44]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 8002846:	639a      	str	r2, [r3, #56]	@ 0x38
 8002848:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <HAL_ADC_MspInit+0xf8>)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800284e:	2200      	movs	r2, #0
 8002850:	2100      	movs	r1, #0
 8002852:	2012      	movs	r0, #18
 8002854:	f001 f99d 	bl	8003b92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002858:	2012      	movs	r0, #18
 800285a:	f001 f9b6 	bl	8003bca <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800285e:	bf00      	nop
 8002860:	3728      	adds	r7, #40	@ 0x28
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40012000 	.word	0x40012000
 800286c:	40023800 	.word	0x40023800
 8002870:	40020800 	.word	0x40020800
 8002874:	20000c0c 	.word	0x20000c0c
 8002878:	40026410 	.word	0x40026410

0800287c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08a      	sub	sp, #40	@ 0x28
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002884:	f107 0314 	add.w	r3, r7, #20
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
 8002892:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a17      	ldr	r2, [pc, #92]	@ (80028f8 <HAL_DAC_MspInit+0x7c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d127      	bne.n	80028ee <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	4b16      	ldr	r3, [pc, #88]	@ (80028fc <HAL_DAC_MspInit+0x80>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	4a15      	ldr	r2, [pc, #84]	@ (80028fc <HAL_DAC_MspInit+0x80>)
 80028a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80028ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ae:	4b13      	ldr	r3, [pc, #76]	@ (80028fc <HAL_DAC_MspInit+0x80>)
 80028b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <HAL_DAC_MspInit+0x80>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	4a0e      	ldr	r2, [pc, #56]	@ (80028fc <HAL_DAC_MspInit+0x80>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ca:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <HAL_DAC_MspInit+0x80>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80028d6:	2330      	movs	r3, #48	@ 0x30
 80028d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028da:	2303      	movs	r3, #3
 80028dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	f107 0314 	add.w	r3, r7, #20
 80028e6:	4619      	mov	r1, r3
 80028e8:	4805      	ldr	r0, [pc, #20]	@ (8002900 <HAL_DAC_MspInit+0x84>)
 80028ea:	f001 fdf5 	bl	80044d8 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80028ee:	bf00      	nop
 80028f0:	3728      	adds	r7, #40	@ 0x28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40007400 	.word	0x40007400
 80028fc:	40023800 	.word	0x40023800
 8002900:	40020000 	.word	0x40020000

08002904 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	@ 0x28
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	f107 0314 	add.w	r3, r7, #20
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a19      	ldr	r2, [pc, #100]	@ (8002988 <HAL_SPI_MspInit+0x84>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d12c      	bne.n	8002980 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	4b18      	ldr	r3, [pc, #96]	@ (800298c <HAL_SPI_MspInit+0x88>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	4a17      	ldr	r2, [pc, #92]	@ (800298c <HAL_SPI_MspInit+0x88>)
 8002930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002934:	6413      	str	r3, [r2, #64]	@ 0x40
 8002936:	4b15      	ldr	r3, [pc, #84]	@ (800298c <HAL_SPI_MspInit+0x88>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	4b11      	ldr	r3, [pc, #68]	@ (800298c <HAL_SPI_MspInit+0x88>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a10      	ldr	r2, [pc, #64]	@ (800298c <HAL_SPI_MspInit+0x88>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b0e      	ldr	r3, [pc, #56]	@ (800298c <HAL_SPI_MspInit+0x88>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800295e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002964:	2302      	movs	r3, #2
 8002966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296c:	2303      	movs	r3, #3
 800296e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002970:	2305      	movs	r3, #5
 8002972:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002974:	f107 0314 	add.w	r3, r7, #20
 8002978:	4619      	mov	r1, r3
 800297a:	4805      	ldr	r0, [pc, #20]	@ (8002990 <HAL_SPI_MspInit+0x8c>)
 800297c:	f001 fdac 	bl	80044d8 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002980:	bf00      	nop
 8002982:	3728      	adds	r7, #40	@ 0x28
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40003800 	.word	0x40003800
 800298c:	40023800 	.word	0x40023800
 8002990:	40020400 	.word	0x40020400

08002994 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b08c      	sub	sp, #48	@ 0x30
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 031c 	add.w	r3, r7, #28
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a32      	ldr	r2, [pc, #200]	@ (8002a7c <HAL_TIM_Encoder_MspInit+0xe8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d12d      	bne.n	8002a12 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
 80029ba:	4b31      	ldr	r3, [pc, #196]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029be:	4a30      	ldr	r2, [pc, #192]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 80029c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	61bb      	str	r3, [r7, #24]
 80029d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
 80029d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	4a29      	ldr	r2, [pc, #164]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e2:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	617b      	str	r3, [r7, #20]
 80029ec:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f4:	2302      	movs	r3, #2
 80029f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fc:	2300      	movs	r3, #0
 80029fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002a00:	2301      	movs	r3, #1
 8002a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a04:	f107 031c 	add.w	r3, r7, #28
 8002a08:	4619      	mov	r1, r3
 8002a0a:	481e      	ldr	r0, [pc, #120]	@ (8002a84 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002a0c:	f001 fd64 	bl	80044d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002a10:	e030      	b.n	8002a74 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM8)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a1c      	ldr	r2, [pc, #112]	@ (8002a88 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d12b      	bne.n	8002a74 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	4b17      	ldr	r3, [pc, #92]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 8002a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a24:	4a16      	ldr	r2, [pc, #88]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 8002a26:	f043 0302 	orr.w	r3, r3, #2
 8002a2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a2c:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 8002a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	4b10      	ldr	r3, [pc, #64]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a40:	4a0f      	ldr	r2, [pc, #60]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 8002a42:	f043 0304 	orr.w	r3, r3, #4
 8002a46:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a48:	4b0d      	ldr	r3, [pc, #52]	@ (8002a80 <HAL_TIM_Encoder_MspInit+0xec>)
 8002a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4c:	f003 0304 	and.w	r3, r3, #4
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a54:	23c0      	movs	r3, #192	@ 0xc0
 8002a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a60:	2300      	movs	r3, #0
 8002a62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002a64:	2303      	movs	r3, #3
 8002a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a68:	f107 031c 	add.w	r3, r7, #28
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4807      	ldr	r0, [pc, #28]	@ (8002a8c <HAL_TIM_Encoder_MspInit+0xf8>)
 8002a70:	f001 fd32 	bl	80044d8 <HAL_GPIO_Init>
}
 8002a74:	bf00      	nop
 8002a76:	3730      	adds	r7, #48	@ 0x30
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40010000 	.word	0x40010000
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40010400 	.word	0x40010400
 8002a8c:	40020800 	.word	0x40020800

08002a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aa0:	d10e      	bne.n	8002ac0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002abe:	e02e      	b.n	8002b1e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a19      	ldr	r2, [pc, #100]	@ (8002b2c <HAL_TIM_Base_MspInit+0x9c>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d116      	bne.n	8002af8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	613b      	str	r3, [r7, #16]
 8002ace:	4b16      	ldr	r3, [pc, #88]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad2:	4a15      	ldr	r2, [pc, #84]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002ad4:	f043 0302 	orr.w	r3, r3, #2
 8002ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ada:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	201d      	movs	r0, #29
 8002aec:	f001 f851 	bl	8003b92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002af0:	201d      	movs	r0, #29
 8002af2:	f001 f86a 	bl	8003bca <HAL_NVIC_EnableIRQ>
}
 8002af6:	e012      	b.n	8002b1e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM5)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0c      	ldr	r2, [pc, #48]	@ (8002b30 <HAL_TIM_Base_MspInit+0xa0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d10d      	bne.n	8002b1e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	60fb      	str	r3, [r7, #12]
 8002b06:	4b08      	ldr	r3, [pc, #32]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0a:	4a07      	ldr	r2, [pc, #28]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002b0c:	f043 0308 	orr.w	r3, r3, #8
 8002b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b12:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_TIM_Base_MspInit+0x98>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	f003 0308 	and.w	r3, r3, #8
 8002b1a:	60fb      	str	r3, [r7, #12]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
}
 8002b1e:	bf00      	nop
 8002b20:	3718      	adds	r7, #24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40000c00 	.word	0x40000c00

08002b34 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b088      	sub	sp, #32
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b3c:	f107 030c 	add.w	r3, r7, #12
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b54:	d11d      	bne.n	8002b92 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <HAL_TIM_MspPostInit+0x68>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	4a0f      	ldr	r2, [pc, #60]	@ (8002b9c <HAL_TIM_MspPostInit+0x68>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b66:	4b0d      	ldr	r3, [pc, #52]	@ (8002b9c <HAL_TIM_MspPostInit+0x68>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	60bb      	str	r3, [r7, #8]
 8002b70:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002b72:	230f      	movs	r3, #15
 8002b74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b76:	2302      	movs	r3, #2
 8002b78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b82:	2301      	movs	r3, #1
 8002b84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b86:	f107 030c 	add.w	r3, r7, #12
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4804      	ldr	r0, [pc, #16]	@ (8002ba0 <HAL_TIM_MspPostInit+0x6c>)
 8002b8e:	f001 fca3 	bl	80044d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002b92:	bf00      	nop
 8002b94:	3720      	adds	r7, #32
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40020000 	.word	0x40020000

08002ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ba8:	bf00      	nop
 8002baa:	e7fd      	b.n	8002ba8 <NMI_Handler+0x4>

08002bac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bb0:	bf00      	nop
 8002bb2:	e7fd      	b.n	8002bb0 <HardFault_Handler+0x4>

08002bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bb8:	bf00      	nop
 8002bba:	e7fd      	b.n	8002bb8 <MemManage_Handler+0x4>

08002bbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bc0:	bf00      	nop
 8002bc2:	e7fd      	b.n	8002bc0 <BusFault_Handler+0x4>

08002bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <UsageFault_Handler+0x4>

08002bcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bfa:	f000 f97f 	bl	8002efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c08:	4802      	ldr	r0, [pc, #8]	@ (8002c14 <ADC_IRQHandler+0x10>)
 8002c0a:	f000 f9fe 	bl	800300a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000bc4 	.word	0x20000bc4

08002c18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c1c:	4802      	ldr	r0, [pc, #8]	@ (8002c28 <TIM3_IRQHandler+0x10>)
 8002c1e:	f004 f8b1 	bl	8006d84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000d68 	.word	0x20000d68

08002c2c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c30:	4802      	ldr	r0, [pc, #8]	@ (8002c3c <DMA2_Stream0_IRQHandler+0x10>)
 8002c32:	f001 f9e7 	bl	8004004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000c0c 	.word	0x20000c0c

08002c40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002c44:	4802      	ldr	r0, [pc, #8]	@ (8002c50 <OTG_FS_IRQHandler+0x10>)
 8002c46:	f001 ff58 	bl	8004afa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	20002374 	.word	0x20002374

08002c54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return 1;
 8002c58:	2301      	movs	r3, #1
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <_kill>:

int _kill(int pid, int sig)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c6e:	f009 fda1 	bl	800c7b4 <__errno>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2216      	movs	r2, #22
 8002c76:	601a      	str	r2, [r3, #0]
  return -1;
 8002c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <_exit>:

void _exit (int status)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7ff ffe7 	bl	8002c64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c96:	bf00      	nop
 8002c98:	e7fd      	b.n	8002c96 <_exit+0x12>

08002c9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b086      	sub	sp, #24
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	617b      	str	r3, [r7, #20]
 8002caa:	e00a      	b.n	8002cc2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cac:	f3af 8000 	nop.w
 8002cb0:	4601      	mov	r1, r0
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	60ba      	str	r2, [r7, #8]
 8002cb8:	b2ca      	uxtb	r2, r1
 8002cba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	dbf0      	blt.n	8002cac <_read+0x12>
  }

  return len;
 8002cca:	687b      	ldr	r3, [r7, #4]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	e009      	b.n	8002cfa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	60ba      	str	r2, [r7, #8]
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	dbf1      	blt.n	8002ce6 <_write+0x12>
  }
  return len;
 8002d02:	687b      	ldr	r3, [r7, #4]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <_close>:

int _close(int file)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d34:	605a      	str	r2, [r3, #4]
  return 0;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <_isatty>:

int _isatty(int file)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d4c:	2301      	movs	r3, #1
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b085      	sub	sp, #20
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d7c:	4a14      	ldr	r2, [pc, #80]	@ (8002dd0 <_sbrk+0x5c>)
 8002d7e:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <_sbrk+0x60>)
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d88:	4b13      	ldr	r3, [pc, #76]	@ (8002dd8 <_sbrk+0x64>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d102      	bne.n	8002d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d90:	4b11      	ldr	r3, [pc, #68]	@ (8002dd8 <_sbrk+0x64>)
 8002d92:	4a12      	ldr	r2, [pc, #72]	@ (8002ddc <_sbrk+0x68>)
 8002d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d96:	4b10      	ldr	r3, [pc, #64]	@ (8002dd8 <_sbrk+0x64>)
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d207      	bcs.n	8002db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da4:	f009 fd06 	bl	800c7b4 <__errno>
 8002da8:	4603      	mov	r3, r0
 8002daa:	220c      	movs	r2, #12
 8002dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	e009      	b.n	8002dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db4:	4b08      	ldr	r3, [pc, #32]	@ (8002dd8 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dba:	4b07      	ldr	r3, [pc, #28]	@ (8002dd8 <_sbrk+0x64>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	4a05      	ldr	r2, [pc, #20]	@ (8002dd8 <_sbrk+0x64>)
 8002dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20020000 	.word	0x20020000
 8002dd4:	00000400 	.word	0x00000400
 8002dd8:	20000e48 	.word	0x20000e48
 8002ddc:	20002bc8 	.word	0x20002bc8

08002de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de4:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <SystemInit+0x20>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dea:	4a05      	ldr	r2, [pc, #20]	@ (8002e00 <SystemInit+0x20>)
 8002dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e08:	f7ff ffea 	bl	8002de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e0c:	480c      	ldr	r0, [pc, #48]	@ (8002e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e0e:	490d      	ldr	r1, [pc, #52]	@ (8002e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e10:	4a0d      	ldr	r2, [pc, #52]	@ (8002e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e14:	e002      	b.n	8002e1c <LoopCopyDataInit>

08002e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e1a:	3304      	adds	r3, #4

08002e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e20:	d3f9      	bcc.n	8002e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e22:	4a0a      	ldr	r2, [pc, #40]	@ (8002e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e24:	4c0a      	ldr	r4, [pc, #40]	@ (8002e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e28:	e001      	b.n	8002e2e <LoopFillZerobss>

08002e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e2c:	3204      	adds	r2, #4

08002e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e30:	d3fb      	bcc.n	8002e2a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002e32:	f009 fcc5 	bl	800c7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e36:	f7fe fed9 	bl	8001bec <main>
  bx  lr    
 8002e3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e44:	2000030c 	.word	0x2000030c
  ldr r2, =_sidata
 8002e48:	0800fdd0 	.word	0x0800fdd0
  ldr r2, =_sbss
 8002e4c:	2000030c 	.word	0x2000030c
  ldr r4, =_ebss
 8002e50:	20002bc4 	.word	0x20002bc4

08002e54 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e54:	e7fe      	b.n	8002e54 <CAN1_RX0_IRQHandler>
	...

08002e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e98 <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a0d      	ldr	r2, [pc, #52]	@ (8002e98 <HAL_Init+0x40>)
 8002e62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e68:	4b0b      	ldr	r3, [pc, #44]	@ (8002e98 <HAL_Init+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e98 <HAL_Init+0x40>)
 8002e6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e74:	4b08      	ldr	r3, [pc, #32]	@ (8002e98 <HAL_Init+0x40>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a07      	ldr	r2, [pc, #28]	@ (8002e98 <HAL_Init+0x40>)
 8002e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e80:	2003      	movs	r0, #3
 8002e82:	f000 fe7b 	bl	8003b7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e86:	200f      	movs	r0, #15
 8002e88:	f000 f808 	bl	8002e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e8c:	f7ff fc4e 	bl	800272c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40023c00 	.word	0x40023c00

08002e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ea4:	4b12      	ldr	r3, [pc, #72]	@ (8002ef0 <HAL_InitTick+0x54>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	4b12      	ldr	r3, [pc, #72]	@ (8002ef4 <HAL_InitTick+0x58>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	4619      	mov	r1, r3
 8002eae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002eb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f000 fe93 	bl	8003be6 <HAL_SYSTICK_Config>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e00e      	b.n	8002ee8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b0f      	cmp	r3, #15
 8002ece:	d80a      	bhi.n	8002ee6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed8:	f000 fe5b 	bl	8003b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002edc:	4a06      	ldr	r2, [pc, #24]	@ (8002ef8 <HAL_InitTick+0x5c>)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e000      	b.n	8002ee8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000048 	.word	0x20000048
 8002ef4:	20000050 	.word	0x20000050
 8002ef8:	2000004c 	.word	0x2000004c

08002efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f00:	4b06      	ldr	r3, [pc, #24]	@ (8002f1c <HAL_IncTick+0x20>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <HAL_IncTick+0x24>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	4a04      	ldr	r2, [pc, #16]	@ (8002f20 <HAL_IncTick+0x24>)
 8002f0e:	6013      	str	r3, [r2, #0]
}
 8002f10:	bf00      	nop
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	20000050 	.word	0x20000050
 8002f20:	20000e4c 	.word	0x20000e4c

08002f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  return uwTick;
 8002f28:	4b03      	ldr	r3, [pc, #12]	@ (8002f38 <HAL_GetTick+0x14>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	20000e4c 	.word	0x20000e4c

08002f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f44:	f7ff ffee 	bl	8002f24 <HAL_GetTick>
 8002f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f54:	d005      	beq.n	8002f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f56:	4b0a      	ldr	r3, [pc, #40]	@ (8002f80 <HAL_Delay+0x44>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4413      	add	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f62:	bf00      	nop
 8002f64:	f7ff ffde 	bl	8002f24 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d8f7      	bhi.n	8002f64 <HAL_Delay+0x28>
  {
  }
}
 8002f74:	bf00      	nop
 8002f76:	bf00      	nop
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000050 	.word	0x20000050

08002f84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e033      	b.n	8003002 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d109      	bne.n	8002fb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff fbea 	bl	800277c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d118      	bne.n	8002ff4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fca:	f023 0302 	bic.w	r3, r3, #2
 8002fce:	f043 0202 	orr.w	r2, r3, #2
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fb78 	bl	80036cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	f023 0303 	bic.w	r3, r3, #3
 8002fea:	f043 0201 	orr.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ff2:	e001      	b.n	8002ff8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003000:	7bfb      	ldrb	r3, [r7, #15]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b086      	sub	sp, #24
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	2300      	movs	r3, #0
 8003018:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	f003 0320 	and.w	r3, r3, #32
 8003038:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d049      	beq.n	80030d4 <HAL_ADC_IRQHandler+0xca>
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d046      	beq.n	80030d4 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304a:	f003 0310 	and.w	r3, r3, #16
 800304e:	2b00      	cmp	r3, #0
 8003050:	d105      	bne.n	800305e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d12b      	bne.n	80030c4 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003070:	2b00      	cmp	r3, #0
 8003072:	d127      	bne.n	80030c4 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800307e:	2b00      	cmp	r3, #0
 8003080:	d006      	beq.n	8003090 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800308c:	2b00      	cmp	r3, #0
 800308e:	d119      	bne.n	80030c4 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0220 	bic.w	r2, r2, #32
 800309e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d105      	bne.n	80030c4 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f043 0201 	orr.w	r2, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7fd ff5b 	bl	8000f80 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f06f 0212 	mvn.w	r2, #18
 80030d2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f003 0304 	and.w	r3, r3, #4
 80030da:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d057      	beq.n	800319a <HAL_ADC_IRQHandler+0x190>
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d054      	beq.n	800319a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f4:	f003 0310 	and.w	r3, r3, #16
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d105      	bne.n	8003108 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003100:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d139      	bne.n	800318a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003120:	2b00      	cmp	r3, #0
 8003122:	d006      	beq.n	8003132 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800312e:	2b00      	cmp	r3, #0
 8003130:	d12b      	bne.n	800318a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800313c:	2b00      	cmp	r3, #0
 800313e:	d124      	bne.n	800318a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800314a:	2b00      	cmp	r3, #0
 800314c:	d11d      	bne.n	800318a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003152:	2b00      	cmp	r3, #0
 8003154:	d119      	bne.n	800318a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003164:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317a:	2b00      	cmp	r3, #0
 800317c:	d105      	bne.n	800318a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	f043 0201 	orr.w	r2, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 fc1c 	bl	80039c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f06f 020c 	mvn.w	r2, #12
 8003198:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d017      	beq.n	80031e0 <HAL_ADC_IRQHandler+0x1d6>
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d014      	beq.n	80031e0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d10d      	bne.n	80031e0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f945 	bl	8003460 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f06f 0201 	mvn.w	r2, #1
 80031de:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f003 0320 	and.w	r3, r3, #32
 80031e6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031ee:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d015      	beq.n	8003222 <HAL_ADC_IRQHandler+0x218>
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d012      	beq.n	8003222 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003200:	f043 0202 	orr.w	r2, r3, #2
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f06f 0220 	mvn.w	r2, #32
 8003210:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f92e 	bl	8003474 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f06f 0220 	mvn.w	r2, #32
 8003220:	601a      	str	r2, [r3, #0]
  }
}
 8003222:	bf00      	nop
 8003224:	3718      	adds	r7, #24
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003242:	2b01      	cmp	r3, #1
 8003244:	d101      	bne.n	800324a <HAL_ADC_Start_DMA+0x1e>
 8003246:	2302      	movs	r3, #2
 8003248:	e0e9      	b.n	800341e <HAL_ADC_Start_DMA+0x1f2>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b01      	cmp	r3, #1
 800325e:	d018      	beq.n	8003292 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0201 	orr.w	r2, r2, #1
 800326e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003270:	4b6d      	ldr	r3, [pc, #436]	@ (8003428 <HAL_ADC_Start_DMA+0x1fc>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a6d      	ldr	r2, [pc, #436]	@ (800342c <HAL_ADC_Start_DMA+0x200>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	0c9a      	lsrs	r2, r3, #18
 800327c:	4613      	mov	r3, r2
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	4413      	add	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003284:	e002      	b.n	800328c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	3b01      	subs	r3, #1
 800328a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f9      	bne.n	8003286 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800329c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032a0:	d107      	bne.n	80032b2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032b0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b01      	cmp	r3, #1
 80032be:	f040 80a1 	bne.w	8003404 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80032ca:	f023 0301 	bic.w	r3, r3, #1
 80032ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80032ec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003300:	d106      	bne.n	8003310 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003306:	f023 0206 	bic.w	r2, r3, #6
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	645a      	str	r2, [r3, #68]	@ 0x44
 800330e:	e002      	b.n	8003316 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800331e:	4b44      	ldr	r3, [pc, #272]	@ (8003430 <HAL_ADC_Start_DMA+0x204>)
 8003320:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003326:	4a43      	ldr	r2, [pc, #268]	@ (8003434 <HAL_ADC_Start_DMA+0x208>)
 8003328:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800332e:	4a42      	ldr	r2, [pc, #264]	@ (8003438 <HAL_ADC_Start_DMA+0x20c>)
 8003330:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003336:	4a41      	ldr	r2, [pc, #260]	@ (800343c <HAL_ADC_Start_DMA+0x210>)
 8003338:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003342:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003352:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003362:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	334c      	adds	r3, #76	@ 0x4c
 800336e:	4619      	mov	r1, r3
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f000 fdee 	bl	8003f54 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	2b00      	cmp	r3, #0
 8003382:	d12a      	bne.n	80033da <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a2d      	ldr	r2, [pc, #180]	@ (8003440 <HAL_ADC_Start_DMA+0x214>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d015      	beq.n	80033ba <HAL_ADC_Start_DMA+0x18e>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a2c      	ldr	r2, [pc, #176]	@ (8003444 <HAL_ADC_Start_DMA+0x218>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d105      	bne.n	80033a4 <HAL_ADC_Start_DMA+0x178>
 8003398:	4b25      	ldr	r3, [pc, #148]	@ (8003430 <HAL_ADC_Start_DMA+0x204>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 031f 	and.w	r3, r3, #31
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00a      	beq.n	80033ba <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a27      	ldr	r2, [pc, #156]	@ (8003448 <HAL_ADC_Start_DMA+0x21c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d136      	bne.n	800341c <HAL_ADC_Start_DMA+0x1f0>
 80033ae:	4b20      	ldr	r3, [pc, #128]	@ (8003430 <HAL_ADC_Start_DMA+0x204>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d130      	bne.n	800341c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d129      	bne.n	800341c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	e020      	b.n	800341c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a18      	ldr	r2, [pc, #96]	@ (8003440 <HAL_ADC_Start_DMA+0x214>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d11b      	bne.n	800341c <HAL_ADC_Start_DMA+0x1f0>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d114      	bne.n	800341c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003400:	609a      	str	r2, [r3, #8]
 8003402:	e00b      	b.n	800341c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003408:	f043 0210 	orr.w	r2, r3, #16
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003414:	f043 0201 	orr.w	r2, r3, #1
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	20000048 	.word	0x20000048
 800342c:	431bde83 	.word	0x431bde83
 8003430:	40012300 	.word	0x40012300
 8003434:	080038c5 	.word	0x080038c5
 8003438:	0800397f 	.word	0x0800397f
 800343c:	0800399b 	.word	0x0800399b
 8003440:	40012000 	.word	0x40012000
 8003444:	40012100 	.word	0x40012100
 8003448:	40012200 	.word	0x40012200

0800344c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x1c>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e105      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x228>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b09      	cmp	r3, #9
 80034b2:	d925      	bls.n	8003500 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68d9      	ldr	r1, [r3, #12]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	461a      	mov	r2, r3
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	3b1e      	subs	r3, #30
 80034ca:	2207      	movs	r2, #7
 80034cc:	fa02 f303 	lsl.w	r3, r2, r3
 80034d0:	43da      	mvns	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	400a      	ands	r2, r1
 80034d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68d9      	ldr	r1, [r3, #12]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	4618      	mov	r0, r3
 80034ec:	4603      	mov	r3, r0
 80034ee:	005b      	lsls	r3, r3, #1
 80034f0:	4403      	add	r3, r0
 80034f2:	3b1e      	subs	r3, #30
 80034f4:	409a      	lsls	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	60da      	str	r2, [r3, #12]
 80034fe:	e022      	b.n	8003546 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6919      	ldr	r1, [r3, #16]
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	b29b      	uxth	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	4613      	mov	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	4413      	add	r3, r2
 8003514:	2207      	movs	r2, #7
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43da      	mvns	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	400a      	ands	r2, r1
 8003522:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6919      	ldr	r1, [r3, #16]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	4618      	mov	r0, r3
 8003536:	4603      	mov	r3, r0
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	4403      	add	r3, r0
 800353c:	409a      	lsls	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b06      	cmp	r3, #6
 800354c:	d824      	bhi.n	8003598 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	3b05      	subs	r3, #5
 8003560:	221f      	movs	r2, #31
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43da      	mvns	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	400a      	ands	r2, r1
 800356e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	b29b      	uxth	r3, r3
 800357c:	4618      	mov	r0, r3
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	3b05      	subs	r3, #5
 800358a:	fa00 f203 	lsl.w	r2, r0, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	635a      	str	r2, [r3, #52]	@ 0x34
 8003596:	e04c      	b.n	8003632 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2b0c      	cmp	r3, #12
 800359e:	d824      	bhi.n	80035ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4413      	add	r3, r2
 80035b0:	3b23      	subs	r3, #35	@ 0x23
 80035b2:	221f      	movs	r2, #31
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	43da      	mvns	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	400a      	ands	r2, r1
 80035c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	4618      	mov	r0, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	3b23      	subs	r3, #35	@ 0x23
 80035dc:	fa00 f203 	lsl.w	r2, r0, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80035e8:	e023      	b.n	8003632 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	3b41      	subs	r3, #65	@ 0x41
 80035fc:	221f      	movs	r2, #31
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43da      	mvns	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	400a      	ands	r2, r1
 800360a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	b29b      	uxth	r3, r3
 8003618:	4618      	mov	r0, r3
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	3b41      	subs	r3, #65	@ 0x41
 8003626:	fa00 f203 	lsl.w	r2, r0, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003632:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <HAL_ADC_ConfigChannel+0x234>)
 8003634:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a21      	ldr	r2, [pc, #132]	@ (80036c0 <HAL_ADC_ConfigChannel+0x238>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d109      	bne.n	8003654 <HAL_ADC_ConfigChannel+0x1cc>
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2b12      	cmp	r3, #18
 8003646:	d105      	bne.n	8003654 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a19      	ldr	r2, [pc, #100]	@ (80036c0 <HAL_ADC_ConfigChannel+0x238>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d123      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x21e>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b10      	cmp	r3, #16
 8003664:	d003      	beq.n	800366e <HAL_ADC_ConfigChannel+0x1e6>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b11      	cmp	r3, #17
 800366c:	d11b      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b10      	cmp	r3, #16
 8003680:	d111      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003682:	4b10      	ldr	r3, [pc, #64]	@ (80036c4 <HAL_ADC_ConfigChannel+0x23c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a10      	ldr	r2, [pc, #64]	@ (80036c8 <HAL_ADC_ConfigChannel+0x240>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	0c9a      	lsrs	r2, r3, #18
 800368e:	4613      	mov	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	4413      	add	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003698:	e002      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	3b01      	subs	r3, #1
 800369e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1f9      	bne.n	800369a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3714      	adds	r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	40012300 	.word	0x40012300
 80036c0:	40012000 	.word	0x40012000
 80036c4:	20000048 	.word	0x20000048
 80036c8:	431bde83 	.word	0x431bde83

080036cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036d4:	4b79      	ldr	r3, [pc, #484]	@ (80038bc <ADC_Init+0x1f0>)
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	431a      	orrs	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	021a      	lsls	r2, r3, #8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003724:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	6859      	ldr	r1, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6899      	ldr	r1, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68da      	ldr	r2, [r3, #12]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375e:	4a58      	ldr	r2, [pc, #352]	@ (80038c0 <ADC_Init+0x1f4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d022      	beq.n	80037aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003772:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6899      	ldr	r1, [r3, #8]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	430a      	orrs	r2, r1
 8003784:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6899      	ldr	r1, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	609a      	str	r2, [r3, #8]
 80037a8:	e00f      	b.n	80037ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0202 	bic.w	r2, r2, #2
 80037d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	6899      	ldr	r1, [r3, #8]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	7e1b      	ldrb	r3, [r3, #24]
 80037e4:	005a      	lsls	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d01b      	beq.n	8003830 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003806:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003816:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6859      	ldr	r1, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003822:	3b01      	subs	r3, #1
 8003824:	035a      	lsls	r2, r3, #13
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	430a      	orrs	r2, r1
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	e007      	b.n	8003840 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800383e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800384e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69db      	ldr	r3, [r3, #28]
 800385a:	3b01      	subs	r3, #1
 800385c:	051a      	lsls	r2, r3, #20
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003874:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	6899      	ldr	r1, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003882:	025a      	lsls	r2, r3, #9
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800389a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6899      	ldr	r1, [r3, #8]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	029a      	lsls	r2, r3, #10
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	609a      	str	r2, [r3, #8]
}
 80038b0:	bf00      	nop
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	40012300 	.word	0x40012300
 80038c0:	0f000001 	.word	0x0f000001

080038c4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d13c      	bne.n	8003958 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d12b      	bne.n	8003950 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d127      	bne.n	8003950 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003906:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800390a:	2b00      	cmp	r3, #0
 800390c:	d006      	beq.n	800391c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003918:	2b00      	cmp	r3, #0
 800391a:	d119      	bne.n	8003950 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0220 	bic.w	r2, r2, #32
 800392a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003930:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d105      	bne.n	8003950 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	f043 0201 	orr.w	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f7fd fb15 	bl	8000f80 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003956:	e00e      	b.n	8003976 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395c:	f003 0310 	and.w	r3, r3, #16
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f7ff fd85 	bl	8003474 <HAL_ADC_ErrorCallback>
}
 800396a:	e004      	b.n	8003976 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	4798      	blx	r3
}
 8003976:	bf00      	nop
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b084      	sub	sp, #16
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f7ff fd5d 	bl	800344c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003992:	bf00      	nop
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039a6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2240      	movs	r2, #64	@ 0x40
 80039ac:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b2:	f043 0204 	orr.w	r2, r3, #4
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f7ff fd5a 	bl	8003474 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039c0:	bf00      	nop
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f003 0307 	and.w	r3, r3, #7
 80039ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003a20 <__NVIC_SetPriorityGrouping+0x44>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039f8:	4013      	ands	r3, r2
 80039fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a0e:	4a04      	ldr	r2, [pc, #16]	@ (8003a20 <__NVIC_SetPriorityGrouping+0x44>)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	60d3      	str	r3, [r2, #12]
}
 8003a14:	bf00      	nop
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr
 8003a20:	e000ed00 	.word	0xe000ed00

08003a24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a28:	4b04      	ldr	r3, [pc, #16]	@ (8003a3c <__NVIC_GetPriorityGrouping+0x18>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	0a1b      	lsrs	r3, r3, #8
 8003a2e:	f003 0307 	and.w	r3, r3, #7
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	db0b      	blt.n	8003a6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a52:	79fb      	ldrb	r3, [r7, #7]
 8003a54:	f003 021f 	and.w	r2, r3, #31
 8003a58:	4907      	ldr	r1, [pc, #28]	@ (8003a78 <__NVIC_EnableIRQ+0x38>)
 8003a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	2001      	movs	r0, #1
 8003a62:	fa00 f202 	lsl.w	r2, r0, r2
 8003a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	e000e100 	.word	0xe000e100

08003a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	6039      	str	r1, [r7, #0]
 8003a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	db0a      	blt.n	8003aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	490c      	ldr	r1, [pc, #48]	@ (8003ac8 <__NVIC_SetPriority+0x4c>)
 8003a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9a:	0112      	lsls	r2, r2, #4
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003aa4:	e00a      	b.n	8003abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	4908      	ldr	r1, [pc, #32]	@ (8003acc <__NVIC_SetPriority+0x50>)
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	3b04      	subs	r3, #4
 8003ab4:	0112      	lsls	r2, r2, #4
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	440b      	add	r3, r1
 8003aba:	761a      	strb	r2, [r3, #24]
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	e000e100 	.word	0xe000e100
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b089      	sub	sp, #36	@ 0x24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f1c3 0307 	rsb	r3, r3, #7
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	bf28      	it	cs
 8003aee:	2304      	movcs	r3, #4
 8003af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3304      	adds	r3, #4
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d902      	bls.n	8003b00 <NVIC_EncodePriority+0x30>
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	3b03      	subs	r3, #3
 8003afe:	e000      	b.n	8003b02 <NVIC_EncodePriority+0x32>
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b04:	f04f 32ff 	mov.w	r2, #4294967295
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	401a      	ands	r2, r3
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b18:	f04f 31ff 	mov.w	r1, #4294967295
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b22:	43d9      	mvns	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b28:	4313      	orrs	r3, r2
         );
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3724      	adds	r7, #36	@ 0x24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
	...

08003b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3b01      	subs	r3, #1
 8003b44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b48:	d301      	bcc.n	8003b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e00f      	b.n	8003b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b78 <SysTick_Config+0x40>)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b56:	210f      	movs	r1, #15
 8003b58:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5c:	f7ff ff8e 	bl	8003a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b60:	4b05      	ldr	r3, [pc, #20]	@ (8003b78 <SysTick_Config+0x40>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b66:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <SysTick_Config+0x40>)
 8003b68:	2207      	movs	r2, #7
 8003b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	e000e010 	.word	0xe000e010

08003b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f7ff ff29 	bl	80039dc <__NVIC_SetPriorityGrouping>
}
 8003b8a:	bf00      	nop
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b086      	sub	sp, #24
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	4603      	mov	r3, r0
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ba4:	f7ff ff3e 	bl	8003a24 <__NVIC_GetPriorityGrouping>
 8003ba8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	68b9      	ldr	r1, [r7, #8]
 8003bae:	6978      	ldr	r0, [r7, #20]
 8003bb0:	f7ff ff8e 	bl	8003ad0 <NVIC_EncodePriority>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff ff5d 	bl	8003a7c <__NVIC_SetPriority>
}
 8003bc2:	bf00      	nop
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b082      	sub	sp, #8
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7ff ff31 	bl	8003a40 <__NVIC_EnableIRQ>
}
 8003bde:	bf00      	nop
 8003be0:	3708      	adds	r7, #8
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b082      	sub	sp, #8
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7ff ffa2 	bl	8003b38 <SysTick_Config>
 8003bf4:	4603      	mov	r3, r0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b082      	sub	sp, #8
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e014      	b.n	8003c3a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	791b      	ldrb	r3, [r3, #4]
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d105      	bne.n	8003c26 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7fe fe2b 	bl	800287c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e046      	b.n	8003ce4 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	795b      	ldrb	r3, [r3, #5]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d101      	bne.n	8003c62 <HAL_DAC_Start+0x20>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	e040      	b.n	8003ce4 <HAL_DAC_Start+0xa2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	6819      	ldr	r1, [r3, #0]
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	f003 0310 	and.w	r3, r3, #16
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10f      	bne.n	8003cac <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003c96:	2b3c      	cmp	r3, #60	@ 0x3c
 8003c98:	d11d      	bne.n	8003cd6 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f042 0201 	orr.w	r2, r2, #1
 8003ca8:	605a      	str	r2, [r3, #4]
 8003caa:	e014      	b.n	8003cd6 <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	f003 0310 	and.w	r3, r3, #16
 8003cbc:	213c      	movs	r1, #60	@ 0x3c
 8003cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d107      	bne.n	8003cd6 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0202 	orr.w	r2, r2, #2
 8003cd4:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
 8003cfc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e015      	b.n	8003d38 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d105      	bne.n	8003d24 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	3308      	adds	r3, #8
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	e004      	b.n	8003d2e <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4413      	add	r3, r2
 8003d2a:	3314      	adds	r3, #20
 8003d2c:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	461a      	mov	r2, r3
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	371c      	adds	r7, #28
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b089      	sub	sp, #36	@ 0x24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d002      	beq.n	8003d60 <HAL_DAC_ConfigChannel+0x1c>
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d101      	bne.n	8003d64 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e042      	b.n	8003dea <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	795b      	ldrb	r3, [r3, #5]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d101      	bne.n	8003d70 <HAL_DAC_ConfigChannel+0x2c>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	e03c      	b.n	8003dea <HAL_DAC_ConfigChannel+0xa6>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2201      	movs	r2, #1
 8003d74:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2202      	movs	r2, #2
 8003d7a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f003 0310 	and.w	r3, r3, #16
 8003d8a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003d8e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003d92:	43db      	mvns	r3, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4013      	ands	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f003 0310 	and.w	r3, r3, #16
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6819      	ldr	r1, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f003 0310 	and.w	r3, r3, #16
 8003dcc:	22c0      	movs	r2, #192	@ 0xc0
 8003dce:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd2:	43da      	mvns	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	400a      	ands	r2, r1
 8003dda:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003de8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3724      	adds	r7, #36	@ 0x24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
	...

08003df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff f88e 	bl	8002f24 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e099      	b.n	8003f48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0201 	bic.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e34:	e00f      	b.n	8003e56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e36:	f7ff f875 	bl	8002f24 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b05      	cmp	r3, #5
 8003e42:	d908      	bls.n	8003e56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e078      	b.n	8003f48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1e8      	bne.n	8003e36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e6c:	697a      	ldr	r2, [r7, #20]
 8003e6e:	4b38      	ldr	r3, [pc, #224]	@ (8003f50 <HAL_DMA_Init+0x158>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d107      	bne.n	8003ec0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f023 0307 	bic.w	r3, r3, #7
 8003ed6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d117      	bne.n	8003f1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00e      	beq.n	8003f1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 fa6f 	bl	80043e0 <DMA_CheckFifoParam>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2240      	movs	r2, #64	@ 0x40
 8003f0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f16:	2301      	movs	r3, #1
 8003f18:	e016      	b.n	8003f48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fa26 	bl	8004374 <DMA_CalcBaseAndBitshift>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f30:	223f      	movs	r2, #63	@ 0x3f
 8003f32:	409a      	lsls	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3718      	adds	r7, #24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	f010803f 	.word	0xf010803f

08003f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <HAL_DMA_Start_IT+0x26>
 8003f76:	2302      	movs	r3, #2
 8003f78:	e040      	b.n	8003ffc <HAL_DMA_Start_IT+0xa8>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d12f      	bne.n	8003fee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2202      	movs	r2, #2
 8003f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	68b9      	ldr	r1, [r7, #8]
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 f9b8 	bl	8004318 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fac:	223f      	movs	r2, #63	@ 0x3f
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0216 	orr.w	r2, r2, #22
 8003fc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d007      	beq.n	8003fdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f042 0208 	orr.w	r2, r2, #8
 8003fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0201 	orr.w	r2, r2, #1
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	e005      	b.n	8003ffa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3718      	adds	r7, #24
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004010:	4b8e      	ldr	r3, [pc, #568]	@ (800424c <HAL_DMA_IRQHandler+0x248>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a8e      	ldr	r2, [pc, #568]	@ (8004250 <HAL_DMA_IRQHandler+0x24c>)
 8004016:	fba2 2303 	umull	r2, r3, r2, r3
 800401a:	0a9b      	lsrs	r3, r3, #10
 800401c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004022:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402e:	2208      	movs	r2, #8
 8004030:	409a      	lsls	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	4013      	ands	r3, r2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d01a      	beq.n	8004070 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d013      	beq.n	8004070 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0204 	bic.w	r2, r2, #4
 8004056:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405c:	2208      	movs	r2, #8
 800405e:	409a      	lsls	r2, r3
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004068:	f043 0201 	orr.w	r2, r3, #1
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004074:	2201      	movs	r2, #1
 8004076:	409a      	lsls	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d012      	beq.n	80040a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00b      	beq.n	80040a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004092:	2201      	movs	r2, #1
 8004094:	409a      	lsls	r2, r3
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800409e:	f043 0202 	orr.w	r2, r3, #2
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040aa:	2204      	movs	r2, #4
 80040ac:	409a      	lsls	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	4013      	ands	r3, r2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d012      	beq.n	80040dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00b      	beq.n	80040dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c8:	2204      	movs	r2, #4
 80040ca:	409a      	lsls	r2, r3
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d4:	f043 0204 	orr.w	r2, r3, #4
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e0:	2210      	movs	r2, #16
 80040e2:	409a      	lsls	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4013      	ands	r3, r2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d043      	beq.n	8004174 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d03c      	beq.n	8004174 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fe:	2210      	movs	r2, #16
 8004100:	409a      	lsls	r2, r3
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d018      	beq.n	8004146 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d108      	bne.n	8004134 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	d024      	beq.n	8004174 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	4798      	blx	r3
 8004132:	e01f      	b.n	8004174 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004138:	2b00      	cmp	r3, #0
 800413a:	d01b      	beq.n	8004174 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	4798      	blx	r3
 8004144:	e016      	b.n	8004174 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004150:	2b00      	cmp	r3, #0
 8004152:	d107      	bne.n	8004164 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0208 	bic.w	r2, r2, #8
 8004162:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004178:	2220      	movs	r2, #32
 800417a:	409a      	lsls	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4013      	ands	r3, r2
 8004180:	2b00      	cmp	r3, #0
 8004182:	f000 808f 	beq.w	80042a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0310 	and.w	r3, r3, #16
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 8087 	beq.w	80042a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800419a:	2220      	movs	r2, #32
 800419c:	409a      	lsls	r2, r3
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b05      	cmp	r3, #5
 80041ac:	d136      	bne.n	800421c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0216 	bic.w	r2, r2, #22
 80041bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695a      	ldr	r2, [r3, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d103      	bne.n	80041de <HAL_DMA_IRQHandler+0x1da>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d007      	beq.n	80041ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0208 	bic.w	r2, r2, #8
 80041ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f2:	223f      	movs	r2, #63	@ 0x3f
 80041f4:	409a      	lsls	r2, r3
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800420e:	2b00      	cmp	r3, #0
 8004210:	d07e      	beq.n	8004310 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	4798      	blx	r3
        }
        return;
 800421a:	e079      	b.n	8004310 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01d      	beq.n	8004266 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10d      	bne.n	8004254 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800423c:	2b00      	cmp	r3, #0
 800423e:	d031      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	4798      	blx	r3
 8004248:	e02c      	b.n	80042a4 <HAL_DMA_IRQHandler+0x2a0>
 800424a:	bf00      	nop
 800424c:	20000048 	.word	0x20000048
 8004250:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	2b00      	cmp	r3, #0
 800425a:	d023      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	4798      	blx	r3
 8004264:	e01e      	b.n	80042a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10f      	bne.n	8004294 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0210 	bic.w	r2, r2, #16
 8004282:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d032      	beq.n	8004312 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d022      	beq.n	80042fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2205      	movs	r2, #5
 80042bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0201 	bic.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	3301      	adds	r3, #1
 80042d4:	60bb      	str	r3, [r7, #8]
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d307      	bcc.n	80042ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f2      	bne.n	80042d0 <HAL_DMA_IRQHandler+0x2cc>
 80042ea:	e000      	b.n	80042ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80042ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004302:	2b00      	cmp	r3, #0
 8004304:	d005      	beq.n	8004312 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	4798      	blx	r3
 800430e:	e000      	b.n	8004312 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004310:	bf00      	nop
    }
  }
}
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
 8004324:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004334:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b40      	cmp	r3, #64	@ 0x40
 8004344:	d108      	bne.n	8004358 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004356:	e007      	b.n	8004368 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	60da      	str	r2, [r3, #12]
}
 8004368:	bf00      	nop
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	3b10      	subs	r3, #16
 8004384:	4a14      	ldr	r2, [pc, #80]	@ (80043d8 <DMA_CalcBaseAndBitshift+0x64>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	091b      	lsrs	r3, r3, #4
 800438c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800438e:	4a13      	ldr	r2, [pc, #76]	@ (80043dc <DMA_CalcBaseAndBitshift+0x68>)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2b03      	cmp	r3, #3
 80043a0:	d909      	bls.n	80043b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80043aa:	f023 0303 	bic.w	r3, r3, #3
 80043ae:	1d1a      	adds	r2, r3, #4
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80043b4:	e007      	b.n	80043c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80043be:	f023 0303 	bic.w	r3, r3, #3
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	aaaaaaab 	.word	0xaaaaaaab
 80043dc:	0800f670 	.word	0x0800f670

080043e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043e8:	2300      	movs	r3, #0
 80043ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d11f      	bne.n	800443a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d856      	bhi.n	80044ae <DMA_CheckFifoParam+0xce>
 8004400:	a201      	add	r2, pc, #4	@ (adr r2, 8004408 <DMA_CheckFifoParam+0x28>)
 8004402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004406:	bf00      	nop
 8004408:	08004419 	.word	0x08004419
 800440c:	0800442b 	.word	0x0800442b
 8004410:	08004419 	.word	0x08004419
 8004414:	080044af 	.word	0x080044af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d046      	beq.n	80044b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004428:	e043      	b.n	80044b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004432:	d140      	bne.n	80044b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004438:	e03d      	b.n	80044b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004442:	d121      	bne.n	8004488 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b03      	cmp	r3, #3
 8004448:	d837      	bhi.n	80044ba <DMA_CheckFifoParam+0xda>
 800444a:	a201      	add	r2, pc, #4	@ (adr r2, 8004450 <DMA_CheckFifoParam+0x70>)
 800444c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004450:	08004461 	.word	0x08004461
 8004454:	08004467 	.word	0x08004467
 8004458:	08004461 	.word	0x08004461
 800445c:	08004479 	.word	0x08004479
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	73fb      	strb	r3, [r7, #15]
      break;
 8004464:	e030      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d025      	beq.n	80044be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004476:	e022      	b.n	80044be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004480:	d11f      	bne.n	80044c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004486:	e01c      	b.n	80044c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b02      	cmp	r3, #2
 800448c:	d903      	bls.n	8004496 <DMA_CheckFifoParam+0xb6>
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	2b03      	cmp	r3, #3
 8004492:	d003      	beq.n	800449c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004494:	e018      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	73fb      	strb	r3, [r7, #15]
      break;
 800449a:	e015      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00e      	beq.n	80044c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	73fb      	strb	r3, [r7, #15]
      break;
 80044ac:	e00b      	b.n	80044c6 <DMA_CheckFifoParam+0xe6>
      break;
 80044ae:	bf00      	nop
 80044b0:	e00a      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      break;
 80044b2:	bf00      	nop
 80044b4:	e008      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      break;
 80044b6:	bf00      	nop
 80044b8:	e006      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      break;
 80044ba:	bf00      	nop
 80044bc:	e004      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      break;
 80044be:	bf00      	nop
 80044c0:	e002      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80044c2:	bf00      	nop
 80044c4:	e000      	b.n	80044c8 <DMA_CheckFifoParam+0xe8>
      break;
 80044c6:	bf00      	nop
    }
  } 
  
  return status; 
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop

080044d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044d8:	b480      	push	{r7}
 80044da:	b089      	sub	sp, #36	@ 0x24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
 80044f2:	e16b      	b.n	80047cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044f4:	2201      	movs	r2, #1
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	4013      	ands	r3, r2
 8004506:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	429a      	cmp	r2, r3
 800450e:	f040 815a 	bne.w	80047c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	2b01      	cmp	r3, #1
 800451c:	d005      	beq.n	800452a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004526:	2b02      	cmp	r3, #2
 8004528:	d130      	bne.n	800458c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	2203      	movs	r2, #3
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	43db      	mvns	r3, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4013      	ands	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	fa02 f303 	lsl.w	r3, r2, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4313      	orrs	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004560:	2201      	movs	r2, #1
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	43db      	mvns	r3, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4013      	ands	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	091b      	lsrs	r3, r3, #4
 8004576:	f003 0201 	and.w	r2, r3, #1
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	4313      	orrs	r3, r2
 8004584:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	2b03      	cmp	r3, #3
 8004596:	d017      	beq.n	80045c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	2203      	movs	r2, #3
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	43db      	mvns	r3, r3
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	4013      	ands	r3, r2
 80045ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	689a      	ldr	r2, [r3, #8]
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	69ba      	ldr	r2, [r7, #24]
 80045be:	4313      	orrs	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f003 0303 	and.w	r3, r3, #3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d123      	bne.n	800461c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	08da      	lsrs	r2, r3, #3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	3208      	adds	r2, #8
 80045dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	220f      	movs	r2, #15
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	43db      	mvns	r3, r3
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	4013      	ands	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	4313      	orrs	r3, r2
 800460c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	08da      	lsrs	r2, r3, #3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	3208      	adds	r2, #8
 8004616:	69b9      	ldr	r1, [r7, #24]
 8004618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	2203      	movs	r2, #3
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4013      	ands	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 0203 	and.w	r2, r3, #3
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4313      	orrs	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 80b4 	beq.w	80047c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800465e:	2300      	movs	r3, #0
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	4b60      	ldr	r3, [pc, #384]	@ (80047e4 <HAL_GPIO_Init+0x30c>)
 8004664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004666:	4a5f      	ldr	r2, [pc, #380]	@ (80047e4 <HAL_GPIO_Init+0x30c>)
 8004668:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800466c:	6453      	str	r3, [r2, #68]	@ 0x44
 800466e:	4b5d      	ldr	r3, [pc, #372]	@ (80047e4 <HAL_GPIO_Init+0x30c>)
 8004670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004672:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800467a:	4a5b      	ldr	r2, [pc, #364]	@ (80047e8 <HAL_GPIO_Init+0x310>)
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	089b      	lsrs	r3, r3, #2
 8004680:	3302      	adds	r3, #2
 8004682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004686:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	220f      	movs	r2, #15
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a52      	ldr	r2, [pc, #328]	@ (80047ec <HAL_GPIO_Init+0x314>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d02b      	beq.n	80046fe <HAL_GPIO_Init+0x226>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a51      	ldr	r2, [pc, #324]	@ (80047f0 <HAL_GPIO_Init+0x318>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d025      	beq.n	80046fa <HAL_GPIO_Init+0x222>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a50      	ldr	r2, [pc, #320]	@ (80047f4 <HAL_GPIO_Init+0x31c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d01f      	beq.n	80046f6 <HAL_GPIO_Init+0x21e>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a4f      	ldr	r2, [pc, #316]	@ (80047f8 <HAL_GPIO_Init+0x320>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d019      	beq.n	80046f2 <HAL_GPIO_Init+0x21a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a4e      	ldr	r2, [pc, #312]	@ (80047fc <HAL_GPIO_Init+0x324>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d013      	beq.n	80046ee <HAL_GPIO_Init+0x216>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a4d      	ldr	r2, [pc, #308]	@ (8004800 <HAL_GPIO_Init+0x328>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00d      	beq.n	80046ea <HAL_GPIO_Init+0x212>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a4c      	ldr	r2, [pc, #304]	@ (8004804 <HAL_GPIO_Init+0x32c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d007      	beq.n	80046e6 <HAL_GPIO_Init+0x20e>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004808 <HAL_GPIO_Init+0x330>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d101      	bne.n	80046e2 <HAL_GPIO_Init+0x20a>
 80046de:	2307      	movs	r3, #7
 80046e0:	e00e      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046e2:	2308      	movs	r3, #8
 80046e4:	e00c      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046e6:	2306      	movs	r3, #6
 80046e8:	e00a      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046ea:	2305      	movs	r3, #5
 80046ec:	e008      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046ee:	2304      	movs	r3, #4
 80046f0:	e006      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046f2:	2303      	movs	r3, #3
 80046f4:	e004      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e002      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046fa:	2301      	movs	r3, #1
 80046fc:	e000      	b.n	8004700 <HAL_GPIO_Init+0x228>
 80046fe:	2300      	movs	r3, #0
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	f002 0203 	and.w	r2, r2, #3
 8004706:	0092      	lsls	r2, r2, #2
 8004708:	4093      	lsls	r3, r2
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4313      	orrs	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004710:	4935      	ldr	r1, [pc, #212]	@ (80047e8 <HAL_GPIO_Init+0x310>)
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	089b      	lsrs	r3, r3, #2
 8004716:	3302      	adds	r3, #2
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800471e:	4b3b      	ldr	r3, [pc, #236]	@ (800480c <HAL_GPIO_Init+0x334>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	43db      	mvns	r3, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d003      	beq.n	8004742 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4313      	orrs	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004742:	4a32      	ldr	r2, [pc, #200]	@ (800480c <HAL_GPIO_Init+0x334>)
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004748:	4b30      	ldr	r3, [pc, #192]	@ (800480c <HAL_GPIO_Init+0x334>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	43db      	mvns	r3, r3
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4013      	ands	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d003      	beq.n	800476c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	4313      	orrs	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800476c:	4a27      	ldr	r2, [pc, #156]	@ (800480c <HAL_GPIO_Init+0x334>)
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004772:	4b26      	ldr	r3, [pc, #152]	@ (800480c <HAL_GPIO_Init+0x334>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	43db      	mvns	r3, r3
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	4013      	ands	r3, r2
 8004780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d003      	beq.n	8004796 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004796:	4a1d      	ldr	r2, [pc, #116]	@ (800480c <HAL_GPIO_Init+0x334>)
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800479c:	4b1b      	ldr	r3, [pc, #108]	@ (800480c <HAL_GPIO_Init+0x334>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	43db      	mvns	r3, r3
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4013      	ands	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	4313      	orrs	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047c0:	4a12      	ldr	r2, [pc, #72]	@ (800480c <HAL_GPIO_Init+0x334>)
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3301      	adds	r3, #1
 80047ca:	61fb      	str	r3, [r7, #28]
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	2b0f      	cmp	r3, #15
 80047d0:	f67f ae90 	bls.w	80044f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	3724      	adds	r7, #36	@ 0x24
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	40023800 	.word	0x40023800
 80047e8:	40013800 	.word	0x40013800
 80047ec:	40020000 	.word	0x40020000
 80047f0:	40020400 	.word	0x40020400
 80047f4:	40020800 	.word	0x40020800
 80047f8:	40020c00 	.word	0x40020c00
 80047fc:	40021000 	.word	0x40021000
 8004800:	40021400 	.word	0x40021400
 8004804:	40021800 	.word	0x40021800
 8004808:	40021c00 	.word	0x40021c00
 800480c:	40013c00 	.word	0x40013c00

08004810 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	460b      	mov	r3, r1
 800481a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	887b      	ldrh	r3, [r7, #2]
 8004822:	4013      	ands	r3, r2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d002      	beq.n	800482e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004828:	2301      	movs	r3, #1
 800482a:	73fb      	strb	r3, [r7, #15]
 800482c:	e001      	b.n	8004832 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800482e:	2300      	movs	r3, #0
 8004830:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004832:	7bfb      	ldrb	r3, [r7, #15]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	460b      	mov	r3, r1
 800484a:	807b      	strh	r3, [r7, #2]
 800484c:	4613      	mov	r3, r2
 800484e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004850:	787b      	ldrb	r3, [r7, #1]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004856:	887a      	ldrh	r2, [r7, #2]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800485c:	e003      	b.n	8004866 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800485e:	887b      	ldrh	r3, [r7, #2]
 8004860:	041a      	lsls	r2, r3, #16
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	619a      	str	r2, [r3, #24]
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b086      	sub	sp, #24
 8004876:	af02      	add	r7, sp, #8
 8004878:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e101      	b.n	8004a88 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f006 fea4 	bl	800b5ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2203      	movs	r2, #3
 80048a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048b2:	d102      	bne.n	80048ba <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f003 f9cf 	bl	8007c62 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	7c1a      	ldrb	r2, [r3, #16]
 80048cc:	f88d 2000 	strb.w	r2, [sp]
 80048d0:	3304      	adds	r3, #4
 80048d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048d4:	f003 f8ae 	bl	8007a34 <USB_CoreInit>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d005      	beq.n	80048ea <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2202      	movs	r2, #2
 80048e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e0ce      	b.n	8004a88 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2100      	movs	r1, #0
 80048f0:	4618      	mov	r0, r3
 80048f2:	f003 f9c7 	bl	8007c84 <USB_SetCurrentMode>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d005      	beq.n	8004908 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e0bf      	b.n	8004a88 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004908:	2300      	movs	r3, #0
 800490a:	73fb      	strb	r3, [r7, #15]
 800490c:	e04a      	b.n	80049a4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800490e:	7bfa      	ldrb	r2, [r7, #15]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	4413      	add	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	3315      	adds	r3, #21
 800491e:	2201      	movs	r2, #1
 8004920:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004922:	7bfa      	ldrb	r2, [r7, #15]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	4413      	add	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	3314      	adds	r3, #20
 8004932:	7bfa      	ldrb	r2, [r7, #15]
 8004934:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004936:	7bfa      	ldrb	r2, [r7, #15]
 8004938:	7bfb      	ldrb	r3, [r7, #15]
 800493a:	b298      	uxth	r0, r3
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	4413      	add	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	332e      	adds	r3, #46	@ 0x2e
 800494a:	4602      	mov	r2, r0
 800494c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800494e:	7bfa      	ldrb	r2, [r7, #15]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	4413      	add	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	3318      	adds	r3, #24
 800495e:	2200      	movs	r2, #0
 8004960:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004962:	7bfa      	ldrb	r2, [r7, #15]
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	4613      	mov	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	331c      	adds	r3, #28
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004976:	7bfa      	ldrb	r2, [r7, #15]
 8004978:	6879      	ldr	r1, [r7, #4]
 800497a:	4613      	mov	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	4413      	add	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	440b      	add	r3, r1
 8004984:	3320      	adds	r3, #32
 8004986:	2200      	movs	r2, #0
 8004988:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800498a:	7bfa      	ldrb	r2, [r7, #15]
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	4413      	add	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	3324      	adds	r3, #36	@ 0x24
 800499a:	2200      	movs	r2, #0
 800499c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800499e:	7bfb      	ldrb	r3, [r7, #15]
 80049a0:	3301      	adds	r3, #1
 80049a2:	73fb      	strb	r3, [r7, #15]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	791b      	ldrb	r3, [r3, #4]
 80049a8:	7bfa      	ldrb	r2, [r7, #15]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d3af      	bcc.n	800490e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049ae:	2300      	movs	r3, #0
 80049b0:	73fb      	strb	r3, [r7, #15]
 80049b2:	e044      	b.n	8004a3e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80049b4:	7bfa      	ldrb	r2, [r7, #15]
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	4613      	mov	r3, r2
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	440b      	add	r3, r1
 80049c2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80049c6:	2200      	movs	r2, #0
 80049c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80049ca:	7bfa      	ldrb	r2, [r7, #15]
 80049cc:	6879      	ldr	r1, [r7, #4]
 80049ce:	4613      	mov	r3, r2
 80049d0:	00db      	lsls	r3, r3, #3
 80049d2:	4413      	add	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	440b      	add	r3, r1
 80049d8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80049dc:	7bfa      	ldrb	r2, [r7, #15]
 80049de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80049e0:	7bfa      	ldrb	r2, [r7, #15]
 80049e2:	6879      	ldr	r1, [r7, #4]
 80049e4:	4613      	mov	r3, r2
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80049f2:	2200      	movs	r2, #0
 80049f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80049f6:	7bfa      	ldrb	r2, [r7, #15]
 80049f8:	6879      	ldr	r1, [r7, #4]
 80049fa:	4613      	mov	r3, r2
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	4413      	add	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	440b      	add	r3, r1
 8004a04:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004a0c:	7bfa      	ldrb	r2, [r7, #15]
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	4613      	mov	r3, r2
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	440b      	add	r3, r1
 8004a1a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004a1e:	2200      	movs	r2, #0
 8004a20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004a22:	7bfa      	ldrb	r2, [r7, #15]
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	4413      	add	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004a34:	2200      	movs	r2, #0
 8004a36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a38:	7bfb      	ldrb	r3, [r7, #15]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	791b      	ldrb	r3, [r3, #4]
 8004a42:	7bfa      	ldrb	r2, [r7, #15]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d3b5      	bcc.n	80049b4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6818      	ldr	r0, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	7c1a      	ldrb	r2, [r3, #16]
 8004a50:	f88d 2000 	strb.w	r2, [sp]
 8004a54:	3304      	adds	r3, #4
 8004a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a58:	f003 f960 	bl	8007d1c <USB_DevInit>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d005      	beq.n	8004a6e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2202      	movs	r2, #2
 8004a66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e00c      	b.n	8004a88 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f004 f9aa 	bl	8008dda <USB_DevDisconnect>

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_PCD_Start+0x1c>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e022      	b.n	8004af2 <HAL_PCD_Start+0x62>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d009      	beq.n	8004ad4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d105      	bne.n	8004ad4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004acc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f003 f8b1 	bl	8007c40 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f004 f958 	bl	8008d98 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004afa:	b590      	push	{r4, r7, lr}
 8004afc:	b08d      	sub	sp, #52	@ 0x34
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f004 fa16 	bl	8008f42 <USB_GetMode>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f040 848c 	bne.w	8005436 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f004 f97a 	bl	8008e1c <USB_ReadInterrupts>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 8482 	beq.w	8005434 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	0a1b      	lsrs	r3, r3, #8
 8004b3a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f004 f967 	bl	8008e1c <USB_ReadInterrupts>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d107      	bne.n	8004b68 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695a      	ldr	r2, [r3, #20]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f002 0202 	and.w	r2, r2, #2
 8004b66:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f004 f955 	bl	8008e1c <USB_ReadInterrupts>
 8004b72:	4603      	mov	r3, r0
 8004b74:	f003 0310 	and.w	r3, r3, #16
 8004b78:	2b10      	cmp	r3, #16
 8004b7a:	d161      	bne.n	8004c40 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699a      	ldr	r2, [r3, #24]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0210 	bic.w	r2, r2, #16
 8004b8a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	f003 020f 	and.w	r2, r3, #15
 8004b98:	4613      	mov	r3, r2
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	4413      	add	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	3304      	adds	r3, #4
 8004baa:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	0c5b      	lsrs	r3, r3, #17
 8004bb0:	f003 030f 	and.w	r3, r3, #15
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d124      	bne.n	8004c02 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d035      	beq.n	8004c30 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	091b      	lsrs	r3, r3, #4
 8004bcc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004bce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	6a38      	ldr	r0, [r7, #32]
 8004bd8:	f003 ff8c 	bl	8008af4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	091b      	lsrs	r3, r3, #4
 8004be4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004be8:	441a      	add	r2, r3
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	695a      	ldr	r2, [r3, #20]
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	091b      	lsrs	r3, r3, #4
 8004bf6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bfa:	441a      	add	r2, r3
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	615a      	str	r2, [r3, #20]
 8004c00:	e016      	b.n	8004c30 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	0c5b      	lsrs	r3, r3, #17
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	2b06      	cmp	r3, #6
 8004c0c:	d110      	bne.n	8004c30 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c14:	2208      	movs	r2, #8
 8004c16:	4619      	mov	r1, r3
 8004c18:	6a38      	ldr	r0, [r7, #32]
 8004c1a:	f003 ff6b 	bl	8008af4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	695a      	ldr	r2, [r3, #20]
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	091b      	lsrs	r3, r3, #4
 8004c26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c2a:	441a      	add	r2, r3
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699a      	ldr	r2, [r3, #24]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0210 	orr.w	r2, r2, #16
 8004c3e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f004 f8e9 	bl	8008e1c <USB_ReadInterrupts>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c50:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004c54:	f040 80a7 	bne.w	8004da6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4618      	mov	r0, r3
 8004c62:	f004 f8ee 	bl	8008e42 <USB_ReadDevAllOutEpInterrupt>
 8004c66:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004c68:	e099      	b.n	8004d9e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6c:	f003 0301 	and.w	r3, r3, #1
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 808e 	beq.w	8004d92 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c7c:	b2d2      	uxtb	r2, r2
 8004c7e:	4611      	mov	r1, r2
 8004c80:	4618      	mov	r0, r3
 8004c82:	f004 f912 	bl	8008eaa <USB_ReadDevOutEPInterrupt>
 8004c86:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00c      	beq.n	8004cac <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c94:	015a      	lsls	r2, r3, #5
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	4413      	add	r3, r2
 8004c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004ca4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fea4 	bl	80059f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	f003 0308 	and.w	r3, r3, #8
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00c      	beq.n	8004cd0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb8:	015a      	lsls	r2, r3, #5
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	2308      	movs	r3, #8
 8004cc6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004cc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 ff7a 	bl	8005bc4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	f003 0310 	and.w	r3, r3, #16
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d008      	beq.n	8004cec <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	015a      	lsls	r2, r3, #5
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	2310      	movs	r3, #16
 8004cea:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d030      	beq.n	8004d58 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cfe:	2b80      	cmp	r3, #128	@ 0x80
 8004d00:	d109      	bne.n	8004d16 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	69fa      	ldr	r2, [r7, #28]
 8004d0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d14:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d18:	4613      	mov	r3, r2
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	4413      	add	r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	4413      	add	r3, r2
 8004d28:	3304      	adds	r3, #4
 8004d2a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	78db      	ldrb	r3, [r3, #3]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d108      	bne.n	8004d46 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2200      	movs	r2, #0
 8004d38:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f006 fd59 	bl	800b7f8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	015a      	lsls	r2, r3, #5
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d52:	461a      	mov	r2, r3
 8004d54:	2302      	movs	r3, #2
 8004d56:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	f003 0320 	and.w	r3, r3, #32
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d008      	beq.n	8004d74 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d6e:	461a      	mov	r2, r3
 8004d70:	2320      	movs	r3, #32
 8004d72:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d009      	beq.n	8004d92 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	015a      	lsls	r2, r3, #5
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	4413      	add	r3, r2
 8004d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d90:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	3301      	adds	r3, #1
 8004d96:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9a:	085b      	lsrs	r3, r3, #1
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	f47f af62 	bne.w	8004c6a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f004 f836 	bl	8008e1c <USB_ReadInterrupts>
 8004db0:	4603      	mov	r3, r0
 8004db2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004db6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004dba:	f040 80db 	bne.w	8004f74 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f004 f857 	bl	8008e76 <USB_ReadDevAllInEpInterrupt>
 8004dc8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004dce:	e0cd      	b.n	8004f6c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 80c2 	beq.w	8004f60 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de2:	b2d2      	uxtb	r2, r2
 8004de4:	4611      	mov	r1, r2
 8004de6:	4618      	mov	r0, r3
 8004de8:	f004 f87d 	bl	8008ee6 <USB_ReadDevInEPInterrupt>
 8004dec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d057      	beq.n	8004ea8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfa:	f003 030f 	and.w	r3, r3, #15
 8004dfe:	2201      	movs	r2, #1
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	43db      	mvns	r3, r3
 8004e12:	69f9      	ldr	r1, [r7, #28]
 8004e14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e18:	4013      	ands	r3, r2
 8004e1a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	4413      	add	r3, r2
 8004e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e28:	461a      	mov	r2, r3
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	799b      	ldrb	r3, [r3, #6]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d132      	bne.n	8004e9c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004e36:	6879      	ldr	r1, [r7, #4]
 8004e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	4413      	add	r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	440b      	add	r3, r1
 8004e44:	3320      	adds	r3, #32
 8004e46:	6819      	ldr	r1, [r3, #0]
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	00db      	lsls	r3, r3, #3
 8004e50:	4413      	add	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4403      	add	r3, r0
 8004e56:	331c      	adds	r3, #28
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4419      	add	r1, r3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e60:	4613      	mov	r3, r2
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	4413      	add	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4403      	add	r3, r0
 8004e6a:	3320      	adds	r3, #32
 8004e6c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d113      	bne.n	8004e9c <HAL_PCD_IRQHandler+0x3a2>
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e78:	4613      	mov	r3, r2
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	4413      	add	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	440b      	add	r3, r1
 8004e82:	3324      	adds	r3, #36	@ 0x24
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d108      	bne.n	8004e9c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e94:	461a      	mov	r2, r3
 8004e96:	2101      	movs	r1, #1
 8004e98:	f004 f884 	bl	8008fa4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f006 fc23 	bl	800b6ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f003 0308 	and.w	r3, r3, #8
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d008      	beq.n	8004ec4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	2308      	movs	r3, #8
 8004ec2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	f003 0310 	and.w	r3, r3, #16
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d008      	beq.n	8004ee0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	015a      	lsls	r2, r3, #5
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eda:	461a      	mov	r2, r3
 8004edc:	2310      	movs	r3, #16
 8004ede:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d008      	beq.n	8004efc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eec:	015a      	lsls	r2, r3, #5
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	2340      	movs	r3, #64	@ 0x40
 8004efa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d023      	beq.n	8004f4e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004f06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f08:	6a38      	ldr	r0, [r7, #32]
 8004f0a:	f003 f86b 	bl	8007fe4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f10:	4613      	mov	r3, r2
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	4413      	add	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	3310      	adds	r3, #16
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	3304      	adds	r3, #4
 8004f20:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	78db      	ldrb	r3, [r3, #3]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d108      	bne.n	8004f3c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	4619      	mov	r1, r3
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f006 fc70 	bl	800b81c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3e:	015a      	lsls	r2, r3, #5
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	4413      	add	r3, r2
 8004f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f48:	461a      	mov	r2, r3
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d003      	beq.n	8004f60 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004f58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 fcbd 	bl	80058da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f62:	3301      	adds	r3, #1
 8004f64:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f68:	085b      	lsrs	r3, r3, #1
 8004f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f47f af2e 	bne.w	8004dd0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f003 ff4f 	bl	8008e1c <USB_ReadInterrupts>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f88:	d122      	bne.n	8004fd0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	69fa      	ldr	r2, [r7, #28]
 8004f94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f98:	f023 0301 	bic.w	r3, r3, #1
 8004f9c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d108      	bne.n	8004fba <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 fea4 	bl	8005d00 <HAL_PCDEx_LPM_Callback>
 8004fb8:	e002      	b.n	8004fc0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f006 fc0e 	bl	800b7dc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695a      	ldr	r2, [r3, #20]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004fce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f003 ff21 	bl	8008e1c <USB_ReadInterrupts>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fe0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fe4:	d112      	bne.n	800500c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d102      	bne.n	8004ffc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f006 fbca 	bl	800b790 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695a      	ldr	r2, [r3, #20]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800500a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f003 ff03 	bl	8008e1c <USB_ReadInterrupts>
 8005016:	4603      	mov	r3, r0
 8005018:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800501c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005020:	f040 80b7 	bne.w	8005192 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	69fa      	ldr	r2, [r7, #28]
 800502e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005032:	f023 0301 	bic.w	r3, r3, #1
 8005036:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2110      	movs	r1, #16
 800503e:	4618      	mov	r0, r3
 8005040:	f002 ffd0 	bl	8007fe4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005044:	2300      	movs	r3, #0
 8005046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005048:	e046      	b.n	80050d8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800504a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504c:	015a      	lsls	r2, r3, #5
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	4413      	add	r3, r2
 8005052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005056:	461a      	mov	r2, r3
 8005058:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800505c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800505e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	4413      	add	r3, r2
 8005066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800506e:	0151      	lsls	r1, r2, #5
 8005070:	69fa      	ldr	r2, [r7, #28]
 8005072:	440a      	add	r2, r1
 8005074:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005078:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800507c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800507e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005080:	015a      	lsls	r2, r3, #5
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	4413      	add	r3, r2
 8005086:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800508a:	461a      	mov	r2, r3
 800508c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005090:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005094:	015a      	lsls	r2, r3, #5
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	4413      	add	r3, r2
 800509a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050a2:	0151      	lsls	r1, r2, #5
 80050a4:	69fa      	ldr	r2, [r7, #28]
 80050a6:	440a      	add	r2, r1
 80050a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050ac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80050b0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80050b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b4:	015a      	lsls	r2, r3, #5
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	4413      	add	r3, r2
 80050ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c2:	0151      	lsls	r1, r2, #5
 80050c4:	69fa      	ldr	r2, [r7, #28]
 80050c6:	440a      	add	r2, r1
 80050c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80050d0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d4:	3301      	adds	r3, #1
 80050d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	791b      	ldrb	r3, [r3, #4]
 80050dc:	461a      	mov	r2, r3
 80050de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d3b2      	bcc.n	800504a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	69fa      	ldr	r2, [r7, #28]
 80050ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050f2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80050f6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	7bdb      	ldrb	r3, [r3, #15]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d016      	beq.n	800512e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005106:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800510a:	69fa      	ldr	r2, [r7, #28]
 800510c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005110:	f043 030b 	orr.w	r3, r3, #11
 8005114:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800511e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005120:	69fa      	ldr	r2, [r7, #28]
 8005122:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005126:	f043 030b 	orr.w	r3, r3, #11
 800512a:	6453      	str	r3, [r2, #68]	@ 0x44
 800512c:	e015      	b.n	800515a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800513c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005140:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005144:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005154:	f043 030b 	orr.w	r3, r3, #11
 8005158:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69fa      	ldr	r2, [r7, #28]
 8005164:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005168:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800516c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6818      	ldr	r0, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800517c:	461a      	mov	r2, r3
 800517e:	f003 ff11 	bl	8008fa4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	695a      	ldr	r2, [r3, #20]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005190:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4618      	mov	r0, r3
 8005198:	f003 fe40 	bl	8008e1c <USB_ReadInterrupts>
 800519c:	4603      	mov	r3, r0
 800519e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051a6:	d123      	bne.n	80051f0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4618      	mov	r0, r3
 80051ae:	f003 fed6 	bl	8008f5e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f002 ff8d 	bl	80080d6 <USB_GetDevSpeed>
 80051bc:	4603      	mov	r3, r0
 80051be:	461a      	mov	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681c      	ldr	r4, [r3, #0]
 80051c8:	f001 f9ca 	bl	8006560 <HAL_RCC_GetHCLKFreq>
 80051cc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80051d2:	461a      	mov	r2, r3
 80051d4:	4620      	mov	r0, r4
 80051d6:	f002 fc91 	bl	8007afc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f006 faaf 	bl	800b73e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695a      	ldr	r2, [r3, #20]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80051ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4618      	mov	r0, r3
 80051f6:	f003 fe11 	bl	8008e1c <USB_ReadInterrupts>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f003 0308 	and.w	r3, r3, #8
 8005200:	2b08      	cmp	r3, #8
 8005202:	d10a      	bne.n	800521a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f006 fa8c 	bl	800b722 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695a      	ldr	r2, [r3, #20]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f002 0208 	and.w	r2, r2, #8
 8005218:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4618      	mov	r0, r3
 8005220:	f003 fdfc 	bl	8008e1c <USB_ReadInterrupts>
 8005224:	4603      	mov	r3, r0
 8005226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522a:	2b80      	cmp	r3, #128	@ 0x80
 800522c:	d123      	bne.n	8005276 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800523a:	2301      	movs	r3, #1
 800523c:	627b      	str	r3, [r7, #36]	@ 0x24
 800523e:	e014      	b.n	800526a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d105      	bne.n	8005264 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525a:	b2db      	uxtb	r3, r3
 800525c:	4619      	mov	r1, r3
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 fb0a 	bl	8005878 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	3301      	adds	r3, #1
 8005268:	627b      	str	r3, [r7, #36]	@ 0x24
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	791b      	ldrb	r3, [r3, #4]
 800526e:	461a      	mov	r2, r3
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	4293      	cmp	r3, r2
 8005274:	d3e4      	bcc.n	8005240 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f003 fdce 	bl	8008e1c <USB_ReadInterrupts>
 8005280:	4603      	mov	r3, r0
 8005282:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800528a:	d13c      	bne.n	8005306 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800528c:	2301      	movs	r3, #1
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005290:	e02b      	b.n	80052ea <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	015a      	lsls	r2, r3, #5
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	4413      	add	r3, r2
 800529a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052a6:	4613      	mov	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	4413      	add	r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	3318      	adds	r3, #24
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d115      	bne.n	80052e4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80052b8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	da12      	bge.n	80052e4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c2:	4613      	mov	r3, r2
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	4413      	add	r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	440b      	add	r3, r1
 80052cc:	3317      	adds	r3, #23
 80052ce:	2201      	movs	r2, #1
 80052d0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80052d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	4619      	mov	r1, r3
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 faca 	bl	8005878 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e6:	3301      	adds	r3, #1
 80052e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	791b      	ldrb	r3, [r3, #4]
 80052ee:	461a      	mov	r2, r3
 80052f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d3cd      	bcc.n	8005292 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695a      	ldr	r2, [r3, #20]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005304:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4618      	mov	r0, r3
 800530c:	f003 fd86 	bl	8008e1c <USB_ReadInterrupts>
 8005310:	4603      	mov	r3, r0
 8005312:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005316:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800531a:	d156      	bne.n	80053ca <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800531c:	2301      	movs	r3, #1
 800531e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005320:	e045      	b.n	80053ae <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005324:	015a      	lsls	r2, r3, #5
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	4413      	add	r3, r2
 800532a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005332:	6879      	ldr	r1, [r7, #4]
 8005334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005336:	4613      	mov	r3, r2
 8005338:	00db      	lsls	r3, r3, #3
 800533a:	4413      	add	r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d12e      	bne.n	80053a8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800534a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800534c:	2b00      	cmp	r3, #0
 800534e:	da2b      	bge.n	80053a8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800535c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005360:	429a      	cmp	r2, r3
 8005362:	d121      	bne.n	80053a8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005364:	6879      	ldr	r1, [r7, #4]
 8005366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005368:	4613      	mov	r3, r2
 800536a:	00db      	lsls	r3, r3, #3
 800536c:	4413      	add	r3, r2
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	440b      	add	r3, r1
 8005372:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005376:	2201      	movs	r2, #1
 8005378:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10a      	bne.n	80053a8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	69fa      	ldr	r2, [r7, #28]
 800539c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053a4:	6053      	str	r3, [r2, #4]
            break;
 80053a6:	e008      	b.n	80053ba <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80053a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053aa:	3301      	adds	r3, #1
 80053ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	791b      	ldrb	r3, [r3, #4]
 80053b2:	461a      	mov	r2, r3
 80053b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d3b3      	bcc.n	8005322 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	695a      	ldr	r2, [r3, #20]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80053c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4618      	mov	r0, r3
 80053d0:	f003 fd24 	bl	8008e1c <USB_ReadInterrupts>
 80053d4:	4603      	mov	r3, r0
 80053d6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80053da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053de:	d10a      	bne.n	80053f6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f006 fa2d 	bl	800b840 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	695a      	ldr	r2, [r3, #20]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80053f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f003 fd0e 	bl	8008e1c <USB_ReadInterrupts>
 8005400:	4603      	mov	r3, r0
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b04      	cmp	r3, #4
 8005408:	d115      	bne.n	8005436 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f006 fa1d 	bl	800b85c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6859      	ldr	r1, [r3, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
 8005432:	e000      	b.n	8005436 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005434:	bf00      	nop
    }
  }
}
 8005436:	3734      	adds	r7, #52	@ 0x34
 8005438:	46bd      	mov	sp, r7
 800543a:	bd90      	pop	{r4, r7, pc}

0800543c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	460b      	mov	r3, r1
 8005446:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <HAL_PCD_SetAddress+0x1a>
 8005452:	2302      	movs	r3, #2
 8005454:	e012      	b.n	800547c <HAL_PCD_SetAddress+0x40>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	78fa      	ldrb	r2, [r7, #3]
 8005462:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	78fa      	ldrb	r2, [r7, #3]
 800546a:	4611      	mov	r1, r2
 800546c:	4618      	mov	r0, r3
 800546e:	f003 fc6d 	bl	8008d4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	4608      	mov	r0, r1
 800548e:	4611      	mov	r1, r2
 8005490:	461a      	mov	r2, r3
 8005492:	4603      	mov	r3, r0
 8005494:	70fb      	strb	r3, [r7, #3]
 8005496:	460b      	mov	r3, r1
 8005498:	803b      	strh	r3, [r7, #0]
 800549a:	4613      	mov	r3, r2
 800549c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800549e:	2300      	movs	r3, #0
 80054a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80054a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	da0f      	bge.n	80054ca <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054aa:	78fb      	ldrb	r3, [r7, #3]
 80054ac:	f003 020f 	and.w	r2, r3, #15
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	3310      	adds	r3, #16
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	4413      	add	r3, r2
 80054be:	3304      	adds	r3, #4
 80054c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	705a      	strb	r2, [r3, #1]
 80054c8:	e00f      	b.n	80054ea <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054ca:	78fb      	ldrb	r3, [r7, #3]
 80054cc:	f003 020f 	and.w	r2, r3, #15
 80054d0:	4613      	mov	r3, r2
 80054d2:	00db      	lsls	r3, r3, #3
 80054d4:	4413      	add	r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	4413      	add	r3, r2
 80054e0:	3304      	adds	r3, #4
 80054e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80054ea:	78fb      	ldrb	r3, [r7, #3]
 80054ec:	f003 030f 	and.w	r3, r3, #15
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80054f6:	883b      	ldrh	r3, [r7, #0]
 80054f8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	78ba      	ldrb	r2, [r7, #2]
 8005504:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	785b      	ldrb	r3, [r3, #1]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d004      	beq.n	8005518 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005518:	78bb      	ldrb	r3, [r7, #2]
 800551a:	2b02      	cmp	r3, #2
 800551c:	d102      	bne.n	8005524 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800552a:	2b01      	cmp	r3, #1
 800552c:	d101      	bne.n	8005532 <HAL_PCD_EP_Open+0xae>
 800552e:	2302      	movs	r3, #2
 8005530:	e00e      	b.n	8005550 <HAL_PCD_EP_Open+0xcc>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68f9      	ldr	r1, [r7, #12]
 8005540:	4618      	mov	r0, r3
 8005542:	f002 fded 	bl	8008120 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800554e:	7afb      	ldrb	r3, [r7, #11]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	460b      	mov	r3, r1
 8005562:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005564:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005568:	2b00      	cmp	r3, #0
 800556a:	da0f      	bge.n	800558c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800556c:	78fb      	ldrb	r3, [r7, #3]
 800556e:	f003 020f 	and.w	r2, r3, #15
 8005572:	4613      	mov	r3, r2
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	3310      	adds	r3, #16
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	4413      	add	r3, r2
 8005580:	3304      	adds	r3, #4
 8005582:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	705a      	strb	r2, [r3, #1]
 800558a:	e00f      	b.n	80055ac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800558c:	78fb      	ldrb	r3, [r7, #3]
 800558e:	f003 020f 	and.w	r2, r3, #15
 8005592:	4613      	mov	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4413      	add	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	4413      	add	r3, r2
 80055a2:	3304      	adds	r3, #4
 80055a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80055ac:	78fb      	ldrb	r3, [r7, #3]
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	b2da      	uxtb	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_PCD_EP_Close+0x6e>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e00e      	b.n	80055e4 <HAL_PCD_EP_Close+0x8c>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68f9      	ldr	r1, [r7, #12]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f002 fe2b 	bl	8008230 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	607a      	str	r2, [r7, #4]
 80055f6:	603b      	str	r3, [r7, #0]
 80055f8:	460b      	mov	r3, r1
 80055fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055fc:	7afb      	ldrb	r3, [r7, #11]
 80055fe:	f003 020f 	and.w	r2, r3, #15
 8005602:	4613      	mov	r3, r2
 8005604:	00db      	lsls	r3, r3, #3
 8005606:	4413      	add	r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	4413      	add	r3, r2
 8005612:	3304      	adds	r3, #4
 8005614:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2200      	movs	r2, #0
 8005626:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	2200      	movs	r2, #0
 800562c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800562e:	7afb      	ldrb	r3, [r7, #11]
 8005630:	f003 030f 	and.w	r3, r3, #15
 8005634:	b2da      	uxtb	r2, r3
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	799b      	ldrb	r3, [r3, #6]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d102      	bne.n	8005648 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6818      	ldr	r0, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	799b      	ldrb	r3, [r3, #6]
 8005650:	461a      	mov	r2, r3
 8005652:	6979      	ldr	r1, [r7, #20]
 8005654:	f002 fec8 	bl	80083e8 <USB_EPStartXfer>

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
 800566a:	460b      	mov	r3, r1
 800566c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800566e:	78fb      	ldrb	r3, [r7, #3]
 8005670:	f003 020f 	and.w	r2, r3, #15
 8005674:	6879      	ldr	r1, [r7, #4]
 8005676:	4613      	mov	r3, r2
 8005678:	00db      	lsls	r3, r3, #3
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	440b      	add	r3, r1
 8005680:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005684:	681b      	ldr	r3, [r3, #0]
}
 8005686:	4618      	mov	r0, r3
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b086      	sub	sp, #24
 8005696:	af00      	add	r7, sp, #0
 8005698:	60f8      	str	r0, [r7, #12]
 800569a:	607a      	str	r2, [r7, #4]
 800569c:	603b      	str	r3, [r7, #0]
 800569e:	460b      	mov	r3, r1
 80056a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056a2:	7afb      	ldrb	r3, [r7, #11]
 80056a4:	f003 020f 	and.w	r2, r3, #15
 80056a8:	4613      	mov	r3, r2
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	4413      	add	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	3310      	adds	r3, #16
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	4413      	add	r3, r2
 80056b6:	3304      	adds	r3, #4
 80056b8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	2200      	movs	r2, #0
 80056ca:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2201      	movs	r2, #1
 80056d0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056d2:	7afb      	ldrb	r3, [r7, #11]
 80056d4:	f003 030f 	and.w	r3, r3, #15
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	799b      	ldrb	r3, [r3, #6]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d102      	bne.n	80056ec <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6818      	ldr	r0, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	799b      	ldrb	r3, [r3, #6]
 80056f4:	461a      	mov	r2, r3
 80056f6:	6979      	ldr	r1, [r7, #20]
 80056f8:	f002 fe76 	bl	80083e8 <USB_EPStartXfer>

  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b084      	sub	sp, #16
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
 800570e:	460b      	mov	r3, r1
 8005710:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005712:	78fb      	ldrb	r3, [r7, #3]
 8005714:	f003 030f 	and.w	r3, r3, #15
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	7912      	ldrb	r2, [r2, #4]
 800571c:	4293      	cmp	r3, r2
 800571e:	d901      	bls.n	8005724 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e04f      	b.n	80057c4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005724:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005728:	2b00      	cmp	r3, #0
 800572a:	da0f      	bge.n	800574c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	f003 020f 	and.w	r2, r3, #15
 8005732:	4613      	mov	r3, r2
 8005734:	00db      	lsls	r3, r3, #3
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	3310      	adds	r3, #16
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	4413      	add	r3, r2
 8005740:	3304      	adds	r3, #4
 8005742:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2201      	movs	r2, #1
 8005748:	705a      	strb	r2, [r3, #1]
 800574a:	e00d      	b.n	8005768 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800574c:	78fa      	ldrb	r2, [r7, #3]
 800574e:	4613      	mov	r3, r2
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	4413      	add	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	3304      	adds	r3, #4
 8005760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2201      	movs	r2, #1
 800576c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800576e:	78fb      	ldrb	r3, [r7, #3]
 8005770:	f003 030f 	and.w	r3, r3, #15
 8005774:	b2da      	uxtb	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005780:	2b01      	cmp	r3, #1
 8005782:	d101      	bne.n	8005788 <HAL_PCD_EP_SetStall+0x82>
 8005784:	2302      	movs	r3, #2
 8005786:	e01d      	b.n	80057c4 <HAL_PCD_EP_SetStall+0xbe>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68f9      	ldr	r1, [r7, #12]
 8005796:	4618      	mov	r0, r3
 8005798:	f003 fa04 	bl	8008ba4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800579c:	78fb      	ldrb	r3, [r7, #3]
 800579e:	f003 030f 	and.w	r3, r3, #15
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6818      	ldr	r0, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	7999      	ldrb	r1, [r3, #6]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057b4:	461a      	mov	r2, r3
 80057b6:	f003 fbf5 	bl	8008fa4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	460b      	mov	r3, r1
 80057d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80057d8:	78fb      	ldrb	r3, [r7, #3]
 80057da:	f003 030f 	and.w	r3, r3, #15
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	7912      	ldrb	r2, [r2, #4]
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d901      	bls.n	80057ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e042      	b.n	8005870 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80057ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	da0f      	bge.n	8005812 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057f2:	78fb      	ldrb	r3, [r7, #3]
 80057f4:	f003 020f 	and.w	r2, r3, #15
 80057f8:	4613      	mov	r3, r2
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	4413      	add	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	3310      	adds	r3, #16
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	4413      	add	r3, r2
 8005806:	3304      	adds	r3, #4
 8005808:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2201      	movs	r2, #1
 800580e:	705a      	strb	r2, [r3, #1]
 8005810:	e00f      	b.n	8005832 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	f003 020f 	and.w	r2, r3, #15
 8005818:	4613      	mov	r3, r2
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	4413      	add	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	4413      	add	r3, r2
 8005828:	3304      	adds	r3, #4
 800582a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005838:	78fb      	ldrb	r3, [r7, #3]
 800583a:	f003 030f 	and.w	r3, r3, #15
 800583e:	b2da      	uxtb	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_PCD_EP_ClrStall+0x86>
 800584e:	2302      	movs	r3, #2
 8005850:	e00e      	b.n	8005870 <HAL_PCD_EP_ClrStall+0xa4>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68f9      	ldr	r1, [r7, #12]
 8005860:	4618      	mov	r0, r3
 8005862:	f003 fa0d 	bl	8008c80 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	460b      	mov	r3, r1
 8005882:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005884:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005888:	2b00      	cmp	r3, #0
 800588a:	da0c      	bge.n	80058a6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800588c:	78fb      	ldrb	r3, [r7, #3]
 800588e:	f003 020f 	and.w	r2, r3, #15
 8005892:	4613      	mov	r3, r2
 8005894:	00db      	lsls	r3, r3, #3
 8005896:	4413      	add	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	3310      	adds	r3, #16
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	4413      	add	r3, r2
 80058a0:	3304      	adds	r3, #4
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	e00c      	b.n	80058c0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058a6:	78fb      	ldrb	r3, [r7, #3]
 80058a8:	f003 020f 	and.w	r2, r3, #15
 80058ac:	4613      	mov	r3, r2
 80058ae:	00db      	lsls	r3, r3, #3
 80058b0:	4413      	add	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	4413      	add	r3, r2
 80058bc:	3304      	adds	r3, #4
 80058be:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68f9      	ldr	r1, [r7, #12]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f003 f82c 	bl	8008924 <USB_EPStopXfer>
 80058cc:	4603      	mov	r3, r0
 80058ce:	72fb      	strb	r3, [r7, #11]

  return ret;
 80058d0:	7afb      	ldrb	r3, [r7, #11]
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}

080058da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b08a      	sub	sp, #40	@ 0x28
 80058de:	af02      	add	r7, sp, #8
 80058e0:	6078      	str	r0, [r7, #4]
 80058e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	4613      	mov	r3, r2
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	4413      	add	r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	3310      	adds	r3, #16
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	4413      	add	r3, r2
 80058fe:	3304      	adds	r3, #4
 8005900:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	695a      	ldr	r2, [r3, #20]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	429a      	cmp	r2, r3
 800590c:	d901      	bls.n	8005912 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e06b      	b.n	80059ea <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	695b      	ldr	r3, [r3, #20]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	69fa      	ldr	r2, [r7, #28]
 8005924:	429a      	cmp	r2, r3
 8005926:	d902      	bls.n	800592e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	3303      	adds	r3, #3
 8005932:	089b      	lsrs	r3, r3, #2
 8005934:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005936:	e02a      	b.n	800598e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	691a      	ldr	r2, [r3, #16]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	429a      	cmp	r2, r3
 800594c:	d902      	bls.n	8005954 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	3303      	adds	r3, #3
 8005958:	089b      	lsrs	r3, r3, #2
 800595a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	68d9      	ldr	r1, [r3, #12]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	b2da      	uxtb	r2, r3
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	4603      	mov	r3, r0
 8005970:	6978      	ldr	r0, [r7, #20]
 8005972:	f003 f881 	bl	8008a78 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	441a      	add	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	695a      	ldr	r2, [r3, #20]
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	441a      	add	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	015a      	lsls	r2, r3, #5
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	4413      	add	r3, r2
 8005996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d809      	bhi.n	80059b8 <PCD_WriteEmptyTxFifo+0xde>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	695a      	ldr	r2, [r3, #20]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d203      	bcs.n	80059b8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1bf      	bne.n	8005938 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	691a      	ldr	r2, [r3, #16]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d811      	bhi.n	80059e8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	2201      	movs	r2, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	43db      	mvns	r3, r3
 80059de:	6939      	ldr	r1, [r7, #16]
 80059e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059e4:	4013      	ands	r3, r2
 80059e6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3720      	adds	r7, #32
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b088      	sub	sp, #32
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	333c      	adds	r3, #60	@ 0x3c
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	015a      	lsls	r2, r3, #5
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	4413      	add	r3, r2
 8005a1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	799b      	ldrb	r3, [r3, #6]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d17b      	bne.n	8005b22 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	f003 0308 	and.w	r3, r3, #8
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d015      	beq.n	8005a60 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	4a61      	ldr	r2, [pc, #388]	@ (8005bbc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	f240 80b9 	bls.w	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80b3 	beq.w	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	015a      	lsls	r2, r3, #5
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	4413      	add	r3, r2
 8005a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a56:	461a      	mov	r2, r3
 8005a58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a5c:	6093      	str	r3, [r2, #8]
 8005a5e:	e0a7      	b.n	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f003 0320 	and.w	r3, r3, #32
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d009      	beq.n	8005a7e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a76:	461a      	mov	r2, r3
 8005a78:	2320      	movs	r3, #32
 8005a7a:	6093      	str	r3, [r2, #8]
 8005a7c:	e098      	b.n	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f040 8093 	bne.w	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	4a4b      	ldr	r2, [pc, #300]	@ (8005bbc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d90f      	bls.n	8005ab2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00a      	beq.n	8005ab2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	015a      	lsls	r2, r3, #5
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aae:	6093      	str	r3, [r2, #8]
 8005ab0:	e07e      	b.n	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	00db      	lsls	r3, r3, #3
 8005ab8:	4413      	add	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a1a      	ldr	r2, [r3, #32]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	0159      	lsls	r1, r3, #5
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	440b      	add	r3, r1
 8005ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ade:	1ad2      	subs	r2, r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d114      	bne.n	8005b14 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6818      	ldr	r0, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005afc:	461a      	mov	r2, r3
 8005afe:	2101      	movs	r1, #1
 8005b00:	f003 fa50 	bl	8008fa4 <USB_EP0_OutStart>
 8005b04:	e006      	b.n	8005b14 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	68da      	ldr	r2, [r3, #12]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	441a      	add	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	4619      	mov	r1, r3
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f005 fdcc 	bl	800b6b8 <HAL_PCD_DataOutStageCallback>
 8005b20:	e046      	b.n	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	4a26      	ldr	r2, [pc, #152]	@ (8005bc0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d124      	bne.n	8005b74 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00a      	beq.n	8005b4a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	015a      	lsls	r2, r3, #5
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b40:	461a      	mov	r2, r3
 8005b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b46:	6093      	str	r3, [r2, #8]
 8005b48:	e032      	b.n	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d008      	beq.n	8005b66 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	015a      	lsls	r2, r3, #5
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b60:	461a      	mov	r2, r3
 8005b62:	2320      	movs	r3, #32
 8005b64:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f005 fda3 	bl	800b6b8 <HAL_PCD_DataOutStageCallback>
 8005b72:	e01d      	b.n	8005bb0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d114      	bne.n	8005ba4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005b7a:	6879      	ldr	r1, [r7, #4]
 8005b7c:	683a      	ldr	r2, [r7, #0]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	00db      	lsls	r3, r3, #3
 8005b82:	4413      	add	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	440b      	add	r3, r1
 8005b88:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d108      	bne.n	8005ba4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6818      	ldr	r0, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	f003 fa00 	bl	8008fa4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	4619      	mov	r1, r3
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f005 fd84 	bl	800b6b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3720      	adds	r7, #32
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	4f54300a 	.word	0x4f54300a
 8005bc0:	4f54310a 	.word	0x4f54310a

08005bc4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	333c      	adds	r3, #60	@ 0x3c
 8005bdc:	3304      	adds	r3, #4
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	015a      	lsls	r2, r3, #5
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4413      	add	r3, r2
 8005bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a15      	ldr	r2, [pc, #84]	@ (8005c4c <PCD_EP_OutSetupPacket_int+0x88>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d90e      	bls.n	8005c18 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d009      	beq.n	8005c18 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c10:	461a      	mov	r2, r3
 8005c12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c16:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f005 fd3b 	bl	800b694 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	4a0a      	ldr	r2, [pc, #40]	@ (8005c4c <PCD_EP_OutSetupPacket_int+0x88>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d90c      	bls.n	8005c40 <PCD_EP_OutSetupPacket_int+0x7c>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	799b      	ldrb	r3, [r3, #6]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d108      	bne.n	8005c40 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6818      	ldr	r0, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c38:	461a      	mov	r2, r3
 8005c3a:	2101      	movs	r1, #1
 8005c3c:	f003 f9b2 	bl	8008fa4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	4f54300a 	.word	0x4f54300a

08005c50 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	460b      	mov	r3, r1
 8005c5a:	70fb      	strb	r3, [r7, #3]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c66:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005c68:	78fb      	ldrb	r3, [r7, #3]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d107      	bne.n	8005c7e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005c6e:	883b      	ldrh	r3, [r7, #0]
 8005c70:	0419      	lsls	r1, r3, #16
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c7c:	e028      	b.n	8005cd0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c84:	0c1b      	lsrs	r3, r3, #16
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	4413      	add	r3, r2
 8005c8a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	73fb      	strb	r3, [r7, #15]
 8005c90:	e00d      	b.n	8005cae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	7bfb      	ldrb	r3, [r7, #15]
 8005c98:	3340      	adds	r3, #64	@ 0x40
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	0c1b      	lsrs	r3, r3, #16
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
 8005caa:	3301      	adds	r3, #1
 8005cac:	73fb      	strb	r3, [r7, #15]
 8005cae:	7bfa      	ldrb	r2, [r7, #15]
 8005cb0:	78fb      	ldrb	r3, [r7, #3]
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d3ec      	bcc.n	8005c92 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005cb8:	883b      	ldrh	r3, [r7, #0]
 8005cba:	0418      	lsls	r0, r3, #16
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6819      	ldr	r1, [r3, #0]
 8005cc0:	78fb      	ldrb	r3, [r7, #3]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	4302      	orrs	r2, r0
 8005cc8:	3340      	adds	r3, #64	@ 0x40
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	440b      	add	r3, r1
 8005cce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005cde:	b480      	push	{r7}
 8005ce0:	b083      	sub	sp, #12
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	887a      	ldrh	r2, [r7, #2]
 8005cf0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e267      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d075      	beq.n	8005e22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005d36:	4b88      	ldr	r3, [pc, #544]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 030c 	and.w	r3, r3, #12
 8005d3e:	2b04      	cmp	r3, #4
 8005d40:	d00c      	beq.n	8005d5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d42:	4b85      	ldr	r3, [pc, #532]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005d4a:	2b08      	cmp	r3, #8
 8005d4c:	d112      	bne.n	8005d74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d4e:	4b82      	ldr	r3, [pc, #520]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d5a:	d10b      	bne.n	8005d74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d5c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d05b      	beq.n	8005e20 <HAL_RCC_OscConfig+0x108>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d157      	bne.n	8005e20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e242      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d7c:	d106      	bne.n	8005d8c <HAL_RCC_OscConfig+0x74>
 8005d7e:	4b76      	ldr	r3, [pc, #472]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a75      	ldr	r2, [pc, #468]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d88:	6013      	str	r3, [r2, #0]
 8005d8a:	e01d      	b.n	8005dc8 <HAL_RCC_OscConfig+0xb0>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d94:	d10c      	bne.n	8005db0 <HAL_RCC_OscConfig+0x98>
 8005d96:	4b70      	ldr	r3, [pc, #448]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a6f      	ldr	r2, [pc, #444]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005d9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005da0:	6013      	str	r3, [r2, #0]
 8005da2:	4b6d      	ldr	r3, [pc, #436]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a6c      	ldr	r2, [pc, #432]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dac:	6013      	str	r3, [r2, #0]
 8005dae:	e00b      	b.n	8005dc8 <HAL_RCC_OscConfig+0xb0>
 8005db0:	4b69      	ldr	r3, [pc, #420]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a68      	ldr	r2, [pc, #416]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005db6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	4b66      	ldr	r3, [pc, #408]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a65      	ldr	r2, [pc, #404]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005dc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005dc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d013      	beq.n	8005df8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd0:	f7fd f8a8 	bl	8002f24 <HAL_GetTick>
 8005dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dd6:	e008      	b.n	8005dea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dd8:	f7fd f8a4 	bl	8002f24 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	2b64      	cmp	r3, #100	@ 0x64
 8005de4:	d901      	bls.n	8005dea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e207      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dea:	4b5b      	ldr	r3, [pc, #364]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d0f0      	beq.n	8005dd8 <HAL_RCC_OscConfig+0xc0>
 8005df6:	e014      	b.n	8005e22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df8:	f7fd f894 	bl	8002f24 <HAL_GetTick>
 8005dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dfe:	e008      	b.n	8005e12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e00:	f7fd f890 	bl	8002f24 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	2b64      	cmp	r3, #100	@ 0x64
 8005e0c:	d901      	bls.n	8005e12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e1f3      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e12:	4b51      	ldr	r3, [pc, #324]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1f0      	bne.n	8005e00 <HAL_RCC_OscConfig+0xe8>
 8005e1e:	e000      	b.n	8005e22 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d063      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005e2e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 030c 	and.w	r3, r3, #12
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00b      	beq.n	8005e52 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e3a:	4b47      	ldr	r3, [pc, #284]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005e42:	2b08      	cmp	r3, #8
 8005e44:	d11c      	bne.n	8005e80 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e46:	4b44      	ldr	r3, [pc, #272]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d116      	bne.n	8005e80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e52:	4b41      	ldr	r3, [pc, #260]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <HAL_RCC_OscConfig+0x152>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d001      	beq.n	8005e6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e1c7      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	4937      	ldr	r1, [pc, #220]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e7e:	e03a      	b.n	8005ef6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d020      	beq.n	8005eca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e88:	4b34      	ldr	r3, [pc, #208]	@ (8005f5c <HAL_RCC_OscConfig+0x244>)
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e8e:	f7fd f849 	bl	8002f24 <HAL_GetTick>
 8005e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e94:	e008      	b.n	8005ea8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e96:	f7fd f845 	bl	8002f24 <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d901      	bls.n	8005ea8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e1a8      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea8:	4b2b      	ldr	r3, [pc, #172]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d0f0      	beq.n	8005e96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eb4:	4b28      	ldr	r3, [pc, #160]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	4925      	ldr	r1, [pc, #148]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	600b      	str	r3, [r1, #0]
 8005ec8:	e015      	b.n	8005ef6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005eca:	4b24      	ldr	r3, [pc, #144]	@ (8005f5c <HAL_RCC_OscConfig+0x244>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed0:	f7fd f828 	bl	8002f24 <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ed8:	f7fd f824 	bl	8002f24 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e187      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eea:	4b1b      	ldr	r3, [pc, #108]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1f0      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0308 	and.w	r3, r3, #8
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d036      	beq.n	8005f70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d016      	beq.n	8005f38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f0a:	4b15      	ldr	r3, [pc, #84]	@ (8005f60 <HAL_RCC_OscConfig+0x248>)
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f10:	f7fd f808 	bl	8002f24 <HAL_GetTick>
 8005f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f16:	e008      	b.n	8005f2a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f18:	f7fd f804 	bl	8002f24 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e167      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f58 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f2e:	f003 0302 	and.w	r3, r3, #2
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d0f0      	beq.n	8005f18 <HAL_RCC_OscConfig+0x200>
 8005f36:	e01b      	b.n	8005f70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f38:	4b09      	ldr	r3, [pc, #36]	@ (8005f60 <HAL_RCC_OscConfig+0x248>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f3e:	f7fc fff1 	bl	8002f24 <HAL_GetTick>
 8005f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f44:	e00e      	b.n	8005f64 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f46:	f7fc ffed 	bl	8002f24 <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d907      	bls.n	8005f64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e150      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	42470000 	.word	0x42470000
 8005f60:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f64:	4b88      	ldr	r3, [pc, #544]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f68:	f003 0302 	and.w	r3, r3, #2
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1ea      	bne.n	8005f46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 8097 	beq.w	80060ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f82:	4b81      	ldr	r3, [pc, #516]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10f      	bne.n	8005fae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f8e:	2300      	movs	r3, #0
 8005f90:	60bb      	str	r3, [r7, #8]
 8005f92:	4b7d      	ldr	r3, [pc, #500]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f96:	4a7c      	ldr	r2, [pc, #496]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f9e:	4b7a      	ldr	r3, [pc, #488]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fa6:	60bb      	str	r3, [r7, #8]
 8005fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005faa:	2301      	movs	r3, #1
 8005fac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fae:	4b77      	ldr	r3, [pc, #476]	@ (800618c <HAL_RCC_OscConfig+0x474>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d118      	bne.n	8005fec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fba:	4b74      	ldr	r3, [pc, #464]	@ (800618c <HAL_RCC_OscConfig+0x474>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a73      	ldr	r2, [pc, #460]	@ (800618c <HAL_RCC_OscConfig+0x474>)
 8005fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fc6:	f7fc ffad 	bl	8002f24 <HAL_GetTick>
 8005fca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fcc:	e008      	b.n	8005fe0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fce:	f7fc ffa9 	bl	8002f24 <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d901      	bls.n	8005fe0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e10c      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fe0:	4b6a      	ldr	r3, [pc, #424]	@ (800618c <HAL_RCC_OscConfig+0x474>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d0f0      	beq.n	8005fce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d106      	bne.n	8006002 <HAL_RCC_OscConfig+0x2ea>
 8005ff4:	4b64      	ldr	r3, [pc, #400]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ff8:	4a63      	ldr	r2, [pc, #396]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8005ffa:	f043 0301 	orr.w	r3, r3, #1
 8005ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006000:	e01c      	b.n	800603c <HAL_RCC_OscConfig+0x324>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	2b05      	cmp	r3, #5
 8006008:	d10c      	bne.n	8006024 <HAL_RCC_OscConfig+0x30c>
 800600a:	4b5f      	ldr	r3, [pc, #380]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 800600c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600e:	4a5e      	ldr	r2, [pc, #376]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006010:	f043 0304 	orr.w	r3, r3, #4
 8006014:	6713      	str	r3, [r2, #112]	@ 0x70
 8006016:	4b5c      	ldr	r3, [pc, #368]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800601a:	4a5b      	ldr	r2, [pc, #364]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 800601c:	f043 0301 	orr.w	r3, r3, #1
 8006020:	6713      	str	r3, [r2, #112]	@ 0x70
 8006022:	e00b      	b.n	800603c <HAL_RCC_OscConfig+0x324>
 8006024:	4b58      	ldr	r3, [pc, #352]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006028:	4a57      	ldr	r2, [pc, #348]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 800602a:	f023 0301 	bic.w	r3, r3, #1
 800602e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006030:	4b55      	ldr	r3, [pc, #340]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006034:	4a54      	ldr	r2, [pc, #336]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006036:	f023 0304 	bic.w	r3, r3, #4
 800603a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d015      	beq.n	8006070 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006044:	f7fc ff6e 	bl	8002f24 <HAL_GetTick>
 8006048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800604a:	e00a      	b.n	8006062 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800604c:	f7fc ff6a 	bl	8002f24 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800605a:	4293      	cmp	r3, r2
 800605c:	d901      	bls.n	8006062 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e0cb      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006062:	4b49      	ldr	r3, [pc, #292]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006066:	f003 0302 	and.w	r3, r3, #2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0ee      	beq.n	800604c <HAL_RCC_OscConfig+0x334>
 800606e:	e014      	b.n	800609a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006070:	f7fc ff58 	bl	8002f24 <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006076:	e00a      	b.n	800608e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006078:	f7fc ff54 	bl	8002f24 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006086:	4293      	cmp	r3, r2
 8006088:	d901      	bls.n	800608e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e0b5      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800608e:	4b3e      	ldr	r3, [pc, #248]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1ee      	bne.n	8006078 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800609a:	7dfb      	ldrb	r3, [r7, #23]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d105      	bne.n	80060ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060a0:	4b39      	ldr	r3, [pc, #228]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 80060a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a4:	4a38      	ldr	r2, [pc, #224]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 80060a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	f000 80a1 	beq.w	80061f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060b6:	4b34      	ldr	r3, [pc, #208]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 030c 	and.w	r3, r3, #12
 80060be:	2b08      	cmp	r3, #8
 80060c0:	d05c      	beq.n	800617c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d141      	bne.n	800614e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060ca:	4b31      	ldr	r3, [pc, #196]	@ (8006190 <HAL_RCC_OscConfig+0x478>)
 80060cc:	2200      	movs	r2, #0
 80060ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060d0:	f7fc ff28 	bl	8002f24 <HAL_GetTick>
 80060d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060d6:	e008      	b.n	80060ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060d8:	f7fc ff24 	bl	8002f24 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d901      	bls.n	80060ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e087      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ea:	4b27      	ldr	r3, [pc, #156]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1f0      	bne.n	80060d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69da      	ldr	r2, [r3, #28]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	431a      	orrs	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006104:	019b      	lsls	r3, r3, #6
 8006106:	431a      	orrs	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610c:	085b      	lsrs	r3, r3, #1
 800610e:	3b01      	subs	r3, #1
 8006110:	041b      	lsls	r3, r3, #16
 8006112:	431a      	orrs	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006118:	061b      	lsls	r3, r3, #24
 800611a:	491b      	ldr	r1, [pc, #108]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 800611c:	4313      	orrs	r3, r2
 800611e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006120:	4b1b      	ldr	r3, [pc, #108]	@ (8006190 <HAL_RCC_OscConfig+0x478>)
 8006122:	2201      	movs	r2, #1
 8006124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006126:	f7fc fefd 	bl	8002f24 <HAL_GetTick>
 800612a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800612c:	e008      	b.n	8006140 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800612e:	f7fc fef9 	bl	8002f24 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	2b02      	cmp	r3, #2
 800613a:	d901      	bls.n	8006140 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e05c      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006140:	4b11      	ldr	r3, [pc, #68]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006148:	2b00      	cmp	r3, #0
 800614a:	d0f0      	beq.n	800612e <HAL_RCC_OscConfig+0x416>
 800614c:	e054      	b.n	80061f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614e:	4b10      	ldr	r3, [pc, #64]	@ (8006190 <HAL_RCC_OscConfig+0x478>)
 8006150:	2200      	movs	r2, #0
 8006152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006154:	f7fc fee6 	bl	8002f24 <HAL_GetTick>
 8006158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800615a:	e008      	b.n	800616e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800615c:	f7fc fee2 	bl	8002f24 <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d901      	bls.n	800616e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e045      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800616e:	4b06      	ldr	r3, [pc, #24]	@ (8006188 <HAL_RCC_OscConfig+0x470>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1f0      	bne.n	800615c <HAL_RCC_OscConfig+0x444>
 800617a:	e03d      	b.n	80061f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d107      	bne.n	8006194 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e038      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
 8006188:	40023800 	.word	0x40023800
 800618c:	40007000 	.word	0x40007000
 8006190:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006194:	4b1b      	ldr	r3, [pc, #108]	@ (8006204 <HAL_RCC_OscConfig+0x4ec>)
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d028      	beq.n	80061f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d121      	bne.n	80061f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d11a      	bne.n	80061f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80061c4:	4013      	ands	r3, r2
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80061ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d111      	bne.n	80061f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061da:	085b      	lsrs	r3, r3, #1
 80061dc:	3b01      	subs	r3, #1
 80061de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d107      	bne.n	80061f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d001      	beq.n	80061f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e000      	b.n	80061fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3718      	adds	r7, #24
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	40023800 	.word	0x40023800

08006208 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e0cc      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800621c:	4b68      	ldr	r3, [pc, #416]	@ (80063c0 <HAL_RCC_ClockConfig+0x1b8>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 0307 	and.w	r3, r3, #7
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	429a      	cmp	r2, r3
 8006228:	d90c      	bls.n	8006244 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800622a:	4b65      	ldr	r3, [pc, #404]	@ (80063c0 <HAL_RCC_ClockConfig+0x1b8>)
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	b2d2      	uxtb	r2, r2
 8006230:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006232:	4b63      	ldr	r3, [pc, #396]	@ (80063c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0307 	and.w	r3, r3, #7
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	429a      	cmp	r2, r3
 800623e:	d001      	beq.n	8006244 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e0b8      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d020      	beq.n	8006292 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b00      	cmp	r3, #0
 800625a:	d005      	beq.n	8006268 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800625c:	4b59      	ldr	r3, [pc, #356]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	4a58      	ldr	r2, [pc, #352]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006266:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0308 	and.w	r3, r3, #8
 8006270:	2b00      	cmp	r3, #0
 8006272:	d005      	beq.n	8006280 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006274:	4b53      	ldr	r3, [pc, #332]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	4a52      	ldr	r2, [pc, #328]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800627e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006280:	4b50      	ldr	r3, [pc, #320]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	494d      	ldr	r1, [pc, #308]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800628e:	4313      	orrs	r3, r2
 8006290:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d044      	beq.n	8006328 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d107      	bne.n	80062b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062a6:	4b47      	ldr	r3, [pc, #284]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d119      	bne.n	80062e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e07f      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d003      	beq.n	80062c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062c2:	2b03      	cmp	r3, #3
 80062c4:	d107      	bne.n	80062d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062c6:	4b3f      	ldr	r3, [pc, #252]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d109      	bne.n	80062e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e06f      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062d6:	4b3b      	ldr	r3, [pc, #236]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e067      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062e6:	4b37      	ldr	r3, [pc, #220]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f023 0203 	bic.w	r2, r3, #3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	4934      	ldr	r1, [pc, #208]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 80062f4:	4313      	orrs	r3, r2
 80062f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062f8:	f7fc fe14 	bl	8002f24 <HAL_GetTick>
 80062fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062fe:	e00a      	b.n	8006316 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006300:	f7fc fe10 	bl	8002f24 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800630e:	4293      	cmp	r3, r2
 8006310:	d901      	bls.n	8006316 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006312:	2303      	movs	r3, #3
 8006314:	e04f      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006316:	4b2b      	ldr	r3, [pc, #172]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 020c 	and.w	r2, r3, #12
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	429a      	cmp	r2, r3
 8006326:	d1eb      	bne.n	8006300 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006328:	4b25      	ldr	r3, [pc, #148]	@ (80063c0 <HAL_RCC_ClockConfig+0x1b8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0307 	and.w	r3, r3, #7
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	429a      	cmp	r2, r3
 8006334:	d20c      	bcs.n	8006350 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006336:	4b22      	ldr	r3, [pc, #136]	@ (80063c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800633e:	4b20      	ldr	r3, [pc, #128]	@ (80063c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0307 	and.w	r3, r3, #7
 8006346:	683a      	ldr	r2, [r7, #0]
 8006348:	429a      	cmp	r2, r3
 800634a:	d001      	beq.n	8006350 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e032      	b.n	80063b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 0304 	and.w	r3, r3, #4
 8006358:	2b00      	cmp	r3, #0
 800635a:	d008      	beq.n	800636e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800635c:	4b19      	ldr	r3, [pc, #100]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	4916      	ldr	r1, [pc, #88]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800636a:	4313      	orrs	r3, r2
 800636c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0308 	and.w	r3, r3, #8
 8006376:	2b00      	cmp	r3, #0
 8006378:	d009      	beq.n	800638e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800637a:	4b12      	ldr	r3, [pc, #72]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	490e      	ldr	r1, [pc, #56]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 800638a:	4313      	orrs	r3, r2
 800638c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800638e:	f000 f821 	bl	80063d4 <HAL_RCC_GetSysClockFreq>
 8006392:	4602      	mov	r2, r0
 8006394:	4b0b      	ldr	r3, [pc, #44]	@ (80063c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	091b      	lsrs	r3, r3, #4
 800639a:	f003 030f 	and.w	r3, r3, #15
 800639e:	490a      	ldr	r1, [pc, #40]	@ (80063c8 <HAL_RCC_ClockConfig+0x1c0>)
 80063a0:	5ccb      	ldrb	r3, [r1, r3]
 80063a2:	fa22 f303 	lsr.w	r3, r2, r3
 80063a6:	4a09      	ldr	r2, [pc, #36]	@ (80063cc <HAL_RCC_ClockConfig+0x1c4>)
 80063a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80063aa:	4b09      	ldr	r3, [pc, #36]	@ (80063d0 <HAL_RCC_ClockConfig+0x1c8>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7fc fd74 	bl	8002e9c <HAL_InitTick>

  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	40023c00 	.word	0x40023c00
 80063c4:	40023800 	.word	0x40023800
 80063c8:	0800f660 	.word	0x0800f660
 80063cc:	20000048 	.word	0x20000048
 80063d0:	2000004c 	.word	0x2000004c

080063d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063d8:	b090      	sub	sp, #64	@ 0x40
 80063da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80063e4:	2300      	movs	r3, #0
 80063e6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80063e8:	2300      	movs	r3, #0
 80063ea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063ec:	4b59      	ldr	r3, [pc, #356]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x180>)
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f003 030c 	and.w	r3, r3, #12
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d00d      	beq.n	8006414 <HAL_RCC_GetSysClockFreq+0x40>
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	f200 80a1 	bhi.w	8006540 <HAL_RCC_GetSysClockFreq+0x16c>
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d002      	beq.n	8006408 <HAL_RCC_GetSysClockFreq+0x34>
 8006402:	2b04      	cmp	r3, #4
 8006404:	d003      	beq.n	800640e <HAL_RCC_GetSysClockFreq+0x3a>
 8006406:	e09b      	b.n	8006540 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006408:	4b53      	ldr	r3, [pc, #332]	@ (8006558 <HAL_RCC_GetSysClockFreq+0x184>)
 800640a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800640c:	e09b      	b.n	8006546 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800640e:	4b53      	ldr	r3, [pc, #332]	@ (800655c <HAL_RCC_GetSysClockFreq+0x188>)
 8006410:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006412:	e098      	b.n	8006546 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006414:	4b4f      	ldr	r3, [pc, #316]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x180>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800641c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800641e:	4b4d      	ldr	r3, [pc, #308]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x180>)
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d028      	beq.n	800647c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800642a:	4b4a      	ldr	r3, [pc, #296]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x180>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	099b      	lsrs	r3, r3, #6
 8006430:	2200      	movs	r2, #0
 8006432:	623b      	str	r3, [r7, #32]
 8006434:	627a      	str	r2, [r7, #36]	@ 0x24
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800643c:	2100      	movs	r1, #0
 800643e:	4b47      	ldr	r3, [pc, #284]	@ (800655c <HAL_RCC_GetSysClockFreq+0x188>)
 8006440:	fb03 f201 	mul.w	r2, r3, r1
 8006444:	2300      	movs	r3, #0
 8006446:	fb00 f303 	mul.w	r3, r0, r3
 800644a:	4413      	add	r3, r2
 800644c:	4a43      	ldr	r2, [pc, #268]	@ (800655c <HAL_RCC_GetSysClockFreq+0x188>)
 800644e:	fba0 1202 	umull	r1, r2, r0, r2
 8006452:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006454:	460a      	mov	r2, r1
 8006456:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800645a:	4413      	add	r3, r2
 800645c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800645e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006460:	2200      	movs	r2, #0
 8006462:	61bb      	str	r3, [r7, #24]
 8006464:	61fa      	str	r2, [r7, #28]
 8006466:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800646a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800646e:	f7fa fbeb 	bl	8000c48 <__aeabi_uldivmod>
 8006472:	4602      	mov	r2, r0
 8006474:	460b      	mov	r3, r1
 8006476:	4613      	mov	r3, r2
 8006478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800647a:	e053      	b.n	8006524 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800647c:	4b35      	ldr	r3, [pc, #212]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x180>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	099b      	lsrs	r3, r3, #6
 8006482:	2200      	movs	r2, #0
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	617a      	str	r2, [r7, #20]
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800648e:	f04f 0b00 	mov.w	fp, #0
 8006492:	4652      	mov	r2, sl
 8006494:	465b      	mov	r3, fp
 8006496:	f04f 0000 	mov.w	r0, #0
 800649a:	f04f 0100 	mov.w	r1, #0
 800649e:	0159      	lsls	r1, r3, #5
 80064a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064a4:	0150      	lsls	r0, r2, #5
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	ebb2 080a 	subs.w	r8, r2, sl
 80064ae:	eb63 090b 	sbc.w	r9, r3, fp
 80064b2:	f04f 0200 	mov.w	r2, #0
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064c6:	ebb2 0408 	subs.w	r4, r2, r8
 80064ca:	eb63 0509 	sbc.w	r5, r3, r9
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	f04f 0300 	mov.w	r3, #0
 80064d6:	00eb      	lsls	r3, r5, #3
 80064d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064dc:	00e2      	lsls	r2, r4, #3
 80064de:	4614      	mov	r4, r2
 80064e0:	461d      	mov	r5, r3
 80064e2:	eb14 030a 	adds.w	r3, r4, sl
 80064e6:	603b      	str	r3, [r7, #0]
 80064e8:	eb45 030b 	adc.w	r3, r5, fp
 80064ec:	607b      	str	r3, [r7, #4]
 80064ee:	f04f 0200 	mov.w	r2, #0
 80064f2:	f04f 0300 	mov.w	r3, #0
 80064f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064fa:	4629      	mov	r1, r5
 80064fc:	028b      	lsls	r3, r1, #10
 80064fe:	4621      	mov	r1, r4
 8006500:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006504:	4621      	mov	r1, r4
 8006506:	028a      	lsls	r2, r1, #10
 8006508:	4610      	mov	r0, r2
 800650a:	4619      	mov	r1, r3
 800650c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800650e:	2200      	movs	r2, #0
 8006510:	60bb      	str	r3, [r7, #8]
 8006512:	60fa      	str	r2, [r7, #12]
 8006514:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006518:	f7fa fb96 	bl	8000c48 <__aeabi_uldivmod>
 800651c:	4602      	mov	r2, r0
 800651e:	460b      	mov	r3, r1
 8006520:	4613      	mov	r3, r2
 8006522:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006524:	4b0b      	ldr	r3, [pc, #44]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x180>)
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	0c1b      	lsrs	r3, r3, #16
 800652a:	f003 0303 	and.w	r3, r3, #3
 800652e:	3301      	adds	r3, #1
 8006530:	005b      	lsls	r3, r3, #1
 8006532:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006534:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006538:	fbb2 f3f3 	udiv	r3, r2, r3
 800653c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800653e:	e002      	b.n	8006546 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006540:	4b05      	ldr	r3, [pc, #20]	@ (8006558 <HAL_RCC_GetSysClockFreq+0x184>)
 8006542:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006544:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006548:	4618      	mov	r0, r3
 800654a:	3740      	adds	r7, #64	@ 0x40
 800654c:	46bd      	mov	sp, r7
 800654e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006552:	bf00      	nop
 8006554:	40023800 	.word	0x40023800
 8006558:	00f42400 	.word	0x00f42400
 800655c:	017d7840 	.word	0x017d7840

08006560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006564:	4b03      	ldr	r3, [pc, #12]	@ (8006574 <HAL_RCC_GetHCLKFreq+0x14>)
 8006566:	681b      	ldr	r3, [r3, #0]
}
 8006568:	4618      	mov	r0, r3
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	20000048 	.word	0x20000048

08006578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e07b      	b.n	8006682 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658e:	2b00      	cmp	r3, #0
 8006590:	d108      	bne.n	80065a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800659a:	d009      	beq.n	80065b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	61da      	str	r2, [r3, #28]
 80065a2:	e005      	b.n	80065b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d106      	bne.n	80065d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fc f99a 	bl	8002904 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2202      	movs	r2, #2
 80065d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80065f8:	431a      	orrs	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006602:	431a      	orrs	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	f003 0302 	and.w	r3, r3, #2
 800660c:	431a      	orrs	r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	431a      	orrs	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006620:	431a      	orrs	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006634:	ea42 0103 	orr.w	r1, r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	430a      	orrs	r2, r1
 8006646:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	0c1b      	lsrs	r3, r3, #16
 800664e:	f003 0104 	and.w	r1, r3, #4
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006656:	f003 0210 	and.w	r2, r3, #16
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69da      	ldr	r2, [r3, #28]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006670:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b082      	sub	sp, #8
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e041      	b.n	8006720 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d106      	bne.n	80066b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f7fc f9ed 	bl	8002a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2202      	movs	r2, #2
 80066ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	3304      	adds	r3, #4
 80066c6:	4619      	mov	r1, r3
 80066c8:	4610      	mov	r0, r2
 80066ca:	f000 fe07 	bl	80072dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	4618      	mov	r0, r3
 8006722:	3708      	adds	r7, #8
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006736:	b2db      	uxtb	r3, r3
 8006738:	2b01      	cmp	r3, #1
 800673a:	d001      	beq.n	8006740 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e046      	b.n	80067ce <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a23      	ldr	r2, [pc, #140]	@ (80067dc <HAL_TIM_Base_Start+0xb4>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d022      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800675a:	d01d      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a1f      	ldr	r2, [pc, #124]	@ (80067e0 <HAL_TIM_Base_Start+0xb8>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d018      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a1e      	ldr	r2, [pc, #120]	@ (80067e4 <HAL_TIM_Base_Start+0xbc>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d013      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a1c      	ldr	r2, [pc, #112]	@ (80067e8 <HAL_TIM_Base_Start+0xc0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00e      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a1b      	ldr	r2, [pc, #108]	@ (80067ec <HAL_TIM_Base_Start+0xc4>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d009      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a19      	ldr	r2, [pc, #100]	@ (80067f0 <HAL_TIM_Base_Start+0xc8>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d004      	beq.n	8006798 <HAL_TIM_Base_Start+0x70>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a18      	ldr	r2, [pc, #96]	@ (80067f4 <HAL_TIM_Base_Start+0xcc>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d111      	bne.n	80067bc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f003 0307 	and.w	r3, r3, #7
 80067a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b06      	cmp	r3, #6
 80067a8:	d010      	beq.n	80067cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f042 0201 	orr.w	r2, r2, #1
 80067b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ba:	e007      	b.n	80067cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f042 0201 	orr.w	r2, r2, #1
 80067ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3714      	adds	r7, #20
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	40010000 	.word	0x40010000
 80067e0:	40000400 	.word	0x40000400
 80067e4:	40000800 	.word	0x40000800
 80067e8:	40000c00 	.word	0x40000c00
 80067ec:	40010400 	.word	0x40010400
 80067f0:	40014000 	.word	0x40014000
 80067f4:	40001800 	.word	0x40001800

080067f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b01      	cmp	r3, #1
 800680a:	d001      	beq.n	8006810 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e04e      	b.n	80068ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68da      	ldr	r2, [r3, #12]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0201 	orr.w	r2, r2, #1
 8006826:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a23      	ldr	r2, [pc, #140]	@ (80068bc <HAL_TIM_Base_Start_IT+0xc4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d022      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800683a:	d01d      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a1f      	ldr	r2, [pc, #124]	@ (80068c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d018      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a1e      	ldr	r2, [pc, #120]	@ (80068c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d013      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a1c      	ldr	r2, [pc, #112]	@ (80068c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00e      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a1b      	ldr	r2, [pc, #108]	@ (80068cc <HAL_TIM_Base_Start_IT+0xd4>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d009      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a19      	ldr	r2, [pc, #100]	@ (80068d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d004      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x80>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a18      	ldr	r2, [pc, #96]	@ (80068d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d111      	bne.n	800689c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2b06      	cmp	r3, #6
 8006888:	d010      	beq.n	80068ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f042 0201 	orr.w	r2, r2, #1
 8006898:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800689a:	e007      	b.n	80068ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f042 0201 	orr.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	40010000 	.word	0x40010000
 80068c0:	40000400 	.word	0x40000400
 80068c4:	40000800 	.word	0x40000800
 80068c8:	40000c00 	.word	0x40000c00
 80068cc:	40010400 	.word	0x40010400
 80068d0:	40014000 	.word	0x40014000
 80068d4:	40001800 	.word	0x40001800

080068d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d101      	bne.n	80068ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e041      	b.n	800696e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d106      	bne.n	8006904 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f839 	bl	8006976 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2202      	movs	r2, #2
 8006908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	3304      	adds	r3, #4
 8006914:	4619      	mov	r1, r3
 8006916:	4610      	mov	r0, r2
 8006918:	f000 fce0 	bl	80072dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3708      	adds	r7, #8
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006976:	b480      	push	{r7}
 8006978:	b083      	sub	sp, #12
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
	...

0800698c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d109      	bne.n	80069b0 <HAL_TIM_PWM_Start+0x24>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	bf14      	ite	ne
 80069a8:	2301      	movne	r3, #1
 80069aa:	2300      	moveq	r3, #0
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	e022      	b.n	80069f6 <HAL_TIM_PWM_Start+0x6a>
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	2b04      	cmp	r3, #4
 80069b4:	d109      	bne.n	80069ca <HAL_TIM_PWM_Start+0x3e>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b01      	cmp	r3, #1
 80069c0:	bf14      	ite	ne
 80069c2:	2301      	movne	r3, #1
 80069c4:	2300      	moveq	r3, #0
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	e015      	b.n	80069f6 <HAL_TIM_PWM_Start+0x6a>
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2b08      	cmp	r3, #8
 80069ce:	d109      	bne.n	80069e4 <HAL_TIM_PWM_Start+0x58>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b01      	cmp	r3, #1
 80069da:	bf14      	ite	ne
 80069dc:	2301      	movne	r3, #1
 80069de:	2300      	moveq	r3, #0
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	e008      	b.n	80069f6 <HAL_TIM_PWM_Start+0x6a>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	bf14      	ite	ne
 80069f0:	2301      	movne	r3, #1
 80069f2:	2300      	moveq	r3, #0
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e07c      	b.n	8006af8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d104      	bne.n	8006a0e <HAL_TIM_PWM_Start+0x82>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2202      	movs	r2, #2
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a0c:	e013      	b.n	8006a36 <HAL_TIM_PWM_Start+0xaa>
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	2b04      	cmp	r3, #4
 8006a12:	d104      	bne.n	8006a1e <HAL_TIM_PWM_Start+0x92>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2202      	movs	r2, #2
 8006a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a1c:	e00b      	b.n	8006a36 <HAL_TIM_PWM_Start+0xaa>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	2b08      	cmp	r3, #8
 8006a22:	d104      	bne.n	8006a2e <HAL_TIM_PWM_Start+0xa2>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a2c:	e003      	b.n	8006a36 <HAL_TIM_PWM_Start+0xaa>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2202      	movs	r2, #2
 8006a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	6839      	ldr	r1, [r7, #0]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f000 ff42 	bl	80078c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a2d      	ldr	r2, [pc, #180]	@ (8006b00 <HAL_TIM_PWM_Start+0x174>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d004      	beq.n	8006a58 <HAL_TIM_PWM_Start+0xcc>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a2c      	ldr	r2, [pc, #176]	@ (8006b04 <HAL_TIM_PWM_Start+0x178>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d101      	bne.n	8006a5c <HAL_TIM_PWM_Start+0xd0>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e000      	b.n	8006a5e <HAL_TIM_PWM_Start+0xd2>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d007      	beq.n	8006a72 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a70:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a22      	ldr	r2, [pc, #136]	@ (8006b00 <HAL_TIM_PWM_Start+0x174>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d022      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a84:	d01d      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8006b08 <HAL_TIM_PWM_Start+0x17c>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d018      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a1d      	ldr	r2, [pc, #116]	@ (8006b0c <HAL_TIM_PWM_Start+0x180>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d013      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b10 <HAL_TIM_PWM_Start+0x184>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d00e      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a16      	ldr	r2, [pc, #88]	@ (8006b04 <HAL_TIM_PWM_Start+0x178>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d009      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a18      	ldr	r2, [pc, #96]	@ (8006b14 <HAL_TIM_PWM_Start+0x188>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d004      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x136>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a16      	ldr	r2, [pc, #88]	@ (8006b18 <HAL_TIM_PWM_Start+0x18c>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d111      	bne.n	8006ae6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f003 0307 	and.w	r3, r3, #7
 8006acc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2b06      	cmp	r3, #6
 8006ad2:	d010      	beq.n	8006af6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f042 0201 	orr.w	r2, r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ae4:	e007      	b.n	8006af6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f042 0201 	orr.w	r2, r2, #1
 8006af4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40010000 	.word	0x40010000
 8006b04:	40010400 	.word	0x40010400
 8006b08:	40000400 	.word	0x40000400
 8006b0c:	40000800 	.word	0x40000800
 8006b10:	40000c00 	.word	0x40000c00
 8006b14:	40014000 	.word	0x40014000
 8006b18:	40001800 	.word	0x40001800

08006b1c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b086      	sub	sp, #24
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d101      	bne.n	8006b30 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e097      	b.n	8006c60 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d106      	bne.n	8006b4a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7fb ff25 	bl	8002994 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6812      	ldr	r2, [r2, #0]
 8006b5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b60:	f023 0307 	bic.w	r3, r3, #7
 8006b64:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	3304      	adds	r3, #4
 8006b6e:	4619      	mov	r1, r3
 8006b70:	4610      	mov	r0, r2
 8006b72:	f000 fbb3 	bl	80072dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	699b      	ldr	r3, [r3, #24]
 8006b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6a1b      	ldr	r3, [r3, #32]
 8006b8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b9e:	f023 0303 	bic.w	r3, r3, #3
 8006ba2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	689a      	ldr	r2, [r3, #8]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	021b      	lsls	r3, r3, #8
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	693a      	ldr	r2, [r7, #16]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006bbc:	f023 030c 	bic.w	r3, r3, #12
 8006bc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006bc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	68da      	ldr	r2, [r3, #12]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	021b      	lsls	r3, r3, #8
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	011a      	lsls	r2, r3, #4
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	031b      	lsls	r3, r3, #12
 8006bec:	4313      	orrs	r3, r2
 8006bee:	693a      	ldr	r2, [r7, #16]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006bfa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006c02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	011b      	lsls	r3, r3, #4
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	693a      	ldr	r2, [r7, #16]
 8006c24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2201      	movs	r2, #1
 8006c32:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c78:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006c80:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c88:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006c90:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d110      	bne.n	8006cba <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c98:	7bfb      	ldrb	r3, [r7, #15]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d102      	bne.n	8006ca4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c9e:	7b7b      	ldrb	r3, [r7, #13]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d001      	beq.n	8006ca8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e069      	b.n	8006d7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2202      	movs	r2, #2
 8006cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cb8:	e031      	b.n	8006d1e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d110      	bne.n	8006ce2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006cc0:	7bbb      	ldrb	r3, [r7, #14]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d102      	bne.n	8006ccc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006cc6:	7b3b      	ldrb	r3, [r7, #12]
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d001      	beq.n	8006cd0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e055      	b.n	8006d7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2202      	movs	r2, #2
 8006cd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ce0:	e01d      	b.n	8006d1e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d108      	bne.n	8006cfa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ce8:	7bbb      	ldrb	r3, [r7, #14]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d105      	bne.n	8006cfa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006cee:	7b7b      	ldrb	r3, [r7, #13]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d102      	bne.n	8006cfa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006cf4:	7b3b      	ldrb	r3, [r7, #12]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d001      	beq.n	8006cfe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e03e      	b.n	8006d7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2202      	movs	r2, #2
 8006d02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2202      	movs	r2, #2
 8006d0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2202      	movs	r2, #2
 8006d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2202      	movs	r2, #2
 8006d1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d003      	beq.n	8006d2c <HAL_TIM_Encoder_Start+0xc4>
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2b04      	cmp	r3, #4
 8006d28:	d008      	beq.n	8006d3c <HAL_TIM_Encoder_Start+0xd4>
 8006d2a:	e00f      	b.n	8006d4c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2201      	movs	r2, #1
 8006d32:	2100      	movs	r1, #0
 8006d34:	4618      	mov	r0, r3
 8006d36:	f000 fdc7 	bl	80078c8 <TIM_CCxChannelCmd>
      break;
 8006d3a:	e016      	b.n	8006d6a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2201      	movs	r2, #1
 8006d42:	2104      	movs	r1, #4
 8006d44:	4618      	mov	r0, r3
 8006d46:	f000 fdbf 	bl	80078c8 <TIM_CCxChannelCmd>
      break;
 8006d4a:	e00e      	b.n	8006d6a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2201      	movs	r2, #1
 8006d52:	2100      	movs	r1, #0
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 fdb7 	bl	80078c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	2104      	movs	r1, #4
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fdb0 	bl	80078c8 <TIM_CCxChannelCmd>
      break;
 8006d68:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f003 0302 	and.w	r3, r3, #2
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d020      	beq.n	8006de8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f003 0302 	and.w	r3, r3, #2
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d01b      	beq.n	8006de8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f06f 0202 	mvn.w	r2, #2
 8006db8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	f003 0303 	and.w	r3, r3, #3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fa65 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006dd4:	e005      	b.n	8006de2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fa57 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fa68 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	f003 0304 	and.w	r3, r3, #4
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d020      	beq.n	8006e34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f003 0304 	and.w	r3, r3, #4
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d01b      	beq.n	8006e34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f06f 0204 	mvn.w	r2, #4
 8006e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2202      	movs	r2, #2
 8006e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 fa3f 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006e20:	e005      	b.n	8006e2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 fa31 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 fa42 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f003 0308 	and.w	r3, r3, #8
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d020      	beq.n	8006e80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f003 0308 	and.w	r3, r3, #8
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d01b      	beq.n	8006e80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f06f 0208 	mvn.w	r2, #8
 8006e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2204      	movs	r2, #4
 8006e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	69db      	ldr	r3, [r3, #28]
 8006e5e:	f003 0303 	and.w	r3, r3, #3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d003      	beq.n	8006e6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fa19 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006e6c:	e005      	b.n	8006e7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 fa0b 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 fa1c 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f003 0310 	and.w	r3, r3, #16
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d020      	beq.n	8006ecc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f003 0310 	and.w	r3, r3, #16
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d01b      	beq.n	8006ecc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f06f 0210 	mvn.w	r2, #16
 8006e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2208      	movs	r2, #8
 8006ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	69db      	ldr	r3, [r3, #28]
 8006eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f9f3 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006eb8:	e005      	b.n	8006ec6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f9e5 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f9f6 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00c      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f003 0301 	and.w	r3, r3, #1
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d007      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f06f 0201 	mvn.w	r2, #1
 8006ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f9c3 	bl	8007276 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00c      	beq.n	8006f14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d007      	beq.n	8006f14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fd86 	bl	8007a20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00c      	beq.n	8006f38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d007      	beq.n	8006f38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 f9c7 	bl	80072c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	f003 0320 	and.w	r3, r3, #32
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00c      	beq.n	8006f5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f003 0320 	and.w	r3, r3, #32
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d007      	beq.n	8006f5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f06f 0220 	mvn.w	r2, #32
 8006f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fd58 	bl	8007a0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f5c:	bf00      	nop
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f70:	2300      	movs	r3, #0
 8006f72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d101      	bne.n	8006f82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f7e:	2302      	movs	r3, #2
 8006f80:	e0ae      	b.n	80070e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b0c      	cmp	r3, #12
 8006f8e:	f200 809f 	bhi.w	80070d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006f92:	a201      	add	r2, pc, #4	@ (adr r2, 8006f98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f98:	08006fcd 	.word	0x08006fcd
 8006f9c:	080070d1 	.word	0x080070d1
 8006fa0:	080070d1 	.word	0x080070d1
 8006fa4:	080070d1 	.word	0x080070d1
 8006fa8:	0800700d 	.word	0x0800700d
 8006fac:	080070d1 	.word	0x080070d1
 8006fb0:	080070d1 	.word	0x080070d1
 8006fb4:	080070d1 	.word	0x080070d1
 8006fb8:	0800704f 	.word	0x0800704f
 8006fbc:	080070d1 	.word	0x080070d1
 8006fc0:	080070d1 	.word	0x080070d1
 8006fc4:	080070d1 	.word	0x080070d1
 8006fc8:	0800708f 	.word	0x0800708f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68b9      	ldr	r1, [r7, #8]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f000 fa2e 	bl	8007434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	699a      	ldr	r2, [r3, #24]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f042 0208 	orr.w	r2, r2, #8
 8006fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	699a      	ldr	r2, [r3, #24]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 0204 	bic.w	r2, r2, #4
 8006ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6999      	ldr	r1, [r3, #24]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	691a      	ldr	r2, [r3, #16]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	619a      	str	r2, [r3, #24]
      break;
 800700a:	e064      	b.n	80070d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68b9      	ldr	r1, [r7, #8]
 8007012:	4618      	mov	r0, r3
 8007014:	f000 fa7e 	bl	8007514 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	699a      	ldr	r2, [r3, #24]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6999      	ldr	r1, [r3, #24]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	021a      	lsls	r2, r3, #8
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	619a      	str	r2, [r3, #24]
      break;
 800704c:	e043      	b.n	80070d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68b9      	ldr	r1, [r7, #8]
 8007054:	4618      	mov	r0, r3
 8007056:	f000 fad3 	bl	8007600 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	69da      	ldr	r2, [r3, #28]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f042 0208 	orr.w	r2, r2, #8
 8007068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	69da      	ldr	r2, [r3, #28]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f022 0204 	bic.w	r2, r2, #4
 8007078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	69d9      	ldr	r1, [r3, #28]
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	691a      	ldr	r2, [r3, #16]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	430a      	orrs	r2, r1
 800708a:	61da      	str	r2, [r3, #28]
      break;
 800708c:	e023      	b.n	80070d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68b9      	ldr	r1, [r7, #8]
 8007094:	4618      	mov	r0, r3
 8007096:	f000 fb27 	bl	80076e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69da      	ldr	r2, [r3, #28]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69da      	ldr	r2, [r3, #28]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	69d9      	ldr	r1, [r3, #28]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	021a      	lsls	r2, r3, #8
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	430a      	orrs	r2, r1
 80070cc:	61da      	str	r2, [r3, #28]
      break;
 80070ce:	e002      	b.n	80070d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	75fb      	strb	r3, [r7, #23]
      break;
 80070d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070de:	7dfb      	ldrb	r3, [r7, #23]
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3718      	adds	r7, #24
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070f2:	2300      	movs	r3, #0
 80070f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d101      	bne.n	8007104 <HAL_TIM_ConfigClockSource+0x1c>
 8007100:	2302      	movs	r3, #2
 8007102:	e0b4      	b.n	800726e <HAL_TIM_ConfigClockSource+0x186>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2202      	movs	r2, #2
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007122:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800712a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800713c:	d03e      	beq.n	80071bc <HAL_TIM_ConfigClockSource+0xd4>
 800713e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007142:	f200 8087 	bhi.w	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 8007146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800714a:	f000 8086 	beq.w	800725a <HAL_TIM_ConfigClockSource+0x172>
 800714e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007152:	d87f      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 8007154:	2b70      	cmp	r3, #112	@ 0x70
 8007156:	d01a      	beq.n	800718e <HAL_TIM_ConfigClockSource+0xa6>
 8007158:	2b70      	cmp	r3, #112	@ 0x70
 800715a:	d87b      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 800715c:	2b60      	cmp	r3, #96	@ 0x60
 800715e:	d050      	beq.n	8007202 <HAL_TIM_ConfigClockSource+0x11a>
 8007160:	2b60      	cmp	r3, #96	@ 0x60
 8007162:	d877      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 8007164:	2b50      	cmp	r3, #80	@ 0x50
 8007166:	d03c      	beq.n	80071e2 <HAL_TIM_ConfigClockSource+0xfa>
 8007168:	2b50      	cmp	r3, #80	@ 0x50
 800716a:	d873      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 800716c:	2b40      	cmp	r3, #64	@ 0x40
 800716e:	d058      	beq.n	8007222 <HAL_TIM_ConfigClockSource+0x13a>
 8007170:	2b40      	cmp	r3, #64	@ 0x40
 8007172:	d86f      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 8007174:	2b30      	cmp	r3, #48	@ 0x30
 8007176:	d064      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x15a>
 8007178:	2b30      	cmp	r3, #48	@ 0x30
 800717a:	d86b      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 800717c:	2b20      	cmp	r3, #32
 800717e:	d060      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x15a>
 8007180:	2b20      	cmp	r3, #32
 8007182:	d867      	bhi.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
 8007184:	2b00      	cmp	r3, #0
 8007186:	d05c      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x15a>
 8007188:	2b10      	cmp	r3, #16
 800718a:	d05a      	beq.n	8007242 <HAL_TIM_ConfigClockSource+0x15a>
 800718c:	e062      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800719e:	f000 fb73 	bl	8007888 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80071b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68ba      	ldr	r2, [r7, #8]
 80071b8:	609a      	str	r2, [r3, #8]
      break;
 80071ba:	e04f      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071cc:	f000 fb5c 	bl	8007888 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	689a      	ldr	r2, [r3, #8]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071de:	609a      	str	r2, [r3, #8]
      break;
 80071e0:	e03c      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071ee:	461a      	mov	r2, r3
 80071f0:	f000 fad0 	bl	8007794 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2150      	movs	r1, #80	@ 0x50
 80071fa:	4618      	mov	r0, r3
 80071fc:	f000 fb29 	bl	8007852 <TIM_ITRx_SetConfig>
      break;
 8007200:	e02c      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800720e:	461a      	mov	r2, r3
 8007210:	f000 faef 	bl	80077f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2160      	movs	r1, #96	@ 0x60
 800721a:	4618      	mov	r0, r3
 800721c:	f000 fb19 	bl	8007852 <TIM_ITRx_SetConfig>
      break;
 8007220:	e01c      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800722e:	461a      	mov	r2, r3
 8007230:	f000 fab0 	bl	8007794 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2140      	movs	r1, #64	@ 0x40
 800723a:	4618      	mov	r0, r3
 800723c:	f000 fb09 	bl	8007852 <TIM_ITRx_SetConfig>
      break;
 8007240:	e00c      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4619      	mov	r1, r3
 800724c:	4610      	mov	r0, r2
 800724e:	f000 fb00 	bl	8007852 <TIM_ITRx_SetConfig>
      break;
 8007252:	e003      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	73fb      	strb	r3, [r7, #15]
      break;
 8007258:	e000      	b.n	800725c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800725a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800726c:	7bfb      	ldrb	r3, [r7, #15]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007276:	b480      	push	{r7}
 8007278:	b083      	sub	sp, #12
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007292:	bf00      	nop
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072a6:	bf00      	nop
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072b2:	b480      	push	{r7}
 80072b4:	b083      	sub	sp, #12
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072ba:	bf00      	nop
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b083      	sub	sp, #12
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072ce:	bf00      	nop
 80072d0:	370c      	adds	r7, #12
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
	...

080072dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a46      	ldr	r2, [pc, #280]	@ (8007408 <TIM_Base_SetConfig+0x12c>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d013      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072fa:	d00f      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a43      	ldr	r2, [pc, #268]	@ (800740c <TIM_Base_SetConfig+0x130>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d00b      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a42      	ldr	r2, [pc, #264]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d007      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a41      	ldr	r2, [pc, #260]	@ (8007414 <TIM_Base_SetConfig+0x138>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d003      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a40      	ldr	r2, [pc, #256]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d108      	bne.n	800732e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	4313      	orrs	r3, r2
 800732c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a35      	ldr	r2, [pc, #212]	@ (8007408 <TIM_Base_SetConfig+0x12c>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d02b      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800733c:	d027      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a32      	ldr	r2, [pc, #200]	@ (800740c <TIM_Base_SetConfig+0x130>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d023      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a31      	ldr	r2, [pc, #196]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d01f      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a30      	ldr	r2, [pc, #192]	@ (8007414 <TIM_Base_SetConfig+0x138>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d01b      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a2f      	ldr	r2, [pc, #188]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d017      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a2e      	ldr	r2, [pc, #184]	@ (800741c <TIM_Base_SetConfig+0x140>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d013      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a2d      	ldr	r2, [pc, #180]	@ (8007420 <TIM_Base_SetConfig+0x144>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d00f      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a2c      	ldr	r2, [pc, #176]	@ (8007424 <TIM_Base_SetConfig+0x148>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d00b      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a2b      	ldr	r2, [pc, #172]	@ (8007428 <TIM_Base_SetConfig+0x14c>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d007      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a2a      	ldr	r2, [pc, #168]	@ (800742c <TIM_Base_SetConfig+0x150>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d003      	beq.n	800738e <TIM_Base_SetConfig+0xb2>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a29      	ldr	r2, [pc, #164]	@ (8007430 <TIM_Base_SetConfig+0x154>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d108      	bne.n	80073a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007394:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	4313      	orrs	r3, r2
 800739e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	689a      	ldr	r2, [r3, #8]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a10      	ldr	r2, [pc, #64]	@ (8007408 <TIM_Base_SetConfig+0x12c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d003      	beq.n	80073d4 <TIM_Base_SetConfig+0xf8>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a12      	ldr	r2, [pc, #72]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d103      	bne.n	80073dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	691a      	ldr	r2, [r3, #16]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d105      	bne.n	80073fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	691b      	ldr	r3, [r3, #16]
 80073f2:	f023 0201 	bic.w	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	611a      	str	r2, [r3, #16]
  }
}
 80073fa:	bf00      	nop
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	40010000 	.word	0x40010000
 800740c:	40000400 	.word	0x40000400
 8007410:	40000800 	.word	0x40000800
 8007414:	40000c00 	.word	0x40000c00
 8007418:	40010400 	.word	0x40010400
 800741c:	40014000 	.word	0x40014000
 8007420:	40014400 	.word	0x40014400
 8007424:	40014800 	.word	0x40014800
 8007428:	40001800 	.word	0x40001800
 800742c:	40001c00 	.word	0x40001c00
 8007430:	40002000 	.word	0x40002000

08007434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007434:	b480      	push	{r7}
 8007436:	b087      	sub	sp, #28
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6a1b      	ldr	r3, [r3, #32]
 8007442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6a1b      	ldr	r3, [r3, #32]
 8007448:	f023 0201 	bic.w	r2, r3, #1
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 0303 	bic.w	r3, r3, #3
 800746a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	4313      	orrs	r3, r2
 8007474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f023 0302 	bic.w	r3, r3, #2
 800747c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	4313      	orrs	r3, r2
 8007486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a20      	ldr	r2, [pc, #128]	@ (800750c <TIM_OC1_SetConfig+0xd8>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d003      	beq.n	8007498 <TIM_OC1_SetConfig+0x64>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a1f      	ldr	r2, [pc, #124]	@ (8007510 <TIM_OC1_SetConfig+0xdc>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d10c      	bne.n	80074b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f023 0308 	bic.w	r3, r3, #8
 800749e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f023 0304 	bic.w	r3, r3, #4
 80074b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a15      	ldr	r2, [pc, #84]	@ (800750c <TIM_OC1_SetConfig+0xd8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d003      	beq.n	80074c2 <TIM_OC1_SetConfig+0x8e>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a14      	ldr	r2, [pc, #80]	@ (8007510 <TIM_OC1_SetConfig+0xdc>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d111      	bne.n	80074e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	693a      	ldr	r2, [r7, #16]
 80074d8:	4313      	orrs	r3, r2
 80074da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	699b      	ldr	r3, [r3, #24]
 80074e0:	693a      	ldr	r2, [r7, #16]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	693a      	ldr	r2, [r7, #16]
 80074ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	697a      	ldr	r2, [r7, #20]
 80074fe:	621a      	str	r2, [r3, #32]
}
 8007500:	bf00      	nop
 8007502:	371c      	adds	r7, #28
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr
 800750c:	40010000 	.word	0x40010000
 8007510:	40010400 	.word	0x40010400

08007514 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007514:	b480      	push	{r7}
 8007516:	b087      	sub	sp, #28
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a1b      	ldr	r3, [r3, #32]
 8007522:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a1b      	ldr	r3, [r3, #32]
 8007528:	f023 0210 	bic.w	r2, r3, #16
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800754a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	021b      	lsls	r3, r3, #8
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	4313      	orrs	r3, r2
 8007556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	f023 0320 	bic.w	r3, r3, #32
 800755e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	011b      	lsls	r3, r3, #4
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	4313      	orrs	r3, r2
 800756a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a22      	ldr	r2, [pc, #136]	@ (80075f8 <TIM_OC2_SetConfig+0xe4>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d003      	beq.n	800757c <TIM_OC2_SetConfig+0x68>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a21      	ldr	r2, [pc, #132]	@ (80075fc <TIM_OC2_SetConfig+0xe8>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d10d      	bne.n	8007598 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007582:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	011b      	lsls	r3, r3, #4
 800758a:	697a      	ldr	r2, [r7, #20]
 800758c:	4313      	orrs	r3, r2
 800758e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007596:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a17      	ldr	r2, [pc, #92]	@ (80075f8 <TIM_OC2_SetConfig+0xe4>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d003      	beq.n	80075a8 <TIM_OC2_SetConfig+0x94>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	4a16      	ldr	r2, [pc, #88]	@ (80075fc <TIM_OC2_SetConfig+0xe8>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d113      	bne.n	80075d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80075ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80075b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	693a      	ldr	r2, [r7, #16]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	693a      	ldr	r2, [r7, #16]
 80075d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	68fa      	ldr	r2, [r7, #12]
 80075da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	685a      	ldr	r2, [r3, #4]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	621a      	str	r2, [r3, #32]
}
 80075ea:	bf00      	nop
 80075ec:	371c      	adds	r7, #28
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	40010000 	.word	0x40010000
 80075fc:	40010400 	.word	0x40010400

08007600 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007600:	b480      	push	{r7}
 8007602:	b087      	sub	sp, #28
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	69db      	ldr	r3, [r3, #28]
 8007626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800762e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f023 0303 	bic.w	r3, r3, #3
 8007636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	4313      	orrs	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	021b      	lsls	r3, r3, #8
 8007650:	697a      	ldr	r2, [r7, #20]
 8007652:	4313      	orrs	r3, r2
 8007654:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a21      	ldr	r2, [pc, #132]	@ (80076e0 <TIM_OC3_SetConfig+0xe0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d003      	beq.n	8007666 <TIM_OC3_SetConfig+0x66>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a20      	ldr	r2, [pc, #128]	@ (80076e4 <TIM_OC3_SetConfig+0xe4>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d10d      	bne.n	8007682 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800766c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	697a      	ldr	r2, [r7, #20]
 8007676:	4313      	orrs	r3, r2
 8007678:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007680:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a16      	ldr	r2, [pc, #88]	@ (80076e0 <TIM_OC3_SetConfig+0xe0>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d003      	beq.n	8007692 <TIM_OC3_SetConfig+0x92>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a15      	ldr	r2, [pc, #84]	@ (80076e4 <TIM_OC3_SetConfig+0xe4>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d113      	bne.n	80076ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80076a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	695b      	ldr	r3, [r3, #20]
 80076a6:	011b      	lsls	r3, r3, #4
 80076a8:	693a      	ldr	r2, [r7, #16]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	011b      	lsls	r3, r3, #4
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	693a      	ldr	r2, [r7, #16]
 80076be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	685a      	ldr	r2, [r3, #4]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	621a      	str	r2, [r3, #32]
}
 80076d4:	bf00      	nop
 80076d6:	371c      	adds	r7, #28
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	40010000 	.word	0x40010000
 80076e4:	40010400 	.word	0x40010400

080076e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a1b      	ldr	r3, [r3, #32]
 80076f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	69db      	ldr	r3, [r3, #28]
 800770e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800771e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	021b      	lsls	r3, r3, #8
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	031b      	lsls	r3, r3, #12
 800773a:	693a      	ldr	r2, [r7, #16]
 800773c:	4313      	orrs	r3, r2
 800773e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a12      	ldr	r2, [pc, #72]	@ (800778c <TIM_OC4_SetConfig+0xa4>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d003      	beq.n	8007750 <TIM_OC4_SetConfig+0x68>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a11      	ldr	r2, [pc, #68]	@ (8007790 <TIM_OC4_SetConfig+0xa8>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d109      	bne.n	8007764 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007756:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	695b      	ldr	r3, [r3, #20]
 800775c:	019b      	lsls	r3, r3, #6
 800775e:	697a      	ldr	r2, [r7, #20]
 8007760:	4313      	orrs	r3, r2
 8007762:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	621a      	str	r2, [r3, #32]
}
 800777e:	bf00      	nop
 8007780:	371c      	adds	r7, #28
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	40010000 	.word	0x40010000
 8007790:	40010400 	.word	0x40010400

08007794 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6a1b      	ldr	r3, [r3, #32]
 80077a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6a1b      	ldr	r3, [r3, #32]
 80077aa:	f023 0201 	bic.w	r2, r3, #1
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	011b      	lsls	r3, r3, #4
 80077c4:	693a      	ldr	r2, [r7, #16]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	f023 030a 	bic.w	r3, r3, #10
 80077d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	693a      	ldr	r2, [r7, #16]
 80077de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	621a      	str	r2, [r3, #32]
}
 80077e6:	bf00      	nop
 80077e8:	371c      	adds	r7, #28
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr

080077f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077f2:	b480      	push	{r7}
 80077f4:	b087      	sub	sp, #28
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	60f8      	str	r0, [r7, #12]
 80077fa:	60b9      	str	r1, [r7, #8]
 80077fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6a1b      	ldr	r3, [r3, #32]
 8007808:	f023 0210 	bic.w	r2, r3, #16
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800781c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	031b      	lsls	r3, r3, #12
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	4313      	orrs	r3, r2
 8007826:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800782e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	011b      	lsls	r3, r3, #4
 8007834:	697a      	ldr	r2, [r7, #20]
 8007836:	4313      	orrs	r3, r2
 8007838:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	693a      	ldr	r2, [r7, #16]
 800783e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	697a      	ldr	r2, [r7, #20]
 8007844:	621a      	str	r2, [r3, #32]
}
 8007846:	bf00      	nop
 8007848:	371c      	adds	r7, #28
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr

08007852 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007852:	b480      	push	{r7}
 8007854:	b085      	sub	sp, #20
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007868:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	4313      	orrs	r3, r2
 8007870:	f043 0307 	orr.w	r3, r3, #7
 8007874:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	68fa      	ldr	r2, [r7, #12]
 800787a:	609a      	str	r2, [r3, #8]
}
 800787c:	bf00      	nop
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007888:	b480      	push	{r7}
 800788a:	b087      	sub	sp, #28
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
 8007894:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	021a      	lsls	r2, r3, #8
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	431a      	orrs	r2, r3
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	609a      	str	r2, [r3, #8]
}
 80078bc:	bf00      	nop
 80078be:	371c      	adds	r7, #28
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b087      	sub	sp, #28
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	60b9      	str	r1, [r7, #8]
 80078d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	f003 031f 	and.w	r3, r3, #31
 80078da:	2201      	movs	r2, #1
 80078dc:	fa02 f303 	lsl.w	r3, r2, r3
 80078e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6a1a      	ldr	r2, [r3, #32]
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	43db      	mvns	r3, r3
 80078ea:	401a      	ands	r2, r3
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6a1a      	ldr	r2, [r3, #32]
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f003 031f 	and.w	r3, r3, #31
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007900:	431a      	orrs	r2, r3
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	621a      	str	r2, [r3, #32]
}
 8007906:	bf00      	nop
 8007908:	371c      	adds	r7, #28
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
	...

08007914 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007924:	2b01      	cmp	r3, #1
 8007926:	d101      	bne.n	800792c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007928:	2302      	movs	r3, #2
 800792a:	e05a      	b.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2202      	movs	r2, #2
 8007938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007952:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	4313      	orrs	r3, r2
 800795c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a21      	ldr	r2, [pc, #132]	@ (80079f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d022      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007978:	d01d      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a1d      	ldr	r2, [pc, #116]	@ (80079f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d018      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a1b      	ldr	r2, [pc, #108]	@ (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d013      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a1a      	ldr	r2, [pc, #104]	@ (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d00e      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a18      	ldr	r2, [pc, #96]	@ (8007a00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d009      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a17      	ldr	r2, [pc, #92]	@ (8007a04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d004      	beq.n	80079b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a15      	ldr	r2, [pc, #84]	@ (8007a08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d10c      	bne.n	80079d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	68ba      	ldr	r2, [r7, #8]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68ba      	ldr	r2, [r7, #8]
 80079ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	40010000 	.word	0x40010000
 80079f4:	40000400 	.word	0x40000400
 80079f8:	40000800 	.word	0x40000800
 80079fc:	40000c00 	.word	0x40000c00
 8007a00:	40010400 	.word	0x40010400
 8007a04:	40014000 	.word	0x40014000
 8007a08:	40001800 	.word	0x40001800

08007a0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a34:	b084      	sub	sp, #16
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
 8007a3e:	f107 001c 	add.w	r0, r7, #28
 8007a42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a46:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d123      	bne.n	8007a96 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007a62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007a76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d105      	bne.n	8007a8a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f001 fae8 	bl	8009060 <USB_CoreReset>
 8007a90:	4603      	mov	r3, r0
 8007a92:	73fb      	strb	r3, [r7, #15]
 8007a94:	e01b      	b.n	8007ace <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f001 fadc 	bl	8009060 <USB_CoreReset>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007aac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d106      	bne.n	8007ac2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	639a      	str	r2, [r3, #56]	@ 0x38
 8007ac0:	e005      	b.n	8007ace <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007ace:	7fbb      	ldrb	r3, [r7, #30]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d10b      	bne.n	8007aec <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	f043 0206 	orr.w	r2, r3, #6
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	f043 0220 	orr.w	r2, r3, #32
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3710      	adds	r7, #16
 8007af2:	46bd      	mov	sp, r7
 8007af4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007af8:	b004      	add	sp, #16
 8007afa:	4770      	bx	lr

08007afc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b087      	sub	sp, #28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	4613      	mov	r3, r2
 8007b08:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b0a:	79fb      	ldrb	r3, [r7, #7]
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d165      	bne.n	8007bdc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	4a41      	ldr	r2, [pc, #260]	@ (8007c18 <USB_SetTurnaroundTime+0x11c>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d906      	bls.n	8007b26 <USB_SetTurnaroundTime+0x2a>
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	4a40      	ldr	r2, [pc, #256]	@ (8007c1c <USB_SetTurnaroundTime+0x120>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d202      	bcs.n	8007b26 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b20:	230f      	movs	r3, #15
 8007b22:	617b      	str	r3, [r7, #20]
 8007b24:	e062      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	4a3c      	ldr	r2, [pc, #240]	@ (8007c1c <USB_SetTurnaroundTime+0x120>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d306      	bcc.n	8007b3c <USB_SetTurnaroundTime+0x40>
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	4a3b      	ldr	r2, [pc, #236]	@ (8007c20 <USB_SetTurnaroundTime+0x124>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d202      	bcs.n	8007b3c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007b36:	230e      	movs	r3, #14
 8007b38:	617b      	str	r3, [r7, #20]
 8007b3a:	e057      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	4a38      	ldr	r2, [pc, #224]	@ (8007c20 <USB_SetTurnaroundTime+0x124>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d306      	bcc.n	8007b52 <USB_SetTurnaroundTime+0x56>
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	4a37      	ldr	r2, [pc, #220]	@ (8007c24 <USB_SetTurnaroundTime+0x128>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d202      	bcs.n	8007b52 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007b4c:	230d      	movs	r3, #13
 8007b4e:	617b      	str	r3, [r7, #20]
 8007b50:	e04c      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	4a33      	ldr	r2, [pc, #204]	@ (8007c24 <USB_SetTurnaroundTime+0x128>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d306      	bcc.n	8007b68 <USB_SetTurnaroundTime+0x6c>
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	4a32      	ldr	r2, [pc, #200]	@ (8007c28 <USB_SetTurnaroundTime+0x12c>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d802      	bhi.n	8007b68 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007b62:	230c      	movs	r3, #12
 8007b64:	617b      	str	r3, [r7, #20]
 8007b66:	e041      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	4a2f      	ldr	r2, [pc, #188]	@ (8007c28 <USB_SetTurnaroundTime+0x12c>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d906      	bls.n	8007b7e <USB_SetTurnaroundTime+0x82>
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	4a2e      	ldr	r2, [pc, #184]	@ (8007c2c <USB_SetTurnaroundTime+0x130>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d802      	bhi.n	8007b7e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007b78:	230b      	movs	r3, #11
 8007b7a:	617b      	str	r3, [r7, #20]
 8007b7c:	e036      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	4a2a      	ldr	r2, [pc, #168]	@ (8007c2c <USB_SetTurnaroundTime+0x130>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d906      	bls.n	8007b94 <USB_SetTurnaroundTime+0x98>
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	4a29      	ldr	r2, [pc, #164]	@ (8007c30 <USB_SetTurnaroundTime+0x134>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d802      	bhi.n	8007b94 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007b8e:	230a      	movs	r3, #10
 8007b90:	617b      	str	r3, [r7, #20]
 8007b92:	e02b      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	4a26      	ldr	r2, [pc, #152]	@ (8007c30 <USB_SetTurnaroundTime+0x134>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d906      	bls.n	8007baa <USB_SetTurnaroundTime+0xae>
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	4a25      	ldr	r2, [pc, #148]	@ (8007c34 <USB_SetTurnaroundTime+0x138>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d202      	bcs.n	8007baa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007ba4:	2309      	movs	r3, #9
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	e020      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	4a21      	ldr	r2, [pc, #132]	@ (8007c34 <USB_SetTurnaroundTime+0x138>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d306      	bcc.n	8007bc0 <USB_SetTurnaroundTime+0xc4>
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	4a20      	ldr	r2, [pc, #128]	@ (8007c38 <USB_SetTurnaroundTime+0x13c>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d802      	bhi.n	8007bc0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007bba:	2308      	movs	r3, #8
 8007bbc:	617b      	str	r3, [r7, #20]
 8007bbe:	e015      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	4a1d      	ldr	r2, [pc, #116]	@ (8007c38 <USB_SetTurnaroundTime+0x13c>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d906      	bls.n	8007bd6 <USB_SetTurnaroundTime+0xda>
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	4a1c      	ldr	r2, [pc, #112]	@ (8007c3c <USB_SetTurnaroundTime+0x140>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d202      	bcs.n	8007bd6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007bd0:	2307      	movs	r3, #7
 8007bd2:	617b      	str	r3, [r7, #20]
 8007bd4:	e00a      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007bd6:	2306      	movs	r3, #6
 8007bd8:	617b      	str	r3, [r7, #20]
 8007bda:	e007      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007bdc:	79fb      	ldrb	r3, [r7, #7]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d102      	bne.n	8007be8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007be2:	2309      	movs	r3, #9
 8007be4:	617b      	str	r3, [r7, #20]
 8007be6:	e001      	b.n	8007bec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007be8:	2309      	movs	r3, #9
 8007bea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	68da      	ldr	r2, [r3, #12]
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	029b      	lsls	r3, r3, #10
 8007c00:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007c04:	431a      	orrs	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	371c      	adds	r7, #28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	00d8acbf 	.word	0x00d8acbf
 8007c1c:	00e4e1c0 	.word	0x00e4e1c0
 8007c20:	00f42400 	.word	0x00f42400
 8007c24:	01067380 	.word	0x01067380
 8007c28:	011a499f 	.word	0x011a499f
 8007c2c:	01312cff 	.word	0x01312cff
 8007c30:	014ca43f 	.word	0x014ca43f
 8007c34:	016e3600 	.word	0x016e3600
 8007c38:	01a6ab1f 	.word	0x01a6ab1f
 8007c3c:	01e84800 	.word	0x01e84800

08007c40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f043 0201 	orr.w	r2, r3, #1
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c54:	2300      	movs	r3, #0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	370c      	adds	r7, #12
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr

08007c62 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c62:	b480      	push	{r7}
 8007c64:	b083      	sub	sp, #12
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	f023 0201 	bic.w	r2, r3, #1
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007c90:	2300      	movs	r3, #0
 8007c92:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d115      	bne.n	8007cd2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007cb2:	200a      	movs	r0, #10
 8007cb4:	f7fb f942 	bl	8002f3c <HAL_Delay>
      ms += 10U;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	330a      	adds	r3, #10
 8007cbc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f001 f93f 	bl	8008f42 <USB_GetMode>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d01e      	beq.n	8007d08 <USB_SetCurrentMode+0x84>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2bc7      	cmp	r3, #199	@ 0xc7
 8007cce:	d9f0      	bls.n	8007cb2 <USB_SetCurrentMode+0x2e>
 8007cd0:	e01a      	b.n	8007d08 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007cd2:	78fb      	ldrb	r3, [r7, #3]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d115      	bne.n	8007d04 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ce4:	200a      	movs	r0, #10
 8007ce6:	f7fb f929 	bl	8002f3c <HAL_Delay>
      ms += 10U;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	330a      	adds	r3, #10
 8007cee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f001 f926 	bl	8008f42 <USB_GetMode>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d005      	beq.n	8007d08 <USB_SetCurrentMode+0x84>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d00:	d9f0      	bls.n	8007ce4 <USB_SetCurrentMode+0x60>
 8007d02:	e001      	b.n	8007d08 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	e005      	b.n	8007d14 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2bc8      	cmp	r3, #200	@ 0xc8
 8007d0c:	d101      	bne.n	8007d12 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e000      	b.n	8007d14 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3710      	adds	r7, #16
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d1c:	b084      	sub	sp, #16
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b086      	sub	sp, #24
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007d2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d36:	2300      	movs	r3, #0
 8007d38:	613b      	str	r3, [r7, #16]
 8007d3a:	e009      	b.n	8007d50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	3340      	adds	r3, #64	@ 0x40
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	4413      	add	r3, r2
 8007d46:	2200      	movs	r2, #0
 8007d48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	613b      	str	r3, [r7, #16]
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	2b0e      	cmp	r3, #14
 8007d54:	d9f2      	bls.n	8007d3c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007d56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d11c      	bne.n	8007d98 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	68fa      	ldr	r2, [r7, #12]
 8007d68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d6c:	f043 0302 	orr.w	r3, r3, #2
 8007d70:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d76:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d82:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d8e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	639a      	str	r2, [r3, #56]	@ 0x38
 8007d96:	e00b      	b.n	8007db0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007db6:	461a      	mov	r2, r3
 8007db8:	2300      	movs	r3, #0
 8007dba:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dbc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d10d      	bne.n	8007de0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d104      	bne.n	8007dd6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007dcc:	2100      	movs	r1, #0
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 f968 	bl	80080a4 <USB_SetDevSpeed>
 8007dd4:	e008      	b.n	8007de8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007dd6:	2101      	movs	r1, #1
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 f963 	bl	80080a4 <USB_SetDevSpeed>
 8007dde:	e003      	b.n	8007de8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007de0:	2103      	movs	r1, #3
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 f95e 	bl	80080a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007de8:	2110      	movs	r1, #16
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 f8fa 	bl	8007fe4 <USB_FlushTxFifo>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 f924 	bl	8008048 <USB_FlushRxFifo>
 8007e00:	4603      	mov	r3, r0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d001      	beq.n	8007e0a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e10:	461a      	mov	r2, r3
 8007e12:	2300      	movs	r3, #0
 8007e14:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	2300      	movs	r3, #0
 8007e20:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e28:	461a      	mov	r2, r3
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e2e:	2300      	movs	r3, #0
 8007e30:	613b      	str	r3, [r7, #16]
 8007e32:	e043      	b.n	8007ebc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e4a:	d118      	bne.n	8007e7e <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10a      	bne.n	8007e68 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e5e:	461a      	mov	r2, r3
 8007e60:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007e64:	6013      	str	r3, [r2, #0]
 8007e66:	e013      	b.n	8007e90 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e74:	461a      	mov	r2, r3
 8007e76:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007e7a:	6013      	str	r3, [r2, #0]
 8007e7c:	e008      	b.n	8007e90 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	015a      	lsls	r2, r3, #5
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007eb4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	613b      	str	r3, [r7, #16]
 8007ebc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d3b5      	bcc.n	8007e34 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ec8:	2300      	movs	r3, #0
 8007eca:	613b      	str	r3, [r7, #16]
 8007ecc:	e043      	b.n	8007f56 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	015a      	lsls	r2, r3, #5
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ee0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ee4:	d118      	bne.n	8007f18 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10a      	bne.n	8007f02 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	015a      	lsls	r2, r3, #5
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ef8:	461a      	mov	r2, r3
 8007efa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	e013      	b.n	8007f2a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	015a      	lsls	r2, r3, #5
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	4413      	add	r3, r2
 8007f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f0e:	461a      	mov	r2, r3
 8007f10:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	e008      	b.n	8007f2a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	015a      	lsls	r2, r3, #5
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4413      	add	r3, r2
 8007f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f24:	461a      	mov	r2, r3
 8007f26:	2300      	movs	r3, #0
 8007f28:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	015a      	lsls	r2, r3, #5
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	4413      	add	r3, r2
 8007f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f36:	461a      	mov	r2, r3
 8007f38:	2300      	movs	r3, #0
 8007f3a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f48:	461a      	mov	r2, r3
 8007f4a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f4e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	3301      	adds	r3, #1
 8007f54:	613b      	str	r3, [r7, #16]
 8007f56:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d3b5      	bcc.n	8007ece <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f74:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007f82:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007f84:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d105      	bne.n	8007f98 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	699b      	ldr	r3, [r3, #24]
 8007f90:	f043 0210 	orr.w	r2, r3, #16
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	699a      	ldr	r2, [r3, #24]
 8007f9c:	4b10      	ldr	r3, [pc, #64]	@ (8007fe0 <USB_DevInit+0x2c4>)
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007fa4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	699b      	ldr	r3, [r3, #24]
 8007fb0:	f043 0208 	orr.w	r2, r3, #8
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007fb8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d107      	bne.n	8007fd0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fc8:	f043 0304 	orr.w	r3, r3, #4
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3718      	adds	r7, #24
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fdc:	b004      	add	sp, #16
 8007fde:	4770      	bx	lr
 8007fe0:	803c3800 	.word	0x803c3800

08007fe4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ffe:	d901      	bls.n	8008004 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008000:	2303      	movs	r3, #3
 8008002:	e01b      	b.n	800803c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	daf2      	bge.n	8007ff2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800800c:	2300      	movs	r3, #0
 800800e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	019b      	lsls	r3, r3, #6
 8008014:	f043 0220 	orr.w	r2, r3, #32
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	3301      	adds	r3, #1
 8008020:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008028:	d901      	bls.n	800802e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800802a:	2303      	movs	r3, #3
 800802c:	e006      	b.n	800803c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	691b      	ldr	r3, [r3, #16]
 8008032:	f003 0320 	and.w	r3, r3, #32
 8008036:	2b20      	cmp	r3, #32
 8008038:	d0f0      	beq.n	800801c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3714      	adds	r7, #20
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008050:	2300      	movs	r3, #0
 8008052:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3301      	adds	r3, #1
 8008058:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008060:	d901      	bls.n	8008066 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e018      	b.n	8008098 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	2b00      	cmp	r3, #0
 800806c:	daf2      	bge.n	8008054 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800806e:	2300      	movs	r3, #0
 8008070:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2210      	movs	r2, #16
 8008076:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	3301      	adds	r3, #1
 800807c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008084:	d901      	bls.n	800808a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008086:	2303      	movs	r3, #3
 8008088:	e006      	b.n	8008098 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	f003 0310 	and.w	r3, r3, #16
 8008092:	2b10      	cmp	r3, #16
 8008094:	d0f0      	beq.n	8008078 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	460b      	mov	r3, r1
 80080ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	78fb      	ldrb	r3, [r7, #3]
 80080be:	68f9      	ldr	r1, [r7, #12]
 80080c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080c4:	4313      	orrs	r3, r2
 80080c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3714      	adds	r7, #20
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr

080080d6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80080d6:	b480      	push	{r7}
 80080d8:	b087      	sub	sp, #28
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f003 0306 	and.w	r3, r3, #6
 80080ee:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d102      	bne.n	80080fc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80080f6:	2300      	movs	r3, #0
 80080f8:	75fb      	strb	r3, [r7, #23]
 80080fa:	e00a      	b.n	8008112 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d002      	beq.n	8008108 <USB_GetDevSpeed+0x32>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2b06      	cmp	r3, #6
 8008106:	d102      	bne.n	800810e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008108:	2302      	movs	r3, #2
 800810a:	75fb      	strb	r3, [r7, #23]
 800810c:	e001      	b.n	8008112 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800810e:	230f      	movs	r3, #15
 8008110:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008112:	7dfb      	ldrb	r3, [r7, #23]
}
 8008114:	4618      	mov	r0, r3
 8008116:	371c      	adds	r7, #28
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008120:	b480      	push	{r7}
 8008122:	b085      	sub	sp, #20
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	785b      	ldrb	r3, [r3, #1]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d13a      	bne.n	80081b2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008142:	69da      	ldr	r2, [r3, #28]
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	781b      	ldrb	r3, [r3, #0]
 8008148:	f003 030f 	and.w	r3, r3, #15
 800814c:	2101      	movs	r1, #1
 800814e:	fa01 f303 	lsl.w	r3, r1, r3
 8008152:	b29b      	uxth	r3, r3
 8008154:	68f9      	ldr	r1, [r7, #12]
 8008156:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800815a:	4313      	orrs	r3, r2
 800815c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	4413      	add	r3, r2
 8008166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008170:	2b00      	cmp	r3, #0
 8008172:	d155      	bne.n	8008220 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	4413      	add	r3, r2
 800817c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	791b      	ldrb	r3, [r3, #4]
 800818e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008190:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	059b      	lsls	r3, r3, #22
 8008196:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008198:	4313      	orrs	r3, r2
 800819a:	68ba      	ldr	r2, [r7, #8]
 800819c:	0151      	lsls	r1, r2, #5
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	440a      	add	r2, r1
 80081a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081ae:	6013      	str	r3, [r2, #0]
 80081b0:	e036      	b.n	8008220 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b8:	69da      	ldr	r2, [r3, #28]
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	f003 030f 	and.w	r3, r3, #15
 80081c2:	2101      	movs	r1, #1
 80081c4:	fa01 f303 	lsl.w	r3, r1, r3
 80081c8:	041b      	lsls	r3, r3, #16
 80081ca:	68f9      	ldr	r1, [r7, #12]
 80081cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081d0:	4313      	orrs	r3, r2
 80081d2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d11a      	bne.n	8008220 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	015a      	lsls	r2, r3, #5
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4413      	add	r3, r2
 80081f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	791b      	ldrb	r3, [r3, #4]
 8008204:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008206:	430b      	orrs	r3, r1
 8008208:	4313      	orrs	r3, r2
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	0151      	lsls	r1, r2, #5
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	440a      	add	r2, r1
 8008212:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008216:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800821a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800821e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
	...

08008230 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	785b      	ldrb	r3, [r3, #1]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d161      	bne.n	8008310 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	015a      	lsls	r2, r3, #5
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	4413      	add	r3, r2
 8008254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800825e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008262:	d11f      	bne.n	80082a4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	015a      	lsls	r2, r3, #5
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	4413      	add	r3, r2
 800826c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68ba      	ldr	r2, [r7, #8]
 8008274:	0151      	lsls	r1, r2, #5
 8008276:	68fa      	ldr	r2, [r7, #12]
 8008278:	440a      	add	r2, r1
 800827a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800827e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008282:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	015a      	lsls	r2, r3, #5
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	4413      	add	r3, r2
 800828c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	0151      	lsls	r1, r2, #5
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	440a      	add	r2, r1
 800829a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800829e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	f003 030f 	and.w	r3, r3, #15
 80082b4:	2101      	movs	r1, #1
 80082b6:	fa01 f303 	lsl.w	r3, r1, r3
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	43db      	mvns	r3, r3
 80082be:	68f9      	ldr	r1, [r7, #12]
 80082c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082c4:	4013      	ands	r3, r2
 80082c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082ce:	69da      	ldr	r2, [r3, #28]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	f003 030f 	and.w	r3, r3, #15
 80082d8:	2101      	movs	r1, #1
 80082da:	fa01 f303 	lsl.w	r3, r1, r3
 80082de:	b29b      	uxth	r3, r3
 80082e0:	43db      	mvns	r3, r3
 80082e2:	68f9      	ldr	r1, [r7, #12]
 80082e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082e8:	4013      	ands	r3, r2
 80082ea:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	015a      	lsls	r2, r3, #5
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	4413      	add	r3, r2
 80082f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	0159      	lsls	r1, r3, #5
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	440b      	add	r3, r1
 8008302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008306:	4619      	mov	r1, r3
 8008308:	4b35      	ldr	r3, [pc, #212]	@ (80083e0 <USB_DeactivateEndpoint+0x1b0>)
 800830a:	4013      	ands	r3, r2
 800830c:	600b      	str	r3, [r1, #0]
 800830e:	e060      	b.n	80083d2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	015a      	lsls	r2, r3, #5
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	4413      	add	r3, r2
 8008318:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008326:	d11f      	bne.n	8008368 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	015a      	lsls	r2, r3, #5
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	4413      	add	r3, r2
 8008330:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	0151      	lsls	r1, r2, #5
 800833a:	68fa      	ldr	r2, [r7, #12]
 800833c:	440a      	add	r2, r1
 800833e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008342:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008346:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	015a      	lsls	r2, r3, #5
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	4413      	add	r3, r2
 8008350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68ba      	ldr	r2, [r7, #8]
 8008358:	0151      	lsls	r1, r2, #5
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	440a      	add	r2, r1
 800835e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008362:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008366:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800836e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	f003 030f 	and.w	r3, r3, #15
 8008378:	2101      	movs	r1, #1
 800837a:	fa01 f303 	lsl.w	r3, r1, r3
 800837e:	041b      	lsls	r3, r3, #16
 8008380:	43db      	mvns	r3, r3
 8008382:	68f9      	ldr	r1, [r7, #12]
 8008384:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008388:	4013      	ands	r3, r2
 800838a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008392:	69da      	ldr	r2, [r3, #28]
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	f003 030f 	and.w	r3, r3, #15
 800839c:	2101      	movs	r1, #1
 800839e:	fa01 f303 	lsl.w	r3, r1, r3
 80083a2:	041b      	lsls	r3, r3, #16
 80083a4:	43db      	mvns	r3, r3
 80083a6:	68f9      	ldr	r1, [r7, #12]
 80083a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083ac:	4013      	ands	r3, r2
 80083ae:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	015a      	lsls	r2, r3, #5
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	4413      	add	r3, r2
 80083b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	0159      	lsls	r1, r3, #5
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	440b      	add	r3, r1
 80083c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ca:	4619      	mov	r1, r3
 80083cc:	4b05      	ldr	r3, [pc, #20]	@ (80083e4 <USB_DeactivateEndpoint+0x1b4>)
 80083ce:	4013      	ands	r3, r2
 80083d0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr
 80083e0:	ec337800 	.word	0xec337800
 80083e4:	eff37800 	.word	0xeff37800

080083e8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b08a      	sub	sp, #40	@ 0x28
 80083ec:	af02      	add	r7, sp, #8
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	4613      	mov	r3, r2
 80083f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	785b      	ldrb	r3, [r3, #1]
 8008404:	2b01      	cmp	r3, #1
 8008406:	f040 817f 	bne.w	8008708 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d132      	bne.n	8008478 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	4413      	add	r3, r2
 800841a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800841e:	691b      	ldr	r3, [r3, #16]
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	0151      	lsls	r1, r2, #5
 8008424:	69fa      	ldr	r2, [r7, #28]
 8008426:	440a      	add	r2, r1
 8008428:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800842c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008430:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008434:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	4413      	add	r3, r2
 800843e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008442:	691b      	ldr	r3, [r3, #16]
 8008444:	69ba      	ldr	r2, [r7, #24]
 8008446:	0151      	lsls	r1, r2, #5
 8008448:	69fa      	ldr	r2, [r7, #28]
 800844a:	440a      	add	r2, r1
 800844c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008450:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008454:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	015a      	lsls	r2, r3, #5
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	4413      	add	r3, r2
 800845e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	69ba      	ldr	r2, [r7, #24]
 8008466:	0151      	lsls	r1, r2, #5
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	440a      	add	r2, r1
 800846c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008470:	0cdb      	lsrs	r3, r3, #19
 8008472:	04db      	lsls	r3, r3, #19
 8008474:	6113      	str	r3, [r2, #16]
 8008476:	e097      	b.n	80085a8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	015a      	lsls	r2, r3, #5
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	4413      	add	r3, r2
 8008480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	69ba      	ldr	r2, [r7, #24]
 8008488:	0151      	lsls	r1, r2, #5
 800848a:	69fa      	ldr	r2, [r7, #28]
 800848c:	440a      	add	r2, r1
 800848e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008492:	0cdb      	lsrs	r3, r3, #19
 8008494:	04db      	lsls	r3, r3, #19
 8008496:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	69ba      	ldr	r2, [r7, #24]
 80084a8:	0151      	lsls	r1, r2, #5
 80084aa:	69fa      	ldr	r2, [r7, #28]
 80084ac:	440a      	add	r2, r1
 80084ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084b2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80084b6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80084ba:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d11a      	bne.n	80084f8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	691a      	ldr	r2, [r3, #16]
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d903      	bls.n	80084d6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	689a      	ldr	r2, [r3, #8]
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	015a      	lsls	r2, r3, #5
 80084da:	69fb      	ldr	r3, [r7, #28]
 80084dc:	4413      	add	r3, r2
 80084de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e2:	691b      	ldr	r3, [r3, #16]
 80084e4:	69ba      	ldr	r2, [r7, #24]
 80084e6:	0151      	lsls	r1, r2, #5
 80084e8:	69fa      	ldr	r2, [r7, #28]
 80084ea:	440a      	add	r2, r1
 80084ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084f4:	6113      	str	r3, [r2, #16]
 80084f6:	e044      	b.n	8008582 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	691a      	ldr	r2, [r3, #16]
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	4413      	add	r3, r2
 8008502:	1e5a      	subs	r2, r3, #1
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	fbb2 f3f3 	udiv	r3, r2, r3
 800850c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	015a      	lsls	r2, r3, #5
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	4413      	add	r3, r2
 8008516:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800851a:	691a      	ldr	r2, [r3, #16]
 800851c:	8afb      	ldrh	r3, [r7, #22]
 800851e:	04d9      	lsls	r1, r3, #19
 8008520:	4ba4      	ldr	r3, [pc, #656]	@ (80087b4 <USB_EPStartXfer+0x3cc>)
 8008522:	400b      	ands	r3, r1
 8008524:	69b9      	ldr	r1, [r7, #24]
 8008526:	0148      	lsls	r0, r1, #5
 8008528:	69f9      	ldr	r1, [r7, #28]
 800852a:	4401      	add	r1, r0
 800852c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008530:	4313      	orrs	r3, r2
 8008532:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	791b      	ldrb	r3, [r3, #4]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d122      	bne.n	8008582 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	69ba      	ldr	r2, [r7, #24]
 800854c:	0151      	lsls	r1, r2, #5
 800854e:	69fa      	ldr	r2, [r7, #28]
 8008550:	440a      	add	r2, r1
 8008552:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008556:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800855a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	015a      	lsls	r2, r3, #5
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	4413      	add	r3, r2
 8008564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008568:	691a      	ldr	r2, [r3, #16]
 800856a:	8afb      	ldrh	r3, [r7, #22]
 800856c:	075b      	lsls	r3, r3, #29
 800856e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008572:	69b9      	ldr	r1, [r7, #24]
 8008574:	0148      	lsls	r0, r1, #5
 8008576:	69f9      	ldr	r1, [r7, #28]
 8008578:	4401      	add	r1, r0
 800857a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800857e:	4313      	orrs	r3, r2
 8008580:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	015a      	lsls	r2, r3, #5
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	4413      	add	r3, r2
 800858a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800858e:	691a      	ldr	r2, [r3, #16]
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	691b      	ldr	r3, [r3, #16]
 8008594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008598:	69b9      	ldr	r1, [r7, #24]
 800859a:	0148      	lsls	r0, r1, #5
 800859c:	69f9      	ldr	r1, [r7, #28]
 800859e:	4401      	add	r1, r0
 80085a0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085a4:	4313      	orrs	r3, r2
 80085a6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80085a8:	79fb      	ldrb	r3, [r7, #7]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d14b      	bne.n	8008646 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d009      	beq.n	80085ca <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	69fb      	ldr	r3, [r7, #28]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c2:	461a      	mov	r2, r3
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	69db      	ldr	r3, [r3, #28]
 80085c8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	791b      	ldrb	r3, [r3, #4]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d128      	bne.n	8008624 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d110      	bne.n	8008604 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	015a      	lsls	r2, r3, #5
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	69ba      	ldr	r2, [r7, #24]
 80085f2:	0151      	lsls	r1, r2, #5
 80085f4:	69fa      	ldr	r2, [r7, #28]
 80085f6:	440a      	add	r2, r1
 80085f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008600:	6013      	str	r3, [r2, #0]
 8008602:	e00f      	b.n	8008624 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	015a      	lsls	r2, r3, #5
 8008608:	69fb      	ldr	r3, [r7, #28]
 800860a:	4413      	add	r3, r2
 800860c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	69ba      	ldr	r2, [r7, #24]
 8008614:	0151      	lsls	r1, r2, #5
 8008616:	69fa      	ldr	r2, [r7, #28]
 8008618:	440a      	add	r2, r1
 800861a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800861e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008622:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008624:	69bb      	ldr	r3, [r7, #24]
 8008626:	015a      	lsls	r2, r3, #5
 8008628:	69fb      	ldr	r3, [r7, #28]
 800862a:	4413      	add	r3, r2
 800862c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	69ba      	ldr	r2, [r7, #24]
 8008634:	0151      	lsls	r1, r2, #5
 8008636:	69fa      	ldr	r2, [r7, #28]
 8008638:	440a      	add	r2, r1
 800863a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800863e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008642:	6013      	str	r3, [r2, #0]
 8008644:	e166      	b.n	8008914 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	015a      	lsls	r2, r3, #5
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	4413      	add	r3, r2
 800864e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	69ba      	ldr	r2, [r7, #24]
 8008656:	0151      	lsls	r1, r2, #5
 8008658:	69fa      	ldr	r2, [r7, #28]
 800865a:	440a      	add	r2, r1
 800865c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008660:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008664:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	791b      	ldrb	r3, [r3, #4]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d015      	beq.n	800869a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 814e 	beq.w	8008914 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800867e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	781b      	ldrb	r3, [r3, #0]
 8008684:	f003 030f 	and.w	r3, r3, #15
 8008688:	2101      	movs	r1, #1
 800868a:	fa01 f303 	lsl.w	r3, r1, r3
 800868e:	69f9      	ldr	r1, [r7, #28]
 8008690:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008694:	4313      	orrs	r3, r2
 8008696:	634b      	str	r3, [r1, #52]	@ 0x34
 8008698:	e13c      	b.n	8008914 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d110      	bne.n	80086cc <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	015a      	lsls	r2, r3, #5
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	4413      	add	r3, r2
 80086b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	69ba      	ldr	r2, [r7, #24]
 80086ba:	0151      	lsls	r1, r2, #5
 80086bc:	69fa      	ldr	r2, [r7, #28]
 80086be:	440a      	add	r2, r1
 80086c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086c8:	6013      	str	r3, [r2, #0]
 80086ca:	e00f      	b.n	80086ec <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	69ba      	ldr	r2, [r7, #24]
 80086dc:	0151      	lsls	r1, r2, #5
 80086de:	69fa      	ldr	r2, [r7, #28]
 80086e0:	440a      	add	r2, r1
 80086e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086ea:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	68d9      	ldr	r1, [r3, #12]
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	781a      	ldrb	r2, [r3, #0]
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	691b      	ldr	r3, [r3, #16]
 80086f8:	b298      	uxth	r0, r3
 80086fa:	79fb      	ldrb	r3, [r7, #7]
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	4603      	mov	r3, r0
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 f9b9 	bl	8008a78 <USB_WritePacket>
 8008706:	e105      	b.n	8008914 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	4413      	add	r3, r2
 8008710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	69ba      	ldr	r2, [r7, #24]
 8008718:	0151      	lsls	r1, r2, #5
 800871a:	69fa      	ldr	r2, [r7, #28]
 800871c:	440a      	add	r2, r1
 800871e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008722:	0cdb      	lsrs	r3, r3, #19
 8008724:	04db      	lsls	r3, r3, #19
 8008726:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	015a      	lsls	r2, r3, #5
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	4413      	add	r3, r2
 8008730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	69ba      	ldr	r2, [r7, #24]
 8008738:	0151      	lsls	r1, r2, #5
 800873a:	69fa      	ldr	r2, [r7, #28]
 800873c:	440a      	add	r2, r1
 800873e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008742:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008746:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800874a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d132      	bne.n	80087b8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	691b      	ldr	r3, [r3, #16]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d003      	beq.n	8008762 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	689a      	ldr	r2, [r3, #8]
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	689a      	ldr	r2, [r3, #8]
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	4413      	add	r3, r2
 8008772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008776:	691a      	ldr	r2, [r3, #16]
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	6a1b      	ldr	r3, [r3, #32]
 800877c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008780:	69b9      	ldr	r1, [r7, #24]
 8008782:	0148      	lsls	r0, r1, #5
 8008784:	69f9      	ldr	r1, [r7, #28]
 8008786:	4401      	add	r1, r0
 8008788:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800878c:	4313      	orrs	r3, r2
 800878e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	4413      	add	r3, r2
 8008798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800879c:	691b      	ldr	r3, [r3, #16]
 800879e:	69ba      	ldr	r2, [r7, #24]
 80087a0:	0151      	lsls	r1, r2, #5
 80087a2:	69fa      	ldr	r2, [r7, #28]
 80087a4:	440a      	add	r2, r1
 80087a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087ae:	6113      	str	r3, [r2, #16]
 80087b0:	e062      	b.n	8008878 <USB_EPStartXfer+0x490>
 80087b2:	bf00      	nop
 80087b4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	691b      	ldr	r3, [r3, #16]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d123      	bne.n	8008808 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087cc:	691a      	ldr	r2, [r3, #16]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087d6:	69b9      	ldr	r1, [r7, #24]
 80087d8:	0148      	lsls	r0, r1, #5
 80087da:	69f9      	ldr	r1, [r7, #28]
 80087dc:	4401      	add	r1, r0
 80087de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80087e2:	4313      	orrs	r3, r2
 80087e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	015a      	lsls	r2, r3, #5
 80087ea:	69fb      	ldr	r3, [r7, #28]
 80087ec:	4413      	add	r3, r2
 80087ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	69ba      	ldr	r2, [r7, #24]
 80087f6:	0151      	lsls	r1, r2, #5
 80087f8:	69fa      	ldr	r2, [r7, #28]
 80087fa:	440a      	add	r2, r1
 80087fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008800:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008804:	6113      	str	r3, [r2, #16]
 8008806:	e037      	b.n	8008878 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	691a      	ldr	r2, [r3, #16]
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	4413      	add	r3, r2
 8008812:	1e5a      	subs	r2, r3, #1
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	fbb2 f3f3 	udiv	r3, r2, r3
 800881c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	8afa      	ldrh	r2, [r7, #22]
 8008824:	fb03 f202 	mul.w	r2, r3, r2
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	015a      	lsls	r2, r3, #5
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	4413      	add	r3, r2
 8008834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008838:	691a      	ldr	r2, [r3, #16]
 800883a:	8afb      	ldrh	r3, [r7, #22]
 800883c:	04d9      	lsls	r1, r3, #19
 800883e:	4b38      	ldr	r3, [pc, #224]	@ (8008920 <USB_EPStartXfer+0x538>)
 8008840:	400b      	ands	r3, r1
 8008842:	69b9      	ldr	r1, [r7, #24]
 8008844:	0148      	lsls	r0, r1, #5
 8008846:	69f9      	ldr	r1, [r7, #28]
 8008848:	4401      	add	r1, r0
 800884a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800884e:	4313      	orrs	r3, r2
 8008850:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	015a      	lsls	r2, r3, #5
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	4413      	add	r3, r2
 800885a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800885e:	691a      	ldr	r2, [r3, #16]
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	6a1b      	ldr	r3, [r3, #32]
 8008864:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008868:	69b9      	ldr	r1, [r7, #24]
 800886a:	0148      	lsls	r0, r1, #5
 800886c:	69f9      	ldr	r1, [r7, #28]
 800886e:	4401      	add	r1, r0
 8008870:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008874:	4313      	orrs	r3, r2
 8008876:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008878:	79fb      	ldrb	r3, [r7, #7]
 800887a:	2b01      	cmp	r3, #1
 800887c:	d10d      	bne.n	800889a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d009      	beq.n	800889a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	68d9      	ldr	r1, [r3, #12]
 800888a:	69bb      	ldr	r3, [r7, #24]
 800888c:	015a      	lsls	r2, r3, #5
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	4413      	add	r3, r2
 8008892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008896:	460a      	mov	r2, r1
 8008898:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	791b      	ldrb	r3, [r3, #4]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d128      	bne.n	80088f4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d110      	bne.n	80088d4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	015a      	lsls	r2, r3, #5
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	4413      	add	r3, r2
 80088ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	69ba      	ldr	r2, [r7, #24]
 80088c2:	0151      	lsls	r1, r2, #5
 80088c4:	69fa      	ldr	r2, [r7, #28]
 80088c6:	440a      	add	r2, r1
 80088c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80088d0:	6013      	str	r3, [r2, #0]
 80088d2:	e00f      	b.n	80088f4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80088d4:	69bb      	ldr	r3, [r7, #24]
 80088d6:	015a      	lsls	r2, r3, #5
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	4413      	add	r3, r2
 80088dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	69ba      	ldr	r2, [r7, #24]
 80088e4:	0151      	lsls	r1, r2, #5
 80088e6:	69fa      	ldr	r2, [r7, #28]
 80088e8:	440a      	add	r2, r1
 80088ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088f2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80088f4:	69bb      	ldr	r3, [r7, #24]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	69ba      	ldr	r2, [r7, #24]
 8008904:	0151      	lsls	r1, r2, #5
 8008906:	69fa      	ldr	r2, [r7, #28]
 8008908:	440a      	add	r2, r1
 800890a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800890e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008912:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3720      	adds	r7, #32
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	1ff80000 	.word	0x1ff80000

08008924 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008924:	b480      	push	{r7}
 8008926:	b087      	sub	sp, #28
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800892e:	2300      	movs	r3, #0
 8008930:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008932:	2300      	movs	r3, #0
 8008934:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	785b      	ldrb	r3, [r3, #1]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d14a      	bne.n	80089d8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	015a      	lsls	r2, r3, #5
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	4413      	add	r3, r2
 800894c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008956:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800895a:	f040 8086 	bne.w	8008a6a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	015a      	lsls	r2, r3, #5
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	4413      	add	r3, r2
 8008968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	683a      	ldr	r2, [r7, #0]
 8008970:	7812      	ldrb	r2, [r2, #0]
 8008972:	0151      	lsls	r1, r2, #5
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	440a      	add	r2, r1
 8008978:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800897c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008980:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	015a      	lsls	r2, r3, #5
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	4413      	add	r3, r2
 800898c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	683a      	ldr	r2, [r7, #0]
 8008994:	7812      	ldrb	r2, [r2, #0]
 8008996:	0151      	lsls	r1, r2, #5
 8008998:	693a      	ldr	r2, [r7, #16]
 800899a:	440a      	add	r2, r1
 800899c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089a4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	3301      	adds	r3, #1
 80089aa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f242 7210 	movw	r2, #10000	@ 0x2710
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d902      	bls.n	80089bc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	75fb      	strb	r3, [r7, #23]
          break;
 80089ba:	e056      	b.n	8008a6a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	015a      	lsls	r2, r3, #5
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	4413      	add	r3, r2
 80089c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089d4:	d0e7      	beq.n	80089a6 <USB_EPStopXfer+0x82>
 80089d6:	e048      	b.n	8008a6a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089f0:	d13b      	bne.n	8008a6a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	781b      	ldrb	r3, [r3, #0]
 80089f6:	015a      	lsls	r2, r3, #5
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	4413      	add	r3, r2
 80089fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	683a      	ldr	r2, [r7, #0]
 8008a04:	7812      	ldrb	r2, [r2, #0]
 8008a06:	0151      	lsls	r1, r2, #5
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	440a      	add	r2, r1
 8008a0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a10:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a14:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	7812      	ldrb	r2, [r2, #0]
 8008a2a:	0151      	lsls	r1, r2, #5
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	440a      	add	r2, r1
 8008a30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a38:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d902      	bls.n	8008a50 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a4e:	e00c      	b.n	8008a6a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	015a      	lsls	r2, r3, #5
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	4413      	add	r3, r2
 8008a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a68:	d0e7      	beq.n	8008a3a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	371c      	adds	r7, #28
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b089      	sub	sp, #36	@ 0x24
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	4611      	mov	r1, r2
 8008a84:	461a      	mov	r2, r3
 8008a86:	460b      	mov	r3, r1
 8008a88:	71fb      	strb	r3, [r7, #7]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008a96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d123      	bne.n	8008ae6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008a9e:	88bb      	ldrh	r3, [r7, #4]
 8008aa0:	3303      	adds	r3, #3
 8008aa2:	089b      	lsrs	r3, r3, #2
 8008aa4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	e018      	b.n	8008ade <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008aac:	79fb      	ldrb	r3, [r7, #7]
 8008aae:	031a      	lsls	r2, r3, #12
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ab8:	461a      	mov	r2, r3
 8008aba:	69fb      	ldr	r3, [r7, #28]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008ad8:	69bb      	ldr	r3, [r7, #24]
 8008ada:	3301      	adds	r3, #1
 8008adc:	61bb      	str	r3, [r7, #24]
 8008ade:	69ba      	ldr	r2, [r7, #24]
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d3e2      	bcc.n	8008aac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008ae6:	2300      	movs	r3, #0
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3724      	adds	r7, #36	@ 0x24
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b08b      	sub	sp, #44	@ 0x2c
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	4613      	mov	r3, r2
 8008b00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b0a:	88fb      	ldrh	r3, [r7, #6]
 8008b0c:	089b      	lsrs	r3, r3, #2
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b12:	88fb      	ldrh	r3, [r7, #6]
 8008b14:	f003 0303 	and.w	r3, r3, #3
 8008b18:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	623b      	str	r3, [r7, #32]
 8008b1e:	e014      	b.n	8008b4a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b20:	69bb      	ldr	r3, [r7, #24]
 8008b22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b26:	681a      	ldr	r2, [r3, #0]
 8008b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2a:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2e:	3301      	adds	r3, #1
 8008b30:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b34:	3301      	adds	r3, #1
 8008b36:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b40:	3301      	adds	r3, #1
 8008b42:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008b44:	6a3b      	ldr	r3, [r7, #32]
 8008b46:	3301      	adds	r3, #1
 8008b48:	623b      	str	r3, [r7, #32]
 8008b4a:	6a3a      	ldr	r2, [r7, #32]
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d3e6      	bcc.n	8008b20 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008b52:	8bfb      	ldrh	r3, [r7, #30]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d01e      	beq.n	8008b96 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b62:	461a      	mov	r2, r3
 8008b64:	f107 0310 	add.w	r3, r7, #16
 8008b68:	6812      	ldr	r2, [r2, #0]
 8008b6a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008b6c:	693a      	ldr	r2, [r7, #16]
 8008b6e:	6a3b      	ldr	r3, [r7, #32]
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	00db      	lsls	r3, r3, #3
 8008b74:	fa22 f303 	lsr.w	r3, r2, r3
 8008b78:	b2da      	uxtb	r2, r3
 8008b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7c:	701a      	strb	r2, [r3, #0]
      i++;
 8008b7e:	6a3b      	ldr	r3, [r7, #32]
 8008b80:	3301      	adds	r3, #1
 8008b82:	623b      	str	r3, [r7, #32]
      pDest++;
 8008b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b86:	3301      	adds	r3, #1
 8008b88:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008b8a:	8bfb      	ldrh	r3, [r7, #30]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008b90:	8bfb      	ldrh	r3, [r7, #30]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1ea      	bne.n	8008b6c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	372c      	adds	r7, #44	@ 0x2c
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b085      	sub	sp, #20
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	785b      	ldrb	r3, [r3, #1]
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d12c      	bne.n	8008c1a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	015a      	lsls	r2, r3, #5
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	4413      	add	r3, r2
 8008bc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	db12      	blt.n	8008bf8 <USB_EPSetStall+0x54>
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00f      	beq.n	8008bf8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68ba      	ldr	r2, [r7, #8]
 8008be8:	0151      	lsls	r1, r2, #5
 8008bea:	68fa      	ldr	r2, [r7, #12]
 8008bec:	440a      	add	r2, r1
 8008bee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bf2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bf6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	015a      	lsls	r2, r3, #5
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	0151      	lsls	r1, r2, #5
 8008c0a:	68fa      	ldr	r2, [r7, #12]
 8008c0c:	440a      	add	r2, r1
 8008c0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c12:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	e02b      	b.n	8008c72 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	015a      	lsls	r2, r3, #5
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	4413      	add	r3, r2
 8008c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	db12      	blt.n	8008c52 <USB_EPSetStall+0xae>
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00f      	beq.n	8008c52 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	015a      	lsls	r2, r3, #5
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	4413      	add	r3, r2
 8008c3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	68ba      	ldr	r2, [r7, #8]
 8008c42:	0151      	lsls	r1, r2, #5
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	440a      	add	r2, r1
 8008c48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c4c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c50:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	0151      	lsls	r1, r2, #5
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	440a      	add	r2, r1
 8008c68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c70:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c72:	2300      	movs	r3, #0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3714      	adds	r7, #20
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr

08008c80 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b085      	sub	sp, #20
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	785b      	ldrb	r3, [r3, #1]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d128      	bne.n	8008cee <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68ba      	ldr	r2, [r7, #8]
 8008cac:	0151      	lsls	r1, r2, #5
 8008cae:	68fa      	ldr	r2, [r7, #12]
 8008cb0:	440a      	add	r2, r1
 8008cb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008cba:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	791b      	ldrb	r3, [r3, #4]
 8008cc0:	2b03      	cmp	r3, #3
 8008cc2:	d003      	beq.n	8008ccc <USB_EPClearStall+0x4c>
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	791b      	ldrb	r3, [r3, #4]
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d138      	bne.n	8008d3e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	015a      	lsls	r2, r3, #5
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68ba      	ldr	r2, [r7, #8]
 8008cdc:	0151      	lsls	r1, r2, #5
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	440a      	add	r2, r1
 8008ce2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ce6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cea:	6013      	str	r3, [r2, #0]
 8008cec:	e027      	b.n	8008d3e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	015a      	lsls	r2, r3, #5
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	68ba      	ldr	r2, [r7, #8]
 8008cfe:	0151      	lsls	r1, r2, #5
 8008d00:	68fa      	ldr	r2, [r7, #12]
 8008d02:	440a      	add	r2, r1
 8008d04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d08:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d0c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	791b      	ldrb	r3, [r3, #4]
 8008d12:	2b03      	cmp	r3, #3
 8008d14:	d003      	beq.n	8008d1e <USB_EPClearStall+0x9e>
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	791b      	ldrb	r3, [r3, #4]
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d10f      	bne.n	8008d3e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	015a      	lsls	r2, r3, #5
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	4413      	add	r3, r2
 8008d26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	0151      	lsls	r1, r2, #5
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	440a      	add	r2, r1
 8008d34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d3c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3714      	adds	r7, #20
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	460b      	mov	r3, r1
 8008d56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008d6a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008d6e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	78fb      	ldrb	r3, [r7, #3]
 8008d7a:	011b      	lsls	r3, r3, #4
 8008d7c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008d80:	68f9      	ldr	r1, [r7, #12]
 8008d82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d86:	4313      	orrs	r3, r2
 8008d88:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3714      	adds	r7, #20
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008db2:	f023 0303 	bic.w	r3, r3, #3
 8008db6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008dc6:	f023 0302 	bic.w	r3, r3, #2
 8008dca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3714      	adds	r7, #20
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr

08008dda <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b085      	sub	sp, #20
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008df4:	f023 0303 	bic.w	r3, r3, #3
 8008df8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e08:	f043 0302 	orr.w	r3, r3, #2
 8008e0c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3714      	adds	r7, #20
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	695b      	ldr	r3, [r3, #20]
 8008e28:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	4013      	ands	r3, r2
 8008e32:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008e34:	68fb      	ldr	r3, [r7, #12]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e42:	b480      	push	{r7}
 8008e44:	b085      	sub	sp, #20
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e54:	699b      	ldr	r3, [r3, #24]
 8008e56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e5e:	69db      	ldr	r3, [r3, #28]
 8008e60:	68ba      	ldr	r2, [r7, #8]
 8008e62:	4013      	ands	r3, r2
 8008e64:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	0c1b      	lsrs	r3, r3, #16
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3714      	adds	r7, #20
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr

08008e76 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e76:	b480      	push	{r7}
 8008e78:	b085      	sub	sp, #20
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e88:	699b      	ldr	r3, [r3, #24]
 8008e8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e92:	69db      	ldr	r3, [r3, #28]
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	4013      	ands	r3, r2
 8008e98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	b29b      	uxth	r3, r3
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3714      	adds	r7, #20
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr

08008eaa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008eaa:	b480      	push	{r7}
 8008eac:	b085      	sub	sp, #20
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008eba:	78fb      	ldrb	r3, [r7, #3]
 8008ebc:	015a      	lsls	r2, r3, #5
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3714      	adds	r7, #20
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr

08008ee6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008ee6:	b480      	push	{r7}
 8008ee8:	b087      	sub	sp, #28
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
 8008eee:	460b      	mov	r3, r1
 8008ef0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f08:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f0a:	78fb      	ldrb	r3, [r7, #3]
 8008f0c:	f003 030f 	and.w	r3, r3, #15
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	fa22 f303 	lsr.w	r3, r2, r3
 8008f16:	01db      	lsls	r3, r3, #7
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f20:	78fb      	ldrb	r3, [r7, #3]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	693a      	ldr	r2, [r7, #16]
 8008f30:	4013      	ands	r3, r2
 8008f32:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f34:	68bb      	ldr	r3, [r7, #8]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	371c      	adds	r7, #28
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr

08008f42 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f42:	b480      	push	{r7}
 8008f44:	b083      	sub	sp, #12
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	695b      	ldr	r3, [r3, #20]
 8008f4e:	f003 0301 	and.w	r3, r3, #1
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	370c      	adds	r7, #12
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr

08008f5e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f5e:	b480      	push	{r7}
 8008f60:	b085      	sub	sp, #20
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68fa      	ldr	r2, [r7, #12]
 8008f74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f78:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008f7c:	f023 0307 	bic.w	r3, r3, #7
 8008f80:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f94:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f96:	2300      	movs	r3, #0
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3714      	adds	r7, #20
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b087      	sub	sp, #28
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60f8      	str	r0, [r7, #12]
 8008fac:	460b      	mov	r3, r1
 8008fae:	607a      	str	r2, [r7, #4]
 8008fb0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	333c      	adds	r3, #60	@ 0x3c
 8008fba:	3304      	adds	r3, #4
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	4a26      	ldr	r2, [pc, #152]	@ (800905c <USB_EP0_OutStart+0xb8>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d90a      	bls.n	8008fde <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fd8:	d101      	bne.n	8008fde <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	e037      	b.n	800904e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ff8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ffc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009004:	691b      	ldr	r3, [r3, #16]
 8009006:	697a      	ldr	r2, [r7, #20]
 8009008:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800900c:	f043 0318 	orr.w	r3, r3, #24
 8009010:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009020:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009024:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009026:	7afb      	ldrb	r3, [r7, #11]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d10f      	bne.n	800904c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009032:	461a      	mov	r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009046:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800904a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	371c      	adds	r7, #28
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr
 800905a:	bf00      	nop
 800905c:	4f54300a 	.word	0x4f54300a

08009060 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009068:	2300      	movs	r3, #0
 800906a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	3301      	adds	r3, #1
 8009070:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009078:	d901      	bls.n	800907e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800907a:	2303      	movs	r3, #3
 800907c:	e01b      	b.n	80090b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	daf2      	bge.n	800906c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009086:	2300      	movs	r3, #0
 8009088:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	691b      	ldr	r3, [r3, #16]
 800908e:	f043 0201 	orr.w	r2, r3, #1
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	3301      	adds	r3, #1
 800909a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090a2:	d901      	bls.n	80090a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80090a4:	2303      	movs	r3, #3
 80090a6:	e006      	b.n	80090b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	f003 0301 	and.w	r3, r3, #1
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d0f0      	beq.n	8009096 <USB_CoreReset+0x36>

  return HAL_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3714      	adds	r7, #20
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
	...

080090c4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	460b      	mov	r3, r1
 80090ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80090d0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80090d4:	f002 fd5a 	bl	800bb8c <USBD_static_malloc>
 80090d8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d109      	bne.n	80090f4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	32b0      	adds	r2, #176	@ 0xb0
 80090ea:	2100      	movs	r1, #0
 80090ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80090f0:	2302      	movs	r3, #2
 80090f2:	e0d4      	b.n	800929e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80090f4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80090f8:	2100      	movs	r1, #0
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f003 fb07 	bl	800c70e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	32b0      	adds	r2, #176	@ 0xb0
 800910a:	68f9      	ldr	r1, [r7, #12]
 800910c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	32b0      	adds	r2, #176	@ 0xb0
 800911a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	7c1b      	ldrb	r3, [r3, #16]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d138      	bne.n	800919e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800912c:	4b5e      	ldr	r3, [pc, #376]	@ (80092a8 <USBD_CDC_Init+0x1e4>)
 800912e:	7819      	ldrb	r1, [r3, #0]
 8009130:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009134:	2202      	movs	r2, #2
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f002 fc05 	bl	800b946 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800913c:	4b5a      	ldr	r3, [pc, #360]	@ (80092a8 <USBD_CDC_Init+0x1e4>)
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	f003 020f 	and.w	r2, r3, #15
 8009144:	6879      	ldr	r1, [r7, #4]
 8009146:	4613      	mov	r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4413      	add	r3, r2
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	440b      	add	r3, r1
 8009150:	3324      	adds	r3, #36	@ 0x24
 8009152:	2201      	movs	r2, #1
 8009154:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009156:	4b55      	ldr	r3, [pc, #340]	@ (80092ac <USBD_CDC_Init+0x1e8>)
 8009158:	7819      	ldrb	r1, [r3, #0]
 800915a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800915e:	2202      	movs	r2, #2
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f002 fbf0 	bl	800b946 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009166:	4b51      	ldr	r3, [pc, #324]	@ (80092ac <USBD_CDC_Init+0x1e8>)
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	f003 020f 	and.w	r2, r3, #15
 800916e:	6879      	ldr	r1, [r7, #4]
 8009170:	4613      	mov	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	4413      	add	r3, r2
 8009176:	009b      	lsls	r3, r3, #2
 8009178:	440b      	add	r3, r1
 800917a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800917e:	2201      	movs	r2, #1
 8009180:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009182:	4b4b      	ldr	r3, [pc, #300]	@ (80092b0 <USBD_CDC_Init+0x1ec>)
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	f003 020f 	and.w	r2, r3, #15
 800918a:	6879      	ldr	r1, [r7, #4]
 800918c:	4613      	mov	r3, r2
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	4413      	add	r3, r2
 8009192:	009b      	lsls	r3, r3, #2
 8009194:	440b      	add	r3, r1
 8009196:	3326      	adds	r3, #38	@ 0x26
 8009198:	2210      	movs	r2, #16
 800919a:	801a      	strh	r2, [r3, #0]
 800919c:	e035      	b.n	800920a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800919e:	4b42      	ldr	r3, [pc, #264]	@ (80092a8 <USBD_CDC_Init+0x1e4>)
 80091a0:	7819      	ldrb	r1, [r3, #0]
 80091a2:	2340      	movs	r3, #64	@ 0x40
 80091a4:	2202      	movs	r2, #2
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f002 fbcd 	bl	800b946 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80091ac:	4b3e      	ldr	r3, [pc, #248]	@ (80092a8 <USBD_CDC_Init+0x1e4>)
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	f003 020f 	and.w	r2, r3, #15
 80091b4:	6879      	ldr	r1, [r7, #4]
 80091b6:	4613      	mov	r3, r2
 80091b8:	009b      	lsls	r3, r3, #2
 80091ba:	4413      	add	r3, r2
 80091bc:	009b      	lsls	r3, r3, #2
 80091be:	440b      	add	r3, r1
 80091c0:	3324      	adds	r3, #36	@ 0x24
 80091c2:	2201      	movs	r2, #1
 80091c4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80091c6:	4b39      	ldr	r3, [pc, #228]	@ (80092ac <USBD_CDC_Init+0x1e8>)
 80091c8:	7819      	ldrb	r1, [r3, #0]
 80091ca:	2340      	movs	r3, #64	@ 0x40
 80091cc:	2202      	movs	r2, #2
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f002 fbb9 	bl	800b946 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80091d4:	4b35      	ldr	r3, [pc, #212]	@ (80092ac <USBD_CDC_Init+0x1e8>)
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	f003 020f 	and.w	r2, r3, #15
 80091dc:	6879      	ldr	r1, [r7, #4]
 80091de:	4613      	mov	r3, r2
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	4413      	add	r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	440b      	add	r3, r1
 80091e8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80091ec:	2201      	movs	r2, #1
 80091ee:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80091f0:	4b2f      	ldr	r3, [pc, #188]	@ (80092b0 <USBD_CDC_Init+0x1ec>)
 80091f2:	781b      	ldrb	r3, [r3, #0]
 80091f4:	f003 020f 	and.w	r2, r3, #15
 80091f8:	6879      	ldr	r1, [r7, #4]
 80091fa:	4613      	mov	r3, r2
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	4413      	add	r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	440b      	add	r3, r1
 8009204:	3326      	adds	r3, #38	@ 0x26
 8009206:	2210      	movs	r2, #16
 8009208:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800920a:	4b29      	ldr	r3, [pc, #164]	@ (80092b0 <USBD_CDC_Init+0x1ec>)
 800920c:	7819      	ldrb	r1, [r3, #0]
 800920e:	2308      	movs	r3, #8
 8009210:	2203      	movs	r2, #3
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f002 fb97 	bl	800b946 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009218:	4b25      	ldr	r3, [pc, #148]	@ (80092b0 <USBD_CDC_Init+0x1ec>)
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	f003 020f 	and.w	r2, r3, #15
 8009220:	6879      	ldr	r1, [r7, #4]
 8009222:	4613      	mov	r3, r2
 8009224:	009b      	lsls	r3, r3, #2
 8009226:	4413      	add	r3, r2
 8009228:	009b      	lsls	r3, r3, #2
 800922a:	440b      	add	r3, r1
 800922c:	3324      	adds	r3, #36	@ 0x24
 800922e:	2201      	movs	r2, #1
 8009230:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	33b0      	adds	r3, #176	@ 0xb0
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009264:	2b00      	cmp	r3, #0
 8009266:	d101      	bne.n	800926c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009268:	2302      	movs	r3, #2
 800926a:	e018      	b.n	800929e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	7c1b      	ldrb	r3, [r3, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d10a      	bne.n	800928a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009274:	4b0d      	ldr	r3, [pc, #52]	@ (80092ac <USBD_CDC_Init+0x1e8>)
 8009276:	7819      	ldrb	r1, [r3, #0]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800927e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f002 fc4e 	bl	800bb24 <USBD_LL_PrepareReceive>
 8009288:	e008      	b.n	800929c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800928a:	4b08      	ldr	r3, [pc, #32]	@ (80092ac <USBD_CDC_Init+0x1e8>)
 800928c:	7819      	ldrb	r1, [r3, #0]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009294:	2340      	movs	r3, #64	@ 0x40
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f002 fc44 	bl	800bb24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800929c:	2300      	movs	r3, #0
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	200000db 	.word	0x200000db
 80092ac:	200000dc 	.word	0x200000dc
 80092b0:	200000dd 	.word	0x200000dd

080092b4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b082      	sub	sp, #8
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	460b      	mov	r3, r1
 80092be:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80092c0:	4b3a      	ldr	r3, [pc, #232]	@ (80093ac <USBD_CDC_DeInit+0xf8>)
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	4619      	mov	r1, r3
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f002 fb63 	bl	800b992 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80092cc:	4b37      	ldr	r3, [pc, #220]	@ (80093ac <USBD_CDC_DeInit+0xf8>)
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	f003 020f 	and.w	r2, r3, #15
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	4613      	mov	r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	4413      	add	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	440b      	add	r3, r1
 80092e0:	3324      	adds	r3, #36	@ 0x24
 80092e2:	2200      	movs	r2, #0
 80092e4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80092e6:	4b32      	ldr	r3, [pc, #200]	@ (80093b0 <USBD_CDC_DeInit+0xfc>)
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	4619      	mov	r1, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f002 fb50 	bl	800b992 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80092f2:	4b2f      	ldr	r3, [pc, #188]	@ (80093b0 <USBD_CDC_DeInit+0xfc>)
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	f003 020f 	and.w	r2, r3, #15
 80092fa:	6879      	ldr	r1, [r7, #4]
 80092fc:	4613      	mov	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	440b      	add	r3, r1
 8009306:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800930a:	2200      	movs	r2, #0
 800930c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800930e:	4b29      	ldr	r3, [pc, #164]	@ (80093b4 <USBD_CDC_DeInit+0x100>)
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	4619      	mov	r1, r3
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f002 fb3c 	bl	800b992 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800931a:	4b26      	ldr	r3, [pc, #152]	@ (80093b4 <USBD_CDC_DeInit+0x100>)
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	f003 020f 	and.w	r2, r3, #15
 8009322:	6879      	ldr	r1, [r7, #4]
 8009324:	4613      	mov	r3, r2
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	4413      	add	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	440b      	add	r3, r1
 800932e:	3324      	adds	r3, #36	@ 0x24
 8009330:	2200      	movs	r2, #0
 8009332:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009334:	4b1f      	ldr	r3, [pc, #124]	@ (80093b4 <USBD_CDC_DeInit+0x100>)
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	f003 020f 	and.w	r2, r3, #15
 800933c:	6879      	ldr	r1, [r7, #4]
 800933e:	4613      	mov	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4413      	add	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	440b      	add	r3, r1
 8009348:	3326      	adds	r3, #38	@ 0x26
 800934a:	2200      	movs	r2, #0
 800934c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	32b0      	adds	r2, #176	@ 0xb0
 8009358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d01f      	beq.n	80093a0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	33b0      	adds	r3, #176	@ 0xb0
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	4413      	add	r3, r2
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	32b0      	adds	r2, #176	@ 0xb0
 800937e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009382:	4618      	mov	r0, r3
 8009384:	f002 fc10 	bl	800bba8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	32b0      	adds	r2, #176	@ 0xb0
 8009392:	2100      	movs	r1, #0
 8009394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	200000db 	.word	0x200000db
 80093b0:	200000dc 	.word	0x200000dc
 80093b4:	200000dd 	.word	0x200000dd

080093b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b086      	sub	sp, #24
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	32b0      	adds	r2, #176	@ 0xb0
 80093cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093d0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80093d6:	2300      	movs	r3, #0
 80093d8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d101      	bne.n	80093e8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80093e4:	2303      	movs	r3, #3
 80093e6:	e0bf      	b.n	8009568 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d050      	beq.n	8009496 <USBD_CDC_Setup+0xde>
 80093f4:	2b20      	cmp	r3, #32
 80093f6:	f040 80af 	bne.w	8009558 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	88db      	ldrh	r3, [r3, #6]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d03a      	beq.n	8009478 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	b25b      	sxtb	r3, r3
 8009408:	2b00      	cmp	r3, #0
 800940a:	da1b      	bge.n	8009444 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	33b0      	adds	r3, #176	@ 0xb0
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	4413      	add	r3, r2
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	683a      	ldr	r2, [r7, #0]
 8009420:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009422:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009424:	683a      	ldr	r2, [r7, #0]
 8009426:	88d2      	ldrh	r2, [r2, #6]
 8009428:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	88db      	ldrh	r3, [r3, #6]
 800942e:	2b07      	cmp	r3, #7
 8009430:	bf28      	it	cs
 8009432:	2307      	movcs	r3, #7
 8009434:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	89fa      	ldrh	r2, [r7, #14]
 800943a:	4619      	mov	r1, r3
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f001 fd93 	bl	800af68 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009442:	e090      	b.n	8009566 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	785a      	ldrb	r2, [r3, #1]
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	88db      	ldrh	r3, [r3, #6]
 8009452:	2b3f      	cmp	r3, #63	@ 0x3f
 8009454:	d803      	bhi.n	800945e <USBD_CDC_Setup+0xa6>
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	88db      	ldrh	r3, [r3, #6]
 800945a:	b2da      	uxtb	r2, r3
 800945c:	e000      	b.n	8009460 <USBD_CDC_Setup+0xa8>
 800945e:	2240      	movs	r2, #64	@ 0x40
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009466:	6939      	ldr	r1, [r7, #16]
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800946e:	461a      	mov	r2, r3
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f001 fda5 	bl	800afc0 <USBD_CtlPrepareRx>
      break;
 8009476:	e076      	b.n	8009566 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	33b0      	adds	r3, #176	@ 0xb0
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	4413      	add	r3, r2
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	683a      	ldr	r2, [r7, #0]
 800948c:	7850      	ldrb	r0, [r2, #1]
 800948e:	2200      	movs	r2, #0
 8009490:	6839      	ldr	r1, [r7, #0]
 8009492:	4798      	blx	r3
      break;
 8009494:	e067      	b.n	8009566 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	785b      	ldrb	r3, [r3, #1]
 800949a:	2b0b      	cmp	r3, #11
 800949c:	d851      	bhi.n	8009542 <USBD_CDC_Setup+0x18a>
 800949e:	a201      	add	r2, pc, #4	@ (adr r2, 80094a4 <USBD_CDC_Setup+0xec>)
 80094a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a4:	080094d5 	.word	0x080094d5
 80094a8:	08009551 	.word	0x08009551
 80094ac:	08009543 	.word	0x08009543
 80094b0:	08009543 	.word	0x08009543
 80094b4:	08009543 	.word	0x08009543
 80094b8:	08009543 	.word	0x08009543
 80094bc:	08009543 	.word	0x08009543
 80094c0:	08009543 	.word	0x08009543
 80094c4:	08009543 	.word	0x08009543
 80094c8:	08009543 	.word	0x08009543
 80094cc:	080094ff 	.word	0x080094ff
 80094d0:	08009529 	.word	0x08009529
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	2b03      	cmp	r3, #3
 80094de:	d107      	bne.n	80094f0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80094e0:	f107 030a 	add.w	r3, r7, #10
 80094e4:	2202      	movs	r2, #2
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f001 fd3d 	bl	800af68 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80094ee:	e032      	b.n	8009556 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80094f0:	6839      	ldr	r1, [r7, #0]
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f001 fcbb 	bl	800ae6e <USBD_CtlError>
            ret = USBD_FAIL;
 80094f8:	2303      	movs	r3, #3
 80094fa:	75fb      	strb	r3, [r7, #23]
          break;
 80094fc:	e02b      	b.n	8009556 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b03      	cmp	r3, #3
 8009508:	d107      	bne.n	800951a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800950a:	f107 030d 	add.w	r3, r7, #13
 800950e:	2201      	movs	r2, #1
 8009510:	4619      	mov	r1, r3
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f001 fd28 	bl	800af68 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009518:	e01d      	b.n	8009556 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800951a:	6839      	ldr	r1, [r7, #0]
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f001 fca6 	bl	800ae6e <USBD_CtlError>
            ret = USBD_FAIL;
 8009522:	2303      	movs	r3, #3
 8009524:	75fb      	strb	r3, [r7, #23]
          break;
 8009526:	e016      	b.n	8009556 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800952e:	b2db      	uxtb	r3, r3
 8009530:	2b03      	cmp	r3, #3
 8009532:	d00f      	beq.n	8009554 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009534:	6839      	ldr	r1, [r7, #0]
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f001 fc99 	bl	800ae6e <USBD_CtlError>
            ret = USBD_FAIL;
 800953c:	2303      	movs	r3, #3
 800953e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009540:	e008      	b.n	8009554 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009542:	6839      	ldr	r1, [r7, #0]
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f001 fc92 	bl	800ae6e <USBD_CtlError>
          ret = USBD_FAIL;
 800954a:	2303      	movs	r3, #3
 800954c:	75fb      	strb	r3, [r7, #23]
          break;
 800954e:	e002      	b.n	8009556 <USBD_CDC_Setup+0x19e>
          break;
 8009550:	bf00      	nop
 8009552:	e008      	b.n	8009566 <USBD_CDC_Setup+0x1ae>
          break;
 8009554:	bf00      	nop
      }
      break;
 8009556:	e006      	b.n	8009566 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009558:	6839      	ldr	r1, [r7, #0]
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f001 fc87 	bl	800ae6e <USBD_CtlError>
      ret = USBD_FAIL;
 8009560:	2303      	movs	r3, #3
 8009562:	75fb      	strb	r3, [r7, #23]
      break;
 8009564:	bf00      	nop
  }

  return (uint8_t)ret;
 8009566:	7dfb      	ldrb	r3, [r7, #23]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3718      	adds	r7, #24
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b084      	sub	sp, #16
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009582:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	32b0      	adds	r2, #176	@ 0xb0
 800958e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d101      	bne.n	800959a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009596:	2303      	movs	r3, #3
 8009598:	e065      	b.n	8009666 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	32b0      	adds	r2, #176	@ 0xb0
 80095a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095a8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80095aa:	78fb      	ldrb	r3, [r7, #3]
 80095ac:	f003 020f 	and.w	r2, r3, #15
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	4613      	mov	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4413      	add	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	440b      	add	r3, r1
 80095bc:	3318      	adds	r3, #24
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d02f      	beq.n	8009624 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80095c4:	78fb      	ldrb	r3, [r7, #3]
 80095c6:	f003 020f 	and.w	r2, r3, #15
 80095ca:	6879      	ldr	r1, [r7, #4]
 80095cc:	4613      	mov	r3, r2
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	4413      	add	r3, r2
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	440b      	add	r3, r1
 80095d6:	3318      	adds	r3, #24
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	78fb      	ldrb	r3, [r7, #3]
 80095dc:	f003 010f 	and.w	r1, r3, #15
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	460b      	mov	r3, r1
 80095e4:	00db      	lsls	r3, r3, #3
 80095e6:	440b      	add	r3, r1
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	4403      	add	r3, r0
 80095ec:	331c      	adds	r3, #28
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	fbb2 f1f3 	udiv	r1, r2, r3
 80095f4:	fb01 f303 	mul.w	r3, r1, r3
 80095f8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d112      	bne.n	8009624 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80095fe:	78fb      	ldrb	r3, [r7, #3]
 8009600:	f003 020f 	and.w	r2, r3, #15
 8009604:	6879      	ldr	r1, [r7, #4]
 8009606:	4613      	mov	r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	4413      	add	r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	440b      	add	r3, r1
 8009610:	3318      	adds	r3, #24
 8009612:	2200      	movs	r2, #0
 8009614:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009616:	78f9      	ldrb	r1, [r7, #3]
 8009618:	2300      	movs	r3, #0
 800961a:	2200      	movs	r2, #0
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f002 fa60 	bl	800bae2 <USBD_LL_Transmit>
 8009622:	e01f      	b.n	8009664 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2200      	movs	r2, #0
 8009628:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	33b0      	adds	r3, #176	@ 0xb0
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	4413      	add	r3, r2
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d010      	beq.n	8009664 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	33b0      	adds	r3, #176	@ 0xb0
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	4413      	add	r3, r2
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800965a:	68ba      	ldr	r2, [r7, #8]
 800965c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009660:	78fa      	ldrb	r2, [r7, #3]
 8009662:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009664:	2300      	movs	r3, #0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b084      	sub	sp, #16
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
 8009676:	460b      	mov	r3, r1
 8009678:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	32b0      	adds	r2, #176	@ 0xb0
 8009684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009688:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	32b0      	adds	r2, #176	@ 0xb0
 8009694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d101      	bne.n	80096a0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800969c:	2303      	movs	r3, #3
 800969e:	e01a      	b.n	80096d6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80096a0:	78fb      	ldrb	r3, [r7, #3]
 80096a2:	4619      	mov	r1, r3
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f002 fa5e 	bl	800bb66 <USBD_LL_GetRxDataSize>
 80096aa:	4602      	mov	r2, r0
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	33b0      	adds	r3, #176	@ 0xb0
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	4413      	add	r3, r2
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80096d0:	4611      	mov	r1, r2
 80096d2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3710      	adds	r7, #16
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b084      	sub	sp, #16
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	32b0      	adds	r2, #176	@ 0xb0
 80096f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e024      	b.n	800974a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	33b0      	adds	r3, #176	@ 0xb0
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	4413      	add	r3, r2
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d019      	beq.n	8009748 <USBD_CDC_EP0_RxReady+0x6a>
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800971a:	2bff      	cmp	r3, #255	@ 0xff
 800971c:	d014      	beq.n	8009748 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	33b0      	adds	r3, #176	@ 0xb0
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	4413      	add	r3, r2
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	68fa      	ldr	r2, [r7, #12]
 8009732:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009736:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009738:	68fa      	ldr	r2, [r7, #12]
 800973a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800973e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	22ff      	movs	r2, #255	@ 0xff
 8009744:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
	...

08009754 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b086      	sub	sp, #24
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800975c:	2182      	movs	r1, #130	@ 0x82
 800975e:	4818      	ldr	r0, [pc, #96]	@ (80097c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009760:	f000 fd4f 	bl	800a202 <USBD_GetEpDesc>
 8009764:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009766:	2101      	movs	r1, #1
 8009768:	4815      	ldr	r0, [pc, #84]	@ (80097c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800976a:	f000 fd4a 	bl	800a202 <USBD_GetEpDesc>
 800976e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009770:	2181      	movs	r1, #129	@ 0x81
 8009772:	4813      	ldr	r0, [pc, #76]	@ (80097c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009774:	f000 fd45 	bl	800a202 <USBD_GetEpDesc>
 8009778:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d002      	beq.n	8009786 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	2210      	movs	r2, #16
 8009784:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d006      	beq.n	800979a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	2200      	movs	r2, #0
 8009790:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009794:	711a      	strb	r2, [r3, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d006      	beq.n	80097ae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2200      	movs	r2, #0
 80097a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097a8:	711a      	strb	r2, [r3, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2243      	movs	r2, #67	@ 0x43
 80097b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80097b4:	4b02      	ldr	r3, [pc, #8]	@ (80097c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3718      	adds	r7, #24
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
 80097be:	bf00      	nop
 80097c0:	20000098 	.word	0x20000098

080097c4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b086      	sub	sp, #24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80097cc:	2182      	movs	r1, #130	@ 0x82
 80097ce:	4818      	ldr	r0, [pc, #96]	@ (8009830 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80097d0:	f000 fd17 	bl	800a202 <USBD_GetEpDesc>
 80097d4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80097d6:	2101      	movs	r1, #1
 80097d8:	4815      	ldr	r0, [pc, #84]	@ (8009830 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80097da:	f000 fd12 	bl	800a202 <USBD_GetEpDesc>
 80097de:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80097e0:	2181      	movs	r1, #129	@ 0x81
 80097e2:	4813      	ldr	r0, [pc, #76]	@ (8009830 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80097e4:	f000 fd0d 	bl	800a202 <USBD_GetEpDesc>
 80097e8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d002      	beq.n	80097f6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	2210      	movs	r2, #16
 80097f4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d006      	beq.n	800980a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	2200      	movs	r2, #0
 8009800:	711a      	strb	r2, [r3, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	f042 0202 	orr.w	r2, r2, #2
 8009808:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d006      	beq.n	800981e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	711a      	strb	r2, [r3, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	f042 0202 	orr.w	r2, r2, #2
 800981c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2243      	movs	r2, #67	@ 0x43
 8009822:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009824:	4b02      	ldr	r3, [pc, #8]	@ (8009830 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009826:	4618      	mov	r0, r3
 8009828:	3718      	adds	r7, #24
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	20000098 	.word	0x20000098

08009834 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b086      	sub	sp, #24
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800983c:	2182      	movs	r1, #130	@ 0x82
 800983e:	4818      	ldr	r0, [pc, #96]	@ (80098a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009840:	f000 fcdf 	bl	800a202 <USBD_GetEpDesc>
 8009844:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009846:	2101      	movs	r1, #1
 8009848:	4815      	ldr	r0, [pc, #84]	@ (80098a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800984a:	f000 fcda 	bl	800a202 <USBD_GetEpDesc>
 800984e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009850:	2181      	movs	r1, #129	@ 0x81
 8009852:	4813      	ldr	r0, [pc, #76]	@ (80098a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009854:	f000 fcd5 	bl	800a202 <USBD_GetEpDesc>
 8009858:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d002      	beq.n	8009866 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	2210      	movs	r2, #16
 8009864:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d006      	beq.n	800987a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	2200      	movs	r2, #0
 8009870:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009874:	711a      	strb	r2, [r3, #4]
 8009876:	2200      	movs	r2, #0
 8009878:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d006      	beq.n	800988e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2200      	movs	r2, #0
 8009884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009888:	711a      	strb	r2, [r3, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2243      	movs	r2, #67	@ 0x43
 8009892:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009894:	4b02      	ldr	r3, [pc, #8]	@ (80098a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009896:	4618      	mov	r0, r3
 8009898:	3718      	adds	r7, #24
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	20000098 	.word	0x20000098

080098a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	220a      	movs	r2, #10
 80098b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80098b2:	4b03      	ldr	r3, [pc, #12]	@ (80098c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr
 80098c0:	20000054 	.word	0x20000054

080098c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d101      	bne.n	80098d8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e009      	b.n	80098ec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	33b0      	adds	r3, #176	@ 0xb0
 80098e2:	009b      	lsls	r3, r3, #2
 80098e4:	4413      	add	r3, r2
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	370c      	adds	r7, #12
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	32b0      	adds	r2, #176	@ 0xb0
 800990e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009912:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d101      	bne.n	800991e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800991a:	2303      	movs	r3, #3
 800991c:	e008      	b.n	8009930 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	68ba      	ldr	r2, [r7, #8]
 8009922:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	371c      	adds	r7, #28
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr

0800993c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800993c:	b480      	push	{r7}
 800993e:	b085      	sub	sp, #20
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	32b0      	adds	r2, #176	@ 0xb0
 8009950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009954:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d101      	bne.n	8009960 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800995c:	2303      	movs	r3, #3
 800995e:	e004      	b.n	800996a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	683a      	ldr	r2, [r7, #0]
 8009964:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009968:	2300      	movs	r3, #0
}
 800996a:	4618      	mov	r0, r3
 800996c:	3714      	adds	r7, #20
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr
	...

08009978 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	32b0      	adds	r2, #176	@ 0xb0
 800998a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800998e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009990:	2301      	movs	r3, #1
 8009992:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d101      	bne.n	800999e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800999a:	2303      	movs	r3, #3
 800999c:	e025      	b.n	80099ea <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d11f      	bne.n	80099e8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80099b0:	4b10      	ldr	r3, [pc, #64]	@ (80099f4 <USBD_CDC_TransmitPacket+0x7c>)
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	f003 020f 	and.w	r2, r3, #15
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	4613      	mov	r3, r2
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	4413      	add	r3, r2
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	4403      	add	r3, r0
 80099ca:	3318      	adds	r3, #24
 80099cc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80099ce:	4b09      	ldr	r3, [pc, #36]	@ (80099f4 <USBD_CDC_TransmitPacket+0x7c>)
 80099d0:	7819      	ldrb	r1, [r3, #0]
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f002 f87f 	bl	800bae2 <USBD_LL_Transmit>

    ret = USBD_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80099e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	200000db 	.word	0x200000db

080099f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	32b0      	adds	r2, #176	@ 0xb0
 8009a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	32b0      	adds	r2, #176	@ 0xb0
 8009a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d101      	bne.n	8009a26 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009a22:	2303      	movs	r3, #3
 8009a24:	e018      	b.n	8009a58 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	7c1b      	ldrb	r3, [r3, #16]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d10a      	bne.n	8009a44 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8009a60 <USBD_CDC_ReceivePacket+0x68>)
 8009a30:	7819      	ldrb	r1, [r3, #0]
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009a38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f002 f871 	bl	800bb24 <USBD_LL_PrepareReceive>
 8009a42:	e008      	b.n	8009a56 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a44:	4b06      	ldr	r3, [pc, #24]	@ (8009a60 <USBD_CDC_ReceivePacket+0x68>)
 8009a46:	7819      	ldrb	r1, [r3, #0]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009a4e:	2340      	movs	r3, #64	@ 0x40
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f002 f867 	bl	800bb24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	200000dc 	.word	0x200000dc

08009a64 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b086      	sub	sp, #24
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d101      	bne.n	8009a7c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009a78:	2303      	movs	r3, #3
 8009a7a:	e01f      	b.n	8009abc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2200      	movs	r2, #0
 8009a88:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d003      	beq.n	8009aa2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	68ba      	ldr	r2, [r7, #8]
 8009a9e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	79fa      	ldrb	r2, [r7, #7]
 8009aae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009ab0:	68f8      	ldr	r0, [r7, #12]
 8009ab2:	f001 fee1 	bl	800b878 <USBD_LL_Init>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3718      	adds	r7, #24
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b084      	sub	sp, #16
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d101      	bne.n	8009adc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	e025      	b.n	8009b28 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	32ae      	adds	r2, #174	@ 0xae
 8009aee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00f      	beq.n	8009b18 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	32ae      	adds	r2, #174	@ 0xae
 8009b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b08:	f107 020e 	add.w	r2, r7, #14
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
 8009b10:	4602      	mov	r2, r0
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009b1e:	1c5a      	adds	r2, r3, #1
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009b26:	2300      	movs	r3, #0
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3710      	adds	r7, #16
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f001 fee9 	bl	800b910 <USBD_LL_Start>
 8009b3e:	4603      	mov	r3, r0
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	3708      	adds	r7, #8
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009b50:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	370c      	adds	r7, #12
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr

08009b5e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b5e:	b580      	push	{r7, lr}
 8009b60:	b084      	sub	sp, #16
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
 8009b66:	460b      	mov	r3, r1
 8009b68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d009      	beq.n	8009b8c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	78fa      	ldrb	r2, [r7, #3]
 8009b82:	4611      	mov	r1, r2
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	4798      	blx	r3
 8009b88:	4603      	mov	r3, r0
 8009b8a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3710      	adds	r7, #16
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}

08009b96 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b96:	b580      	push	{r7, lr}
 8009b98:	b084      	sub	sp, #16
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	78fa      	ldrb	r2, [r7, #3]
 8009bb0:	4611      	mov	r1, r2
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	4798      	blx	r3
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d001      	beq.n	8009bc0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009bbc:	2303      	movs	r3, #3
 8009bbe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
 8009bd2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009bda:	6839      	ldr	r1, [r7, #0]
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f001 f90c 	bl	800adfa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2201      	movs	r2, #1
 8009be6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009bfe:	f003 031f 	and.w	r3, r3, #31
 8009c02:	2b02      	cmp	r3, #2
 8009c04:	d01a      	beq.n	8009c3c <USBD_LL_SetupStage+0x72>
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d822      	bhi.n	8009c50 <USBD_LL_SetupStage+0x86>
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d002      	beq.n	8009c14 <USBD_LL_SetupStage+0x4a>
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d00a      	beq.n	8009c28 <USBD_LL_SetupStage+0x5e>
 8009c12:	e01d      	b.n	8009c50 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 fb63 	bl	800a2e8 <USBD_StdDevReq>
 8009c22:	4603      	mov	r3, r0
 8009c24:	73fb      	strb	r3, [r7, #15]
      break;
 8009c26:	e020      	b.n	8009c6a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c2e:	4619      	mov	r1, r3
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fbcb 	bl	800a3cc <USBD_StdItfReq>
 8009c36:	4603      	mov	r3, r0
 8009c38:	73fb      	strb	r3, [r7, #15]
      break;
 8009c3a:	e016      	b.n	8009c6a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 fc2d 	bl	800a4a4 <USBD_StdEPReq>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8009c4e:	e00c      	b.n	8009c6a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009c56:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009c5a:	b2db      	uxtb	r3, r3
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f001 feb6 	bl	800b9d0 <USBD_LL_StallEP>
 8009c64:	4603      	mov	r3, r0
 8009c66:	73fb      	strb	r3, [r7, #15]
      break;
 8009c68:	bf00      	nop
  }

  return ret;
 8009c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3710      	adds	r7, #16
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b086      	sub	sp, #24
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	607a      	str	r2, [r7, #4]
 8009c80:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009c82:	2300      	movs	r3, #0
 8009c84:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009c86:	7afb      	ldrb	r3, [r7, #11]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d16e      	bne.n	8009d6a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009c92:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009c9a:	2b03      	cmp	r3, #3
 8009c9c:	f040 8098 	bne.w	8009dd0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	689a      	ldr	r2, [r3, #8]
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d913      	bls.n	8009cd4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	689a      	ldr	r2, [r3, #8]
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	68db      	ldr	r3, [r3, #12]
 8009cb4:	1ad2      	subs	r2, r2, r3
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	68da      	ldr	r2, [r3, #12]
 8009cbe:	693b      	ldr	r3, [r7, #16]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	bf28      	it	cs
 8009cc6:	4613      	movcs	r3, r2
 8009cc8:	461a      	mov	r2, r3
 8009cca:	6879      	ldr	r1, [r7, #4]
 8009ccc:	68f8      	ldr	r0, [r7, #12]
 8009cce:	f001 f994 	bl	800affa <USBD_CtlContinueRx>
 8009cd2:	e07d      	b.n	8009dd0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009cda:	f003 031f 	and.w	r3, r3, #31
 8009cde:	2b02      	cmp	r3, #2
 8009ce0:	d014      	beq.n	8009d0c <USBD_LL_DataOutStage+0x98>
 8009ce2:	2b02      	cmp	r3, #2
 8009ce4:	d81d      	bhi.n	8009d22 <USBD_LL_DataOutStage+0xae>
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d002      	beq.n	8009cf0 <USBD_LL_DataOutStage+0x7c>
 8009cea:	2b01      	cmp	r3, #1
 8009cec:	d003      	beq.n	8009cf6 <USBD_LL_DataOutStage+0x82>
 8009cee:	e018      	b.n	8009d22 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	75bb      	strb	r3, [r7, #22]
            break;
 8009cf4:	e018      	b.n	8009d28 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	4619      	mov	r1, r3
 8009d00:	68f8      	ldr	r0, [r7, #12]
 8009d02:	f000 fa64 	bl	800a1ce <USBD_CoreFindIF>
 8009d06:	4603      	mov	r3, r0
 8009d08:	75bb      	strb	r3, [r7, #22]
            break;
 8009d0a:	e00d      	b.n	8009d28 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	4619      	mov	r1, r3
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f000 fa66 	bl	800a1e8 <USBD_CoreFindEP>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	75bb      	strb	r3, [r7, #22]
            break;
 8009d20:	e002      	b.n	8009d28 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009d22:	2300      	movs	r3, #0
 8009d24:	75bb      	strb	r3, [r7, #22]
            break;
 8009d26:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009d28:	7dbb      	ldrb	r3, [r7, #22]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d119      	bne.n	8009d62 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b03      	cmp	r3, #3
 8009d38:	d113      	bne.n	8009d62 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009d3a:	7dba      	ldrb	r2, [r7, #22]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	32ae      	adds	r2, #174	@ 0xae
 8009d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d44:	691b      	ldr	r3, [r3, #16]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d00b      	beq.n	8009d62 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009d4a:	7dba      	ldrb	r2, [r7, #22]
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009d52:	7dba      	ldrb	r2, [r7, #22]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	32ae      	adds	r2, #174	@ 0xae
 8009d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	68f8      	ldr	r0, [r7, #12]
 8009d60:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009d62:	68f8      	ldr	r0, [r7, #12]
 8009d64:	f001 f95a 	bl	800b01c <USBD_CtlSendStatus>
 8009d68:	e032      	b.n	8009dd0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009d6a:	7afb      	ldrb	r3, [r7, #11]
 8009d6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	4619      	mov	r1, r3
 8009d74:	68f8      	ldr	r0, [r7, #12]
 8009d76:	f000 fa37 	bl	800a1e8 <USBD_CoreFindEP>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d7e:	7dbb      	ldrb	r3, [r7, #22]
 8009d80:	2bff      	cmp	r3, #255	@ 0xff
 8009d82:	d025      	beq.n	8009dd0 <USBD_LL_DataOutStage+0x15c>
 8009d84:	7dbb      	ldrb	r3, [r7, #22]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d122      	bne.n	8009dd0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	2b03      	cmp	r3, #3
 8009d94:	d117      	bne.n	8009dc6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009d96:	7dba      	ldrb	r2, [r7, #22]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	32ae      	adds	r2, #174	@ 0xae
 8009d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009da0:	699b      	ldr	r3, [r3, #24]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00f      	beq.n	8009dc6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009da6:	7dba      	ldrb	r2, [r7, #22]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009dae:	7dba      	ldrb	r2, [r7, #22]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	32ae      	adds	r2, #174	@ 0xae
 8009db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009db8:	699b      	ldr	r3, [r3, #24]
 8009dba:	7afa      	ldrb	r2, [r7, #11]
 8009dbc:	4611      	mov	r1, r2
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	4798      	blx	r3
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009dc6:	7dfb      	ldrb	r3, [r7, #23]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d001      	beq.n	8009dd0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009dcc:	7dfb      	ldrb	r3, [r7, #23]
 8009dce:	e000      	b.n	8009dd2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3718      	adds	r7, #24
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b086      	sub	sp, #24
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	60f8      	str	r0, [r7, #12]
 8009de2:	460b      	mov	r3, r1
 8009de4:	607a      	str	r2, [r7, #4]
 8009de6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009de8:	7afb      	ldrb	r3, [r7, #11]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d16f      	bne.n	8009ece <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	3314      	adds	r3, #20
 8009df2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d15a      	bne.n	8009eb4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009dfe:	693b      	ldr	r3, [r7, #16]
 8009e00:	689a      	ldr	r2, [r3, #8]
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d914      	bls.n	8009e34 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	689a      	ldr	r2, [r3, #8]
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	1ad2      	subs	r2, r2, r3
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	6879      	ldr	r1, [r7, #4]
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f001 f8bc 	bl	800af9e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e26:	2300      	movs	r3, #0
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	68f8      	ldr	r0, [r7, #12]
 8009e2e:	f001 fe79 	bl	800bb24 <USBD_LL_PrepareReceive>
 8009e32:	e03f      	b.n	8009eb4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	68da      	ldr	r2, [r3, #12]
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d11c      	bne.n	8009e7a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	685a      	ldr	r2, [r3, #4]
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d316      	bcc.n	8009e7a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	685a      	ldr	r2, [r3, #4]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d20f      	bcs.n	8009e7a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	68f8      	ldr	r0, [r7, #12]
 8009e60:	f001 f89d 	bl	800af9e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2200      	movs	r2, #0
 8009e68:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	2200      	movs	r2, #0
 8009e70:	2100      	movs	r1, #0
 8009e72:	68f8      	ldr	r0, [r7, #12]
 8009e74:	f001 fe56 	bl	800bb24 <USBD_LL_PrepareReceive>
 8009e78:	e01c      	b.n	8009eb4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b03      	cmp	r3, #3
 8009e84:	d10f      	bne.n	8009ea6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d009      	beq.n	8009ea6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2200      	movs	r2, #0
 8009e96:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ea0:	68db      	ldr	r3, [r3, #12]
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ea6:	2180      	movs	r1, #128	@ 0x80
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f001 fd91 	bl	800b9d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009eae:	68f8      	ldr	r0, [r7, #12]
 8009eb0:	f001 f8c7 	bl	800b042 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d03a      	beq.n	8009f34 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009ebe:	68f8      	ldr	r0, [r7, #12]
 8009ec0:	f7ff fe42 	bl	8009b48 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009ecc:	e032      	b.n	8009f34 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009ece:	7afb      	ldrb	r3, [r7, #11]
 8009ed0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	68f8      	ldr	r0, [r7, #12]
 8009eda:	f000 f985 	bl	800a1e8 <USBD_CoreFindEP>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ee2:	7dfb      	ldrb	r3, [r7, #23]
 8009ee4:	2bff      	cmp	r3, #255	@ 0xff
 8009ee6:	d025      	beq.n	8009f34 <USBD_LL_DataInStage+0x15a>
 8009ee8:	7dfb      	ldrb	r3, [r7, #23]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d122      	bne.n	8009f34 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	2b03      	cmp	r3, #3
 8009ef8:	d11c      	bne.n	8009f34 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009efa:	7dfa      	ldrb	r2, [r7, #23]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	32ae      	adds	r2, #174	@ 0xae
 8009f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d014      	beq.n	8009f34 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009f0a:	7dfa      	ldrb	r2, [r7, #23]
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009f12:	7dfa      	ldrb	r2, [r7, #23]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	32ae      	adds	r2, #174	@ 0xae
 8009f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	7afa      	ldrb	r2, [r7, #11]
 8009f20:	4611      	mov	r1, r2
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	4798      	blx	r3
 8009f26:	4603      	mov	r3, r0
 8009f28:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009f2a:	7dbb      	ldrb	r3, [r7, #22]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d001      	beq.n	8009f34 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009f30:	7dbb      	ldrb	r3, [r7, #22]
 8009f32:	e000      	b.n	8009f36 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3718      	adds	r7, #24
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}

08009f3e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009f3e:	b580      	push	{r7, lr}
 8009f40:	b084      	sub	sp, #16
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f46:	2300      	movs	r3, #0
 8009f48:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d014      	beq.n	8009fa4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00e      	beq.n	8009fa4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	687a      	ldr	r2, [r7, #4]
 8009f90:	6852      	ldr	r2, [r2, #4]
 8009f92:	b2d2      	uxtb	r2, r2
 8009f94:	4611      	mov	r1, r2
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	4798      	blx	r3
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d001      	beq.n	8009fa4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009fa4:	2340      	movs	r3, #64	@ 0x40
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	2100      	movs	r1, #0
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f001 fccb 	bl	800b946 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2240      	movs	r2, #64	@ 0x40
 8009fbc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009fc0:	2340      	movs	r3, #64	@ 0x40
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	2180      	movs	r1, #128	@ 0x80
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f001 fcbd 	bl	800b946 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2240      	movs	r2, #64	@ 0x40
 8009fd6:	621a      	str	r2, [r3, #32]

  return ret;
 8009fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009fe2:	b480      	push	{r7}
 8009fe4:	b083      	sub	sp, #12
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
 8009fea:	460b      	mov	r3, r1
 8009fec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	78fa      	ldrb	r2, [r7, #3]
 8009ff2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009ff4:	2300      	movs	r3, #0
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	370c      	adds	r7, #12
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr

0800a002 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a002:	b480      	push	{r7}
 800a004:	b083      	sub	sp, #12
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b04      	cmp	r3, #4
 800a014:	d006      	beq.n	800a024 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2204      	movs	r2, #4
 800a028:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a02c:	2300      	movs	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	370c      	adds	r7, #12
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr

0800a03a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b083      	sub	sp, #12
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	2b04      	cmp	r3, #4
 800a04c:	d106      	bne.n	800a05c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a054:	b2da      	uxtb	r2, r3
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	370c      	adds	r7, #12
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b082      	sub	sp, #8
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d110      	bne.n	800a0a0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a084:	2b00      	cmp	r3, #0
 800a086:	d00b      	beq.n	800a0a0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a08e:	69db      	ldr	r3, [r3, #28]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d005      	beq.n	800a0a0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a09a:	69db      	ldr	r3, [r3, #28]
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3708      	adds	r7, #8
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b082      	sub	sp, #8
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	32ae      	adds	r2, #174	@ 0xae
 800a0c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d101      	bne.n	800a0cc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a0c8:	2303      	movs	r3, #3
 800a0ca:	e01c      	b.n	800a106 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	2b03      	cmp	r3, #3
 800a0d6:	d115      	bne.n	800a104 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	32ae      	adds	r2, #174	@ 0xae
 800a0e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0e6:	6a1b      	ldr	r3, [r3, #32]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d00b      	beq.n	800a104 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	32ae      	adds	r2, #174	@ 0xae
 800a0f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0fa:	6a1b      	ldr	r3, [r3, #32]
 800a0fc:	78fa      	ldrb	r2, [r7, #3]
 800a0fe:	4611      	mov	r1, r2
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a104:	2300      	movs	r3, #0
}
 800a106:	4618      	mov	r0, r3
 800a108:	3708      	adds	r7, #8
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b082      	sub	sp, #8
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	460b      	mov	r3, r1
 800a118:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	32ae      	adds	r2, #174	@ 0xae
 800a124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d101      	bne.n	800a130 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a12c:	2303      	movs	r3, #3
 800a12e:	e01c      	b.n	800a16a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b03      	cmp	r3, #3
 800a13a:	d115      	bne.n	800a168 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	32ae      	adds	r2, #174	@ 0xae
 800a146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a14a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00b      	beq.n	800a168 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	32ae      	adds	r2, #174	@ 0xae
 800a15a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a15e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a160:	78fa      	ldrb	r2, [r7, #3]
 800a162:	4611      	mov	r1, r2
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a172:	b480      	push	{r7}
 800a174:	b083      	sub	sp, #12
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a17a:	2300      	movs	r3, #0
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	370c      	adds	r7, #12
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a190:	2300      	movs	r3, #0
 800a192:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2201      	movs	r2, #1
 800a198:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00e      	beq.n	800a1c4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	6852      	ldr	r2, [r2, #4]
 800a1b2:	b2d2      	uxtb	r2, r2
 800a1b4:	4611      	mov	r1, r2
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	4798      	blx	r3
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d001      	beq.n	800a1c4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a1ce:	b480      	push	{r7}
 800a1d0:	b083      	sub	sp, #12
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a1da:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a1f4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	370c      	adds	r7, #12
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr

0800a202 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b086      	sub	sp, #24
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
 800a20a:	460b      	mov	r3, r1
 800a20c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a216:	2300      	movs	r3, #0
 800a218:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	885b      	ldrh	r3, [r3, #2]
 800a21e:	b29b      	uxth	r3, r3
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	7812      	ldrb	r2, [r2, #0]
 800a224:	4293      	cmp	r3, r2
 800a226:	d91f      	bls.n	800a268 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a22e:	e013      	b.n	800a258 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a230:	f107 030a 	add.w	r3, r7, #10
 800a234:	4619      	mov	r1, r3
 800a236:	6978      	ldr	r0, [r7, #20]
 800a238:	f000 f81b 	bl	800a272 <USBD_GetNextDesc>
 800a23c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	785b      	ldrb	r3, [r3, #1]
 800a242:	2b05      	cmp	r3, #5
 800a244:	d108      	bne.n	800a258 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	789b      	ldrb	r3, [r3, #2]
 800a24e:	78fa      	ldrb	r2, [r7, #3]
 800a250:	429a      	cmp	r2, r3
 800a252:	d008      	beq.n	800a266 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a254:	2300      	movs	r3, #0
 800a256:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	885b      	ldrh	r3, [r3, #2]
 800a25c:	b29a      	uxth	r2, r3
 800a25e:	897b      	ldrh	r3, [r7, #10]
 800a260:	429a      	cmp	r2, r3
 800a262:	d8e5      	bhi.n	800a230 <USBD_GetEpDesc+0x2e>
 800a264:	e000      	b.n	800a268 <USBD_GetEpDesc+0x66>
          break;
 800a266:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a268:	693b      	ldr	r3, [r7, #16]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3718      	adds	r7, #24
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a272:	b480      	push	{r7}
 800a274:	b085      	sub	sp, #20
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
 800a27a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	881b      	ldrh	r3, [r3, #0]
 800a284:	68fa      	ldr	r2, [r7, #12]
 800a286:	7812      	ldrb	r2, [r2, #0]
 800a288:	4413      	add	r3, r2
 800a28a:	b29a      	uxth	r2, r3
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	781b      	ldrb	r3, [r3, #0]
 800a294:	461a      	mov	r2, r3
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	4413      	add	r3, r2
 800a29a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a29c:	68fb      	ldr	r3, [r7, #12]
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3714      	adds	r7, #20
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr

0800a2aa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a2aa:	b480      	push	{r7}
 800a2ac:	b087      	sub	sp, #28
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	3301      	adds	r3, #1
 800a2c0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a2c8:	8a3b      	ldrh	r3, [r7, #16]
 800a2ca:	021b      	lsls	r3, r3, #8
 800a2cc:	b21a      	sxth	r2, r3
 800a2ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	b21b      	sxth	r3, r3
 800a2d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a2d8:	89fb      	ldrh	r3, [r7, #14]
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	371c      	adds	r7, #28
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e4:	4770      	bx	lr
	...

0800a2e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a2fe:	2b40      	cmp	r3, #64	@ 0x40
 800a300:	d005      	beq.n	800a30e <USBD_StdDevReq+0x26>
 800a302:	2b40      	cmp	r3, #64	@ 0x40
 800a304:	d857      	bhi.n	800a3b6 <USBD_StdDevReq+0xce>
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00f      	beq.n	800a32a <USBD_StdDevReq+0x42>
 800a30a:	2b20      	cmp	r3, #32
 800a30c:	d153      	bne.n	800a3b6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	32ae      	adds	r2, #174	@ 0xae
 800a318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	6839      	ldr	r1, [r7, #0]
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	4798      	blx	r3
 800a324:	4603      	mov	r3, r0
 800a326:	73fb      	strb	r3, [r7, #15]
      break;
 800a328:	e04a      	b.n	800a3c0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	785b      	ldrb	r3, [r3, #1]
 800a32e:	2b09      	cmp	r3, #9
 800a330:	d83b      	bhi.n	800a3aa <USBD_StdDevReq+0xc2>
 800a332:	a201      	add	r2, pc, #4	@ (adr r2, 800a338 <USBD_StdDevReq+0x50>)
 800a334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a338:	0800a38d 	.word	0x0800a38d
 800a33c:	0800a3a1 	.word	0x0800a3a1
 800a340:	0800a3ab 	.word	0x0800a3ab
 800a344:	0800a397 	.word	0x0800a397
 800a348:	0800a3ab 	.word	0x0800a3ab
 800a34c:	0800a36b 	.word	0x0800a36b
 800a350:	0800a361 	.word	0x0800a361
 800a354:	0800a3ab 	.word	0x0800a3ab
 800a358:	0800a383 	.word	0x0800a383
 800a35c:	0800a375 	.word	0x0800a375
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a360:	6839      	ldr	r1, [r7, #0]
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fa3c 	bl	800a7e0 <USBD_GetDescriptor>
          break;
 800a368:	e024      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a36a:	6839      	ldr	r1, [r7, #0]
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f000 fba1 	bl	800aab4 <USBD_SetAddress>
          break;
 800a372:	e01f      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 fbe0 	bl	800ab3c <USBD_SetConfig>
 800a37c:	4603      	mov	r3, r0
 800a37e:	73fb      	strb	r3, [r7, #15]
          break;
 800a380:	e018      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a382:	6839      	ldr	r1, [r7, #0]
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	f000 fc83 	bl	800ac90 <USBD_GetConfig>
          break;
 800a38a:	e013      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a38c:	6839      	ldr	r1, [r7, #0]
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 fcb4 	bl	800acfc <USBD_GetStatus>
          break;
 800a394:	e00e      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a396:	6839      	ldr	r1, [r7, #0]
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fce3 	bl	800ad64 <USBD_SetFeature>
          break;
 800a39e:	e009      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a3a0:	6839      	ldr	r1, [r7, #0]
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fd07 	bl	800adb6 <USBD_ClrFeature>
          break;
 800a3a8:	e004      	b.n	800a3b4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a3aa:	6839      	ldr	r1, [r7, #0]
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fd5e 	bl	800ae6e <USBD_CtlError>
          break;
 800a3b2:	bf00      	nop
      }
      break;
 800a3b4:	e004      	b.n	800a3c0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a3b6:	6839      	ldr	r1, [r7, #0]
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 fd58 	bl	800ae6e <USBD_CtlError>
      break;
 800a3be:	bf00      	nop
  }

  return ret;
 800a3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3710      	adds	r7, #16
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop

0800a3cc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b084      	sub	sp, #16
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a3e2:	2b40      	cmp	r3, #64	@ 0x40
 800a3e4:	d005      	beq.n	800a3f2 <USBD_StdItfReq+0x26>
 800a3e6:	2b40      	cmp	r3, #64	@ 0x40
 800a3e8:	d852      	bhi.n	800a490 <USBD_StdItfReq+0xc4>
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d001      	beq.n	800a3f2 <USBD_StdItfReq+0x26>
 800a3ee:	2b20      	cmp	r3, #32
 800a3f0:	d14e      	bne.n	800a490 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3f8:	b2db      	uxtb	r3, r3
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	2b02      	cmp	r3, #2
 800a3fe:	d840      	bhi.n	800a482 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	889b      	ldrh	r3, [r3, #4]
 800a404:	b2db      	uxtb	r3, r3
 800a406:	2b01      	cmp	r3, #1
 800a408:	d836      	bhi.n	800a478 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	889b      	ldrh	r3, [r3, #4]
 800a40e:	b2db      	uxtb	r3, r3
 800a410:	4619      	mov	r1, r3
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f7ff fedb 	bl	800a1ce <USBD_CoreFindIF>
 800a418:	4603      	mov	r3, r0
 800a41a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a41c:	7bbb      	ldrb	r3, [r7, #14]
 800a41e:	2bff      	cmp	r3, #255	@ 0xff
 800a420:	d01d      	beq.n	800a45e <USBD_StdItfReq+0x92>
 800a422:	7bbb      	ldrb	r3, [r7, #14]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d11a      	bne.n	800a45e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a428:	7bba      	ldrb	r2, [r7, #14]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	32ae      	adds	r2, #174	@ 0xae
 800a42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00f      	beq.n	800a458 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a438:	7bba      	ldrb	r2, [r7, #14]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a440:	7bba      	ldrb	r2, [r7, #14]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	32ae      	adds	r2, #174	@ 0xae
 800a446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	6839      	ldr	r1, [r7, #0]
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	4798      	blx	r3
 800a452:	4603      	mov	r3, r0
 800a454:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a456:	e004      	b.n	800a462 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a458:	2303      	movs	r3, #3
 800a45a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a45c:	e001      	b.n	800a462 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a45e:	2303      	movs	r3, #3
 800a460:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	88db      	ldrh	r3, [r3, #6]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d110      	bne.n	800a48c <USBD_StdItfReq+0xc0>
 800a46a:	7bfb      	ldrb	r3, [r7, #15]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10d      	bne.n	800a48c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f000 fdd3 	bl	800b01c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a476:	e009      	b.n	800a48c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a478:	6839      	ldr	r1, [r7, #0]
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 fcf7 	bl	800ae6e <USBD_CtlError>
          break;
 800a480:	e004      	b.n	800a48c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a482:	6839      	ldr	r1, [r7, #0]
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 fcf2 	bl	800ae6e <USBD_CtlError>
          break;
 800a48a:	e000      	b.n	800a48e <USBD_StdItfReq+0xc2>
          break;
 800a48c:	bf00      	nop
      }
      break;
 800a48e:	e004      	b.n	800a49a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a490:	6839      	ldr	r1, [r7, #0]
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 fceb 	bl	800ae6e <USBD_CtlError>
      break;
 800a498:	bf00      	nop
  }

  return ret;
 800a49a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3710      	adds	r7, #16
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b084      	sub	sp, #16
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	889b      	ldrh	r3, [r3, #4]
 800a4b6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	781b      	ldrb	r3, [r3, #0]
 800a4bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a4c0:	2b40      	cmp	r3, #64	@ 0x40
 800a4c2:	d007      	beq.n	800a4d4 <USBD_StdEPReq+0x30>
 800a4c4:	2b40      	cmp	r3, #64	@ 0x40
 800a4c6:	f200 817f 	bhi.w	800a7c8 <USBD_StdEPReq+0x324>
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d02a      	beq.n	800a524 <USBD_StdEPReq+0x80>
 800a4ce:	2b20      	cmp	r3, #32
 800a4d0:	f040 817a 	bne.w	800a7c8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a4d4:	7bbb      	ldrb	r3, [r7, #14]
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f7ff fe85 	bl	800a1e8 <USBD_CoreFindEP>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a4e2:	7b7b      	ldrb	r3, [r7, #13]
 800a4e4:	2bff      	cmp	r3, #255	@ 0xff
 800a4e6:	f000 8174 	beq.w	800a7d2 <USBD_StdEPReq+0x32e>
 800a4ea:	7b7b      	ldrb	r3, [r7, #13]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	f040 8170 	bne.w	800a7d2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a4f2:	7b7a      	ldrb	r2, [r7, #13]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a4fa:	7b7a      	ldrb	r2, [r7, #13]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	32ae      	adds	r2, #174	@ 0xae
 800a500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	2b00      	cmp	r3, #0
 800a508:	f000 8163 	beq.w	800a7d2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a50c:	7b7a      	ldrb	r2, [r7, #13]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	32ae      	adds	r2, #174	@ 0xae
 800a512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	6839      	ldr	r1, [r7, #0]
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	4798      	blx	r3
 800a51e:	4603      	mov	r3, r0
 800a520:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a522:	e156      	b.n	800a7d2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	785b      	ldrb	r3, [r3, #1]
 800a528:	2b03      	cmp	r3, #3
 800a52a:	d008      	beq.n	800a53e <USBD_StdEPReq+0x9a>
 800a52c:	2b03      	cmp	r3, #3
 800a52e:	f300 8145 	bgt.w	800a7bc <USBD_StdEPReq+0x318>
 800a532:	2b00      	cmp	r3, #0
 800a534:	f000 809b 	beq.w	800a66e <USBD_StdEPReq+0x1ca>
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d03c      	beq.n	800a5b6 <USBD_StdEPReq+0x112>
 800a53c:	e13e      	b.n	800a7bc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a544:	b2db      	uxtb	r3, r3
 800a546:	2b02      	cmp	r3, #2
 800a548:	d002      	beq.n	800a550 <USBD_StdEPReq+0xac>
 800a54a:	2b03      	cmp	r3, #3
 800a54c:	d016      	beq.n	800a57c <USBD_StdEPReq+0xd8>
 800a54e:	e02c      	b.n	800a5aa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a550:	7bbb      	ldrb	r3, [r7, #14]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d00d      	beq.n	800a572 <USBD_StdEPReq+0xce>
 800a556:	7bbb      	ldrb	r3, [r7, #14]
 800a558:	2b80      	cmp	r3, #128	@ 0x80
 800a55a:	d00a      	beq.n	800a572 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a55c:	7bbb      	ldrb	r3, [r7, #14]
 800a55e:	4619      	mov	r1, r3
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f001 fa35 	bl	800b9d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a566:	2180      	movs	r1, #128	@ 0x80
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f001 fa31 	bl	800b9d0 <USBD_LL_StallEP>
 800a56e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a570:	e020      	b.n	800a5b4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a572:	6839      	ldr	r1, [r7, #0]
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 fc7a 	bl	800ae6e <USBD_CtlError>
              break;
 800a57a:	e01b      	b.n	800a5b4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	885b      	ldrh	r3, [r3, #2]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d10e      	bne.n	800a5a2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a584:	7bbb      	ldrb	r3, [r7, #14]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00b      	beq.n	800a5a2 <USBD_StdEPReq+0xfe>
 800a58a:	7bbb      	ldrb	r3, [r7, #14]
 800a58c:	2b80      	cmp	r3, #128	@ 0x80
 800a58e:	d008      	beq.n	800a5a2 <USBD_StdEPReq+0xfe>
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	88db      	ldrh	r3, [r3, #6]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d104      	bne.n	800a5a2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a598:	7bbb      	ldrb	r3, [r7, #14]
 800a59a:	4619      	mov	r1, r3
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f001 fa17 	bl	800b9d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 fd3a 	bl	800b01c <USBD_CtlSendStatus>

              break;
 800a5a8:	e004      	b.n	800a5b4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a5aa:	6839      	ldr	r1, [r7, #0]
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f000 fc5e 	bl	800ae6e <USBD_CtlError>
              break;
 800a5b2:	bf00      	nop
          }
          break;
 800a5b4:	e107      	b.n	800a7c6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	2b02      	cmp	r3, #2
 800a5c0:	d002      	beq.n	800a5c8 <USBD_StdEPReq+0x124>
 800a5c2:	2b03      	cmp	r3, #3
 800a5c4:	d016      	beq.n	800a5f4 <USBD_StdEPReq+0x150>
 800a5c6:	e04b      	b.n	800a660 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5c8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00d      	beq.n	800a5ea <USBD_StdEPReq+0x146>
 800a5ce:	7bbb      	ldrb	r3, [r7, #14]
 800a5d0:	2b80      	cmp	r3, #128	@ 0x80
 800a5d2:	d00a      	beq.n	800a5ea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5d4:	7bbb      	ldrb	r3, [r7, #14]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f001 f9f9 	bl	800b9d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5de:	2180      	movs	r1, #128	@ 0x80
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f001 f9f5 	bl	800b9d0 <USBD_LL_StallEP>
 800a5e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a5e8:	e040      	b.n	800a66c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a5ea:	6839      	ldr	r1, [r7, #0]
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 fc3e 	bl	800ae6e <USBD_CtlError>
              break;
 800a5f2:	e03b      	b.n	800a66c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	885b      	ldrh	r3, [r3, #2]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d136      	bne.n	800a66a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a5fc:	7bbb      	ldrb	r3, [r7, #14]
 800a5fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a602:	2b00      	cmp	r3, #0
 800a604:	d004      	beq.n	800a610 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a606:	7bbb      	ldrb	r3, [r7, #14]
 800a608:	4619      	mov	r1, r3
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f001 f9ff 	bl	800ba0e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 fd03 	bl	800b01c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a616:	7bbb      	ldrb	r3, [r7, #14]
 800a618:	4619      	mov	r1, r3
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f7ff fde4 	bl	800a1e8 <USBD_CoreFindEP>
 800a620:	4603      	mov	r3, r0
 800a622:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a624:	7b7b      	ldrb	r3, [r7, #13]
 800a626:	2bff      	cmp	r3, #255	@ 0xff
 800a628:	d01f      	beq.n	800a66a <USBD_StdEPReq+0x1c6>
 800a62a:	7b7b      	ldrb	r3, [r7, #13]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d11c      	bne.n	800a66a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a630:	7b7a      	ldrb	r2, [r7, #13]
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a638:	7b7a      	ldrb	r2, [r7, #13]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	32ae      	adds	r2, #174	@ 0xae
 800a63e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d010      	beq.n	800a66a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a648:	7b7a      	ldrb	r2, [r7, #13]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	32ae      	adds	r2, #174	@ 0xae
 800a64e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	4798      	blx	r3
 800a65a:	4603      	mov	r3, r0
 800a65c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a65e:	e004      	b.n	800a66a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f000 fc03 	bl	800ae6e <USBD_CtlError>
              break;
 800a668:	e000      	b.n	800a66c <USBD_StdEPReq+0x1c8>
              break;
 800a66a:	bf00      	nop
          }
          break;
 800a66c:	e0ab      	b.n	800a7c6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a674:	b2db      	uxtb	r3, r3
 800a676:	2b02      	cmp	r3, #2
 800a678:	d002      	beq.n	800a680 <USBD_StdEPReq+0x1dc>
 800a67a:	2b03      	cmp	r3, #3
 800a67c:	d032      	beq.n	800a6e4 <USBD_StdEPReq+0x240>
 800a67e:	e097      	b.n	800a7b0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a680:	7bbb      	ldrb	r3, [r7, #14]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d007      	beq.n	800a696 <USBD_StdEPReq+0x1f2>
 800a686:	7bbb      	ldrb	r3, [r7, #14]
 800a688:	2b80      	cmp	r3, #128	@ 0x80
 800a68a:	d004      	beq.n	800a696 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a68c:	6839      	ldr	r1, [r7, #0]
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 fbed 	bl	800ae6e <USBD_CtlError>
                break;
 800a694:	e091      	b.n	800a7ba <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a696:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	da0b      	bge.n	800a6b6 <USBD_StdEPReq+0x212>
 800a69e:	7bbb      	ldrb	r3, [r7, #14]
 800a6a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a6a4:	4613      	mov	r3, r2
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	4413      	add	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	3310      	adds	r3, #16
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	3304      	adds	r3, #4
 800a6b4:	e00b      	b.n	800a6ce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a6b6:	7bbb      	ldrb	r3, [r7, #14]
 800a6b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a6bc:	4613      	mov	r3, r2
 800a6be:	009b      	lsls	r3, r3, #2
 800a6c0:	4413      	add	r3, r2
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	3304      	adds	r3, #4
 800a6ce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2202      	movs	r2, #2
 800a6da:	4619      	mov	r1, r3
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 fc43 	bl	800af68 <USBD_CtlSendData>
              break;
 800a6e2:	e06a      	b.n	800a7ba <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a6e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	da11      	bge.n	800a710 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a6ec:	7bbb      	ldrb	r3, [r7, #14]
 800a6ee:	f003 020f 	and.w	r2, r3, #15
 800a6f2:	6879      	ldr	r1, [r7, #4]
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	009b      	lsls	r3, r3, #2
 800a6f8:	4413      	add	r3, r2
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	440b      	add	r3, r1
 800a6fe:	3324      	adds	r3, #36	@ 0x24
 800a700:	881b      	ldrh	r3, [r3, #0]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d117      	bne.n	800a736 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f000 fbb0 	bl	800ae6e <USBD_CtlError>
                  break;
 800a70e:	e054      	b.n	800a7ba <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a710:	7bbb      	ldrb	r3, [r7, #14]
 800a712:	f003 020f 	and.w	r2, r3, #15
 800a716:	6879      	ldr	r1, [r7, #4]
 800a718:	4613      	mov	r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4413      	add	r3, r2
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	440b      	add	r3, r1
 800a722:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a726:	881b      	ldrh	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d104      	bne.n	800a736 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a72c:	6839      	ldr	r1, [r7, #0]
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 fb9d 	bl	800ae6e <USBD_CtlError>
                  break;
 800a734:	e041      	b.n	800a7ba <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a736:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	da0b      	bge.n	800a756 <USBD_StdEPReq+0x2b2>
 800a73e:	7bbb      	ldrb	r3, [r7, #14]
 800a740:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a744:	4613      	mov	r3, r2
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	4413      	add	r3, r2
 800a74a:	009b      	lsls	r3, r3, #2
 800a74c:	3310      	adds	r3, #16
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	4413      	add	r3, r2
 800a752:	3304      	adds	r3, #4
 800a754:	e00b      	b.n	800a76e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a756:	7bbb      	ldrb	r3, [r7, #14]
 800a758:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a75c:	4613      	mov	r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	4413      	add	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a768:	687a      	ldr	r2, [r7, #4]
 800a76a:	4413      	add	r3, r2
 800a76c:	3304      	adds	r3, #4
 800a76e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a770:	7bbb      	ldrb	r3, [r7, #14]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d002      	beq.n	800a77c <USBD_StdEPReq+0x2d8>
 800a776:	7bbb      	ldrb	r3, [r7, #14]
 800a778:	2b80      	cmp	r3, #128	@ 0x80
 800a77a:	d103      	bne.n	800a784 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	2200      	movs	r2, #0
 800a780:	601a      	str	r2, [r3, #0]
 800a782:	e00e      	b.n	800a7a2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a784:	7bbb      	ldrb	r3, [r7, #14]
 800a786:	4619      	mov	r1, r3
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f001 f95f 	bl	800ba4c <USBD_LL_IsStallEP>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d003      	beq.n	800a79c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	2201      	movs	r2, #1
 800a798:	601a      	str	r2, [r3, #0]
 800a79a:	e002      	b.n	800a7a2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	2202      	movs	r2, #2
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 fbdd 	bl	800af68 <USBD_CtlSendData>
              break;
 800a7ae:	e004      	b.n	800a7ba <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a7b0:	6839      	ldr	r1, [r7, #0]
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 fb5b 	bl	800ae6e <USBD_CtlError>
              break;
 800a7b8:	bf00      	nop
          }
          break;
 800a7ba:	e004      	b.n	800a7c6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a7bc:	6839      	ldr	r1, [r7, #0]
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 fb55 	bl	800ae6e <USBD_CtlError>
          break;
 800a7c4:	bf00      	nop
      }
      break;
 800a7c6:	e005      	b.n	800a7d4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a7c8:	6839      	ldr	r1, [r7, #0]
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 fb4f 	bl	800ae6e <USBD_CtlError>
      break;
 800a7d0:	e000      	b.n	800a7d4 <USBD_StdEPReq+0x330>
      break;
 800a7d2:	bf00      	nop
  }

  return ret;
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
	...

0800a7e0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b084      	sub	sp, #16
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	885b      	ldrh	r3, [r3, #2]
 800a7fa:	0a1b      	lsrs	r3, r3, #8
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	3b01      	subs	r3, #1
 800a800:	2b06      	cmp	r3, #6
 800a802:	f200 8128 	bhi.w	800aa56 <USBD_GetDescriptor+0x276>
 800a806:	a201      	add	r2, pc, #4	@ (adr r2, 800a80c <USBD_GetDescriptor+0x2c>)
 800a808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a80c:	0800a829 	.word	0x0800a829
 800a810:	0800a841 	.word	0x0800a841
 800a814:	0800a881 	.word	0x0800a881
 800a818:	0800aa57 	.word	0x0800aa57
 800a81c:	0800aa57 	.word	0x0800aa57
 800a820:	0800a9f7 	.word	0x0800a9f7
 800a824:	0800aa23 	.word	0x0800aa23
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	7c12      	ldrb	r2, [r2, #16]
 800a834:	f107 0108 	add.w	r1, r7, #8
 800a838:	4610      	mov	r0, r2
 800a83a:	4798      	blx	r3
 800a83c:	60f8      	str	r0, [r7, #12]
      break;
 800a83e:	e112      	b.n	800aa66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	7c1b      	ldrb	r3, [r3, #16]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d10d      	bne.n	800a864 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a850:	f107 0208 	add.w	r2, r7, #8
 800a854:	4610      	mov	r0, r2
 800a856:	4798      	blx	r3
 800a858:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	3301      	adds	r3, #1
 800a85e:	2202      	movs	r2, #2
 800a860:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a862:	e100      	b.n	800aa66 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	f107 0208 	add.w	r2, r7, #8
 800a870:	4610      	mov	r0, r2
 800a872:	4798      	blx	r3
 800a874:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	3301      	adds	r3, #1
 800a87a:	2202      	movs	r2, #2
 800a87c:	701a      	strb	r2, [r3, #0]
      break;
 800a87e:	e0f2      	b.n	800aa66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	885b      	ldrh	r3, [r3, #2]
 800a884:	b2db      	uxtb	r3, r3
 800a886:	2b05      	cmp	r3, #5
 800a888:	f200 80ac 	bhi.w	800a9e4 <USBD_GetDescriptor+0x204>
 800a88c:	a201      	add	r2, pc, #4	@ (adr r2, 800a894 <USBD_GetDescriptor+0xb4>)
 800a88e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a892:	bf00      	nop
 800a894:	0800a8ad 	.word	0x0800a8ad
 800a898:	0800a8e1 	.word	0x0800a8e1
 800a89c:	0800a915 	.word	0x0800a915
 800a8a0:	0800a949 	.word	0x0800a949
 800a8a4:	0800a97d 	.word	0x0800a97d
 800a8a8:	0800a9b1 	.word	0x0800a9b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d00b      	beq.n	800a8d0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	687a      	ldr	r2, [r7, #4]
 800a8c2:	7c12      	ldrb	r2, [r2, #16]
 800a8c4:	f107 0108 	add.w	r1, r7, #8
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	4798      	blx	r3
 800a8cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a8ce:	e091      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 facb 	bl	800ae6e <USBD_CtlError>
            err++;
 800a8d8:	7afb      	ldrb	r3, [r7, #11]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	72fb      	strb	r3, [r7, #11]
          break;
 800a8de:	e089      	b.n	800a9f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00b      	beq.n	800a904 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	7c12      	ldrb	r2, [r2, #16]
 800a8f8:	f107 0108 	add.w	r1, r7, #8
 800a8fc:	4610      	mov	r0, r2
 800a8fe:	4798      	blx	r3
 800a900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a902:	e077      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a904:	6839      	ldr	r1, [r7, #0]
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 fab1 	bl	800ae6e <USBD_CtlError>
            err++;
 800a90c:	7afb      	ldrb	r3, [r7, #11]
 800a90e:	3301      	adds	r3, #1
 800a910:	72fb      	strb	r3, [r7, #11]
          break;
 800a912:	e06f      	b.n	800a9f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d00b      	beq.n	800a938 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a926:	68db      	ldr	r3, [r3, #12]
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	7c12      	ldrb	r2, [r2, #16]
 800a92c:	f107 0108 	add.w	r1, r7, #8
 800a930:	4610      	mov	r0, r2
 800a932:	4798      	blx	r3
 800a934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a936:	e05d      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a938:	6839      	ldr	r1, [r7, #0]
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 fa97 	bl	800ae6e <USBD_CtlError>
            err++;
 800a940:	7afb      	ldrb	r3, [r7, #11]
 800a942:	3301      	adds	r3, #1
 800a944:	72fb      	strb	r3, [r7, #11]
          break;
 800a946:	e055      	b.n	800a9f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a94e:	691b      	ldr	r3, [r3, #16]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00b      	beq.n	800a96c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	7c12      	ldrb	r2, [r2, #16]
 800a960:	f107 0108 	add.w	r1, r7, #8
 800a964:	4610      	mov	r0, r2
 800a966:	4798      	blx	r3
 800a968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a96a:	e043      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a96c:	6839      	ldr	r1, [r7, #0]
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 fa7d 	bl	800ae6e <USBD_CtlError>
            err++;
 800a974:	7afb      	ldrb	r3, [r7, #11]
 800a976:	3301      	adds	r3, #1
 800a978:	72fb      	strb	r3, [r7, #11]
          break;
 800a97a:	e03b      	b.n	800a9f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a982:	695b      	ldr	r3, [r3, #20]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d00b      	beq.n	800a9a0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a98e:	695b      	ldr	r3, [r3, #20]
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	7c12      	ldrb	r2, [r2, #16]
 800a994:	f107 0108 	add.w	r1, r7, #8
 800a998:	4610      	mov	r0, r2
 800a99a:	4798      	blx	r3
 800a99c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a99e:	e029      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9a0:	6839      	ldr	r1, [r7, #0]
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fa63 	bl	800ae6e <USBD_CtlError>
            err++;
 800a9a8:	7afb      	ldrb	r3, [r7, #11]
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	72fb      	strb	r3, [r7, #11]
          break;
 800a9ae:	e021      	b.n	800a9f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9b6:	699b      	ldr	r3, [r3, #24]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d00b      	beq.n	800a9d4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9c2:	699b      	ldr	r3, [r3, #24]
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	7c12      	ldrb	r2, [r2, #16]
 800a9c8:	f107 0108 	add.w	r1, r7, #8
 800a9cc:	4610      	mov	r0, r2
 800a9ce:	4798      	blx	r3
 800a9d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9d2:	e00f      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9d4:	6839      	ldr	r1, [r7, #0]
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 fa49 	bl	800ae6e <USBD_CtlError>
            err++;
 800a9dc:	7afb      	ldrb	r3, [r7, #11]
 800a9de:	3301      	adds	r3, #1
 800a9e0:	72fb      	strb	r3, [r7, #11]
          break;
 800a9e2:	e007      	b.n	800a9f4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fa41 	bl	800ae6e <USBD_CtlError>
          err++;
 800a9ec:	7afb      	ldrb	r3, [r7, #11]
 800a9ee:	3301      	adds	r3, #1
 800a9f0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a9f2:	bf00      	nop
      }
      break;
 800a9f4:	e037      	b.n	800aa66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	7c1b      	ldrb	r3, [r3, #16]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d109      	bne.n	800aa12 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa06:	f107 0208 	add.w	r2, r7, #8
 800aa0a:	4610      	mov	r0, r2
 800aa0c:	4798      	blx	r3
 800aa0e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa10:	e029      	b.n	800aa66 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 fa2a 	bl	800ae6e <USBD_CtlError>
        err++;
 800aa1a:	7afb      	ldrb	r3, [r7, #11]
 800aa1c:	3301      	adds	r3, #1
 800aa1e:	72fb      	strb	r3, [r7, #11]
      break;
 800aa20:	e021      	b.n	800aa66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	7c1b      	ldrb	r3, [r3, #16]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10d      	bne.n	800aa46 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa32:	f107 0208 	add.w	r2, r7, #8
 800aa36:	4610      	mov	r0, r2
 800aa38:	4798      	blx	r3
 800aa3a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	2207      	movs	r2, #7
 800aa42:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa44:	e00f      	b.n	800aa66 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aa46:	6839      	ldr	r1, [r7, #0]
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f000 fa10 	bl	800ae6e <USBD_CtlError>
        err++;
 800aa4e:	7afb      	ldrb	r3, [r7, #11]
 800aa50:	3301      	adds	r3, #1
 800aa52:	72fb      	strb	r3, [r7, #11]
      break;
 800aa54:	e007      	b.n	800aa66 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aa56:	6839      	ldr	r1, [r7, #0]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fa08 	bl	800ae6e <USBD_CtlError>
      err++;
 800aa5e:	7afb      	ldrb	r3, [r7, #11]
 800aa60:	3301      	adds	r3, #1
 800aa62:	72fb      	strb	r3, [r7, #11]
      break;
 800aa64:	bf00      	nop
  }

  if (err != 0U)
 800aa66:	7afb      	ldrb	r3, [r7, #11]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d11e      	bne.n	800aaaa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	88db      	ldrh	r3, [r3, #6]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d016      	beq.n	800aaa2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800aa74:	893b      	ldrh	r3, [r7, #8]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d00e      	beq.n	800aa98 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	88da      	ldrh	r2, [r3, #6]
 800aa7e:	893b      	ldrh	r3, [r7, #8]
 800aa80:	4293      	cmp	r3, r2
 800aa82:	bf28      	it	cs
 800aa84:	4613      	movcs	r3, r2
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800aa8a:	893b      	ldrh	r3, [r7, #8]
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	68f9      	ldr	r1, [r7, #12]
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 fa69 	bl	800af68 <USBD_CtlSendData>
 800aa96:	e009      	b.n	800aaac <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800aa98:	6839      	ldr	r1, [r7, #0]
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 f9e7 	bl	800ae6e <USBD_CtlError>
 800aaa0:	e004      	b.n	800aaac <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 faba 	bl	800b01c <USBD_CtlSendStatus>
 800aaa8:	e000      	b.n	800aaac <USBD_GetDescriptor+0x2cc>
    return;
 800aaaa:	bf00      	nop
  }
}
 800aaac:	3710      	adds	r7, #16
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop

0800aab4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	889b      	ldrh	r3, [r3, #4]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d131      	bne.n	800ab2a <USBD_SetAddress+0x76>
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	88db      	ldrh	r3, [r3, #6]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d12d      	bne.n	800ab2a <USBD_SetAddress+0x76>
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	885b      	ldrh	r3, [r3, #2]
 800aad2:	2b7f      	cmp	r3, #127	@ 0x7f
 800aad4:	d829      	bhi.n	800ab2a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	885b      	ldrh	r3, [r3, #2]
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aae0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aae8:	b2db      	uxtb	r3, r3
 800aaea:	2b03      	cmp	r3, #3
 800aaec:	d104      	bne.n	800aaf8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800aaee:	6839      	ldr	r1, [r7, #0]
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 f9bc 	bl	800ae6e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aaf6:	e01d      	b.n	800ab34 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	7bfa      	ldrb	r2, [r7, #15]
 800aafc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ab00:	7bfb      	ldrb	r3, [r7, #15]
 800ab02:	4619      	mov	r1, r3
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 ffcd 	bl	800baa4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fa86 	bl	800b01c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ab10:	7bfb      	ldrb	r3, [r7, #15]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d004      	beq.n	800ab20 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2202      	movs	r2, #2
 800ab1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab1e:	e009      	b.n	800ab34 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2201      	movs	r2, #1
 800ab24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab28:	e004      	b.n	800ab34 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ab2a:	6839      	ldr	r1, [r7, #0]
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 f99e 	bl	800ae6e <USBD_CtlError>
  }
}
 800ab32:	bf00      	nop
 800ab34:	bf00      	nop
 800ab36:	3710      	adds	r7, #16
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab46:	2300      	movs	r3, #0
 800ab48:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	885b      	ldrh	r3, [r3, #2]
 800ab4e:	b2da      	uxtb	r2, r3
 800ab50:	4b4e      	ldr	r3, [pc, #312]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ab52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ab54:	4b4d      	ldr	r3, [pc, #308]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d905      	bls.n	800ab68 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ab5c:	6839      	ldr	r1, [r7, #0]
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 f985 	bl	800ae6e <USBD_CtlError>
    return USBD_FAIL;
 800ab64:	2303      	movs	r3, #3
 800ab66:	e08c      	b.n	800ac82 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	2b02      	cmp	r3, #2
 800ab72:	d002      	beq.n	800ab7a <USBD_SetConfig+0x3e>
 800ab74:	2b03      	cmp	r3, #3
 800ab76:	d029      	beq.n	800abcc <USBD_SetConfig+0x90>
 800ab78:	e075      	b.n	800ac66 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ab7a:	4b44      	ldr	r3, [pc, #272]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d020      	beq.n	800abc4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ab82:	4b42      	ldr	r3, [pc, #264]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	461a      	mov	r2, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ab8c:	4b3f      	ldr	r3, [pc, #252]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	4619      	mov	r1, r3
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f7fe ffe3 	bl	8009b5e <USBD_SetClassConfig>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ab9c:	7bfb      	ldrb	r3, [r7, #15]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d008      	beq.n	800abb4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aba2:	6839      	ldr	r1, [r7, #0]
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 f962 	bl	800ae6e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2202      	movs	r2, #2
 800abae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800abb2:	e065      	b.n	800ac80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f000 fa31 	bl	800b01c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2203      	movs	r2, #3
 800abbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800abc2:	e05d      	b.n	800ac80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 fa29 	bl	800b01c <USBD_CtlSendStatus>
      break;
 800abca:	e059      	b.n	800ac80 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800abcc:	4b2f      	ldr	r3, [pc, #188]	@ (800ac8c <USBD_SetConfig+0x150>)
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d112      	bne.n	800abfa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2202      	movs	r2, #2
 800abd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800abdc:	4b2b      	ldr	r3, [pc, #172]	@ (800ac8c <USBD_SetConfig+0x150>)
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	461a      	mov	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800abe6:	4b29      	ldr	r3, [pc, #164]	@ (800ac8c <USBD_SetConfig+0x150>)
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	4619      	mov	r1, r3
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f7fe ffd2 	bl	8009b96 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f000 fa12 	bl	800b01c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800abf8:	e042      	b.n	800ac80 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800abfa:	4b24      	ldr	r3, [pc, #144]	@ (800ac8c <USBD_SetConfig+0x150>)
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	461a      	mov	r2, r3
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d02a      	beq.n	800ac5e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	4619      	mov	r1, r3
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f7fe ffc0 	bl	8009b96 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ac16:	4b1d      	ldr	r3, [pc, #116]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ac20:	4b1a      	ldr	r3, [pc, #104]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	4619      	mov	r1, r3
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f7fe ff99 	bl	8009b5e <USBD_SetClassConfig>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ac30:	7bfb      	ldrb	r3, [r7, #15]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00f      	beq.n	800ac56 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ac36:	6839      	ldr	r1, [r7, #0]
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f000 f918 	bl	800ae6e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	b2db      	uxtb	r3, r3
 800ac44:	4619      	mov	r1, r3
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f7fe ffa5 	bl	8009b96 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2202      	movs	r2, #2
 800ac50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ac54:	e014      	b.n	800ac80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 f9e0 	bl	800b01c <USBD_CtlSendStatus>
      break;
 800ac5c:	e010      	b.n	800ac80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f000 f9dc 	bl	800b01c <USBD_CtlSendStatus>
      break;
 800ac64:	e00c      	b.n	800ac80 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ac66:	6839      	ldr	r1, [r7, #0]
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 f900 	bl	800ae6e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ac6e:	4b07      	ldr	r3, [pc, #28]	@ (800ac8c <USBD_SetConfig+0x150>)
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	4619      	mov	r1, r3
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f7fe ff8e 	bl	8009b96 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ac7a:	2303      	movs	r3, #3
 800ac7c:	73fb      	strb	r3, [r7, #15]
      break;
 800ac7e:	bf00      	nop
  }

  return ret;
 800ac80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3710      	adds	r7, #16
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}
 800ac8a:	bf00      	nop
 800ac8c:	20000e50 	.word	0x20000e50

0800ac90 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	88db      	ldrh	r3, [r3, #6]
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d004      	beq.n	800acac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aca2:	6839      	ldr	r1, [r7, #0]
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 f8e2 	bl	800ae6e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800acaa:	e023      	b.n	800acf4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	2b02      	cmp	r3, #2
 800acb6:	dc02      	bgt.n	800acbe <USBD_GetConfig+0x2e>
 800acb8:	2b00      	cmp	r3, #0
 800acba:	dc03      	bgt.n	800acc4 <USBD_GetConfig+0x34>
 800acbc:	e015      	b.n	800acea <USBD_GetConfig+0x5a>
 800acbe:	2b03      	cmp	r3, #3
 800acc0:	d00b      	beq.n	800acda <USBD_GetConfig+0x4a>
 800acc2:	e012      	b.n	800acea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2200      	movs	r2, #0
 800acc8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	3308      	adds	r3, #8
 800acce:	2201      	movs	r2, #1
 800acd0:	4619      	mov	r1, r3
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f000 f948 	bl	800af68 <USBD_CtlSendData>
        break;
 800acd8:	e00c      	b.n	800acf4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	3304      	adds	r3, #4
 800acde:	2201      	movs	r2, #1
 800ace0:	4619      	mov	r1, r3
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f000 f940 	bl	800af68 <USBD_CtlSendData>
        break;
 800ace8:	e004      	b.n	800acf4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800acea:	6839      	ldr	r1, [r7, #0]
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 f8be 	bl	800ae6e <USBD_CtlError>
        break;
 800acf2:	bf00      	nop
}
 800acf4:	bf00      	nop
 800acf6:	3708      	adds	r7, #8
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b082      	sub	sp, #8
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad0c:	b2db      	uxtb	r3, r3
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	2b02      	cmp	r3, #2
 800ad12:	d81e      	bhi.n	800ad52 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	88db      	ldrh	r3, [r3, #6]
 800ad18:	2b02      	cmp	r3, #2
 800ad1a:	d004      	beq.n	800ad26 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ad1c:	6839      	ldr	r1, [r7, #0]
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f000 f8a5 	bl	800ae6e <USBD_CtlError>
        break;
 800ad24:	e01a      	b.n	800ad5c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2201      	movs	r2, #1
 800ad2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d005      	beq.n	800ad42 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	f043 0202 	orr.w	r2, r3, #2
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	330c      	adds	r3, #12
 800ad46:	2202      	movs	r2, #2
 800ad48:	4619      	mov	r1, r3
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 f90c 	bl	800af68 <USBD_CtlSendData>
      break;
 800ad50:	e004      	b.n	800ad5c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ad52:	6839      	ldr	r1, [r7, #0]
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 f88a 	bl	800ae6e <USBD_CtlError>
      break;
 800ad5a:	bf00      	nop
  }
}
 800ad5c:	bf00      	nop
 800ad5e:	3708      	adds	r7, #8
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}

0800ad64 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	885b      	ldrh	r3, [r3, #2]
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d107      	bne.n	800ad86 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 f94c 	bl	800b01c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ad84:	e013      	b.n	800adae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	885b      	ldrh	r3, [r3, #2]
 800ad8a:	2b02      	cmp	r3, #2
 800ad8c:	d10b      	bne.n	800ada6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	889b      	ldrh	r3, [r3, #4]
 800ad92:	0a1b      	lsrs	r3, r3, #8
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	b2da      	uxtb	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 f93c 	bl	800b01c <USBD_CtlSendStatus>
}
 800ada4:	e003      	b.n	800adae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ada6:	6839      	ldr	r1, [r7, #0]
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 f860 	bl	800ae6e <USBD_CtlError>
}
 800adae:	bf00      	nop
 800adb0:	3708      	adds	r7, #8
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}

0800adb6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b082      	sub	sp, #8
 800adba:	af00      	add	r7, sp, #0
 800adbc:	6078      	str	r0, [r7, #4]
 800adbe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	3b01      	subs	r3, #1
 800adca:	2b02      	cmp	r3, #2
 800adcc:	d80b      	bhi.n	800ade6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	885b      	ldrh	r3, [r3, #2]
 800add2:	2b01      	cmp	r3, #1
 800add4:	d10c      	bne.n	800adf0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 f91c 	bl	800b01c <USBD_CtlSendStatus>
      }
      break;
 800ade4:	e004      	b.n	800adf0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ade6:	6839      	ldr	r1, [r7, #0]
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 f840 	bl	800ae6e <USBD_CtlError>
      break;
 800adee:	e000      	b.n	800adf2 <USBD_ClrFeature+0x3c>
      break;
 800adf0:	bf00      	nop
  }
}
 800adf2:	bf00      	nop
 800adf4:	3708      	adds	r7, #8
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}

0800adfa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800adfa:	b580      	push	{r7, lr}
 800adfc:	b084      	sub	sp, #16
 800adfe:	af00      	add	r7, sp, #0
 800ae00:	6078      	str	r0, [r7, #4]
 800ae02:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	781a      	ldrb	r2, [r3, #0]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	3301      	adds	r3, #1
 800ae14:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	781a      	ldrb	r2, [r3, #0]
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	3301      	adds	r3, #1
 800ae22:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ae24:	68f8      	ldr	r0, [r7, #12]
 800ae26:	f7ff fa40 	bl	800a2aa <SWAPBYTE>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	3301      	adds	r3, #1
 800ae36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ae3e:	68f8      	ldr	r0, [r7, #12]
 800ae40:	f7ff fa33 	bl	800a2aa <SWAPBYTE>
 800ae44:	4603      	mov	r3, r0
 800ae46:	461a      	mov	r2, r3
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	3301      	adds	r3, #1
 800ae50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	3301      	adds	r3, #1
 800ae56:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f7ff fa26 	bl	800a2aa <SWAPBYTE>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	461a      	mov	r2, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	80da      	strh	r2, [r3, #6]
}
 800ae66:	bf00      	nop
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b082      	sub	sp, #8
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	6078      	str	r0, [r7, #4]
 800ae76:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae78:	2180      	movs	r1, #128	@ 0x80
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 fda8 	bl	800b9d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ae80:	2100      	movs	r1, #0
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f000 fda4 	bl	800b9d0 <USBD_LL_StallEP>
}
 800ae88:	bf00      	nop
 800ae8a:	3708      	adds	r7, #8
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b086      	sub	sp, #24
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d042      	beq.n	800af2c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800aeaa:	6938      	ldr	r0, [r7, #16]
 800aeac:	f000 f842 	bl	800af34 <USBD_GetLen>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	005b      	lsls	r3, r3, #1
 800aeb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aeba:	d808      	bhi.n	800aece <USBD_GetString+0x3e>
 800aebc:	6938      	ldr	r0, [r7, #16]
 800aebe:	f000 f839 	bl	800af34 <USBD_GetLen>
 800aec2:	4603      	mov	r3, r0
 800aec4:	3301      	adds	r3, #1
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	005b      	lsls	r3, r3, #1
 800aeca:	b29a      	uxth	r2, r3
 800aecc:	e001      	b.n	800aed2 <USBD_GetString+0x42>
 800aece:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aed6:	7dfb      	ldrb	r3, [r7, #23]
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	4413      	add	r3, r2
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	7812      	ldrb	r2, [r2, #0]
 800aee0:	701a      	strb	r2, [r3, #0]
  idx++;
 800aee2:	7dfb      	ldrb	r3, [r7, #23]
 800aee4:	3301      	adds	r3, #1
 800aee6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800aee8:	7dfb      	ldrb	r3, [r7, #23]
 800aeea:	68ba      	ldr	r2, [r7, #8]
 800aeec:	4413      	add	r3, r2
 800aeee:	2203      	movs	r2, #3
 800aef0:	701a      	strb	r2, [r3, #0]
  idx++;
 800aef2:	7dfb      	ldrb	r3, [r7, #23]
 800aef4:	3301      	adds	r3, #1
 800aef6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800aef8:	e013      	b.n	800af22 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800aefa:	7dfb      	ldrb	r3, [r7, #23]
 800aefc:	68ba      	ldr	r2, [r7, #8]
 800aefe:	4413      	add	r3, r2
 800af00:	693a      	ldr	r2, [r7, #16]
 800af02:	7812      	ldrb	r2, [r2, #0]
 800af04:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	3301      	adds	r3, #1
 800af0a:	613b      	str	r3, [r7, #16]
    idx++;
 800af0c:	7dfb      	ldrb	r3, [r7, #23]
 800af0e:	3301      	adds	r3, #1
 800af10:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800af12:	7dfb      	ldrb	r3, [r7, #23]
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	4413      	add	r3, r2
 800af18:	2200      	movs	r2, #0
 800af1a:	701a      	strb	r2, [r3, #0]
    idx++;
 800af1c:	7dfb      	ldrb	r3, [r7, #23]
 800af1e:	3301      	adds	r3, #1
 800af20:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d1e7      	bne.n	800aefa <USBD_GetString+0x6a>
 800af2a:	e000      	b.n	800af2e <USBD_GetString+0x9e>
    return;
 800af2c:	bf00      	nop
  }
}
 800af2e:	3718      	adds	r7, #24
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800af3c:	2300      	movs	r3, #0
 800af3e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800af44:	e005      	b.n	800af52 <USBD_GetLen+0x1e>
  {
    len++;
 800af46:	7bfb      	ldrb	r3, [r7, #15]
 800af48:	3301      	adds	r3, #1
 800af4a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	3301      	adds	r3, #1
 800af50:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1f5      	bne.n	800af46 <USBD_GetLen+0x12>
  }

  return len;
 800af5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3714      	adds	r7, #20
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	2202      	movs	r2, #2
 800af78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	687a      	ldr	r2, [r7, #4]
 800af80:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	2100      	movs	r1, #0
 800af8e:	68f8      	ldr	r0, [r7, #12]
 800af90:	f000 fda7 	bl	800bae2 <USBD_LL_Transmit>

  return USBD_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b084      	sub	sp, #16
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	60f8      	str	r0, [r7, #12]
 800afa6:	60b9      	str	r1, [r7, #8]
 800afa8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	68ba      	ldr	r2, [r7, #8]
 800afae:	2100      	movs	r1, #0
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f000 fd96 	bl	800bae2 <USBD_LL_Transmit>

  return USBD_OK;
 800afb6:	2300      	movs	r3, #0
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3710      	adds	r7, #16
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}

0800afc0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b084      	sub	sp, #16
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	60f8      	str	r0, [r7, #12]
 800afc8:	60b9      	str	r1, [r7, #8]
 800afca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2203      	movs	r2, #3
 800afd0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	687a      	ldr	r2, [r7, #4]
 800afd8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	687a      	ldr	r2, [r7, #4]
 800afe0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	68ba      	ldr	r2, [r7, #8]
 800afe8:	2100      	movs	r1, #0
 800afea:	68f8      	ldr	r0, [r7, #12]
 800afec:	f000 fd9a 	bl	800bb24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}

0800affa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800affa:	b580      	push	{r7, lr}
 800affc:	b084      	sub	sp, #16
 800affe:	af00      	add	r7, sp, #0
 800b000:	60f8      	str	r0, [r7, #12]
 800b002:	60b9      	str	r1, [r7, #8]
 800b004:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	68ba      	ldr	r2, [r7, #8]
 800b00a:	2100      	movs	r1, #0
 800b00c:	68f8      	ldr	r0, [r7, #12]
 800b00e:	f000 fd89 	bl	800bb24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b012:	2300      	movs	r3, #0
}
 800b014:	4618      	mov	r0, r3
 800b016:	3710      	adds	r7, #16
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}

0800b01c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2204      	movs	r2, #4
 800b028:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b02c:	2300      	movs	r3, #0
 800b02e:	2200      	movs	r2, #0
 800b030:	2100      	movs	r1, #0
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fd55 	bl	800bae2 <USBD_LL_Transmit>

  return USBD_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}

0800b042 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b042:	b580      	push	{r7, lr}
 800b044:	b082      	sub	sp, #8
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2205      	movs	r2, #5
 800b04e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b052:	2300      	movs	r3, #0
 800b054:	2200      	movs	r2, #0
 800b056:	2100      	movs	r1, #0
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 fd63 	bl	800bb24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b06c:	2200      	movs	r2, #0
 800b06e:	4912      	ldr	r1, [pc, #72]	@ (800b0b8 <MX_USB_DEVICE_Init+0x50>)
 800b070:	4812      	ldr	r0, [pc, #72]	@ (800b0bc <MX_USB_DEVICE_Init+0x54>)
 800b072:	f7fe fcf7 	bl	8009a64 <USBD_Init>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d001      	beq.n	800b080 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b07c:	f7f7 fb50 	bl	8002720 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b080:	490f      	ldr	r1, [pc, #60]	@ (800b0c0 <MX_USB_DEVICE_Init+0x58>)
 800b082:	480e      	ldr	r0, [pc, #56]	@ (800b0bc <MX_USB_DEVICE_Init+0x54>)
 800b084:	f7fe fd1e 	bl	8009ac4 <USBD_RegisterClass>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d001      	beq.n	800b092 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b08e:	f7f7 fb47 	bl	8002720 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b092:	490c      	ldr	r1, [pc, #48]	@ (800b0c4 <MX_USB_DEVICE_Init+0x5c>)
 800b094:	4809      	ldr	r0, [pc, #36]	@ (800b0bc <MX_USB_DEVICE_Init+0x54>)
 800b096:	f7fe fc15 	bl	80098c4 <USBD_CDC_RegisterInterface>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d001      	beq.n	800b0a4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b0a0:	f7f7 fb3e 	bl	8002720 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b0a4:	4805      	ldr	r0, [pc, #20]	@ (800b0bc <MX_USB_DEVICE_Init+0x54>)
 800b0a6:	f7fe fd43 	bl	8009b30 <USBD_Start>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b0b0:	f7f7 fb36 	bl	8002720 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b0b4:	bf00      	nop
 800b0b6:	bd80      	pop	{r7, pc}
 800b0b8:	200000f4 	.word	0x200000f4
 800b0bc:	20000e54 	.word	0x20000e54
 800b0c0:	20000060 	.word	0x20000060
 800b0c4:	200000e0 	.word	0x200000e0

0800b0c8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	4905      	ldr	r1, [pc, #20]	@ (800b0e4 <CDC_Init_FS+0x1c>)
 800b0d0:	4805      	ldr	r0, [pc, #20]	@ (800b0e8 <CDC_Init_FS+0x20>)
 800b0d2:	f7fe fc11 	bl	80098f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b0d6:	4905      	ldr	r1, [pc, #20]	@ (800b0ec <CDC_Init_FS+0x24>)
 800b0d8:	4803      	ldr	r0, [pc, #12]	@ (800b0e8 <CDC_Init_FS+0x20>)
 800b0da:	f7fe fc2f 	bl	800993c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b0de:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	20001974 	.word	0x20001974
 800b0e8:	20000e54 	.word	0x20000e54
 800b0ec:	20001174 	.word	0x20001174

0800b0f0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b0f4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr

0800b100 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b100:	b480      	push	{r7}
 800b102:	b087      	sub	sp, #28
 800b104:	af00      	add	r7, sp, #0
 800b106:	4603      	mov	r3, r0
 800b108:	6039      	str	r1, [r7, #0]
 800b10a:	71fb      	strb	r3, [r7, #7]
 800b10c:	4613      	mov	r3, r2
 800b10e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t tempbuf[7] = {0,0,0,0,0,0,0};
 800b110:	4a5d      	ldr	r2, [pc, #372]	@ (800b288 <CDC_Control_FS+0x188>)
 800b112:	f107 030c 	add.w	r3, r7, #12
 800b116:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b11a:	6018      	str	r0, [r3, #0]
 800b11c:	3304      	adds	r3, #4
 800b11e:	8019      	strh	r1, [r3, #0]
 800b120:	3302      	adds	r3, #2
 800b122:	0c0a      	lsrs	r2, r1, #16
 800b124:	701a      	strb	r2, [r3, #0]
	int baudrate=0;
 800b126:	2300      	movs	r3, #0
 800b128:	617b      	str	r3, [r7, #20]
  switch(cmd)
 800b12a:	79fb      	ldrb	r3, [r7, #7]
 800b12c:	2b23      	cmp	r3, #35	@ 0x23
 800b12e:	f200 80a2 	bhi.w	800b276 <CDC_Control_FS+0x176>
 800b132:	a201      	add	r2, pc, #4	@ (adr r2, 800b138 <CDC_Control_FS+0x38>)
 800b134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b138:	0800b277 	.word	0x0800b277
 800b13c:	0800b277 	.word	0x0800b277
 800b140:	0800b277 	.word	0x0800b277
 800b144:	0800b277 	.word	0x0800b277
 800b148:	0800b277 	.word	0x0800b277
 800b14c:	0800b277 	.word	0x0800b277
 800b150:	0800b277 	.word	0x0800b277
 800b154:	0800b277 	.word	0x0800b277
 800b158:	0800b277 	.word	0x0800b277
 800b15c:	0800b277 	.word	0x0800b277
 800b160:	0800b277 	.word	0x0800b277
 800b164:	0800b277 	.word	0x0800b277
 800b168:	0800b277 	.word	0x0800b277
 800b16c:	0800b277 	.word	0x0800b277
 800b170:	0800b277 	.word	0x0800b277
 800b174:	0800b277 	.word	0x0800b277
 800b178:	0800b277 	.word	0x0800b277
 800b17c:	0800b277 	.word	0x0800b277
 800b180:	0800b277 	.word	0x0800b277
 800b184:	0800b277 	.word	0x0800b277
 800b188:	0800b277 	.word	0x0800b277
 800b18c:	0800b277 	.word	0x0800b277
 800b190:	0800b277 	.word	0x0800b277
 800b194:	0800b277 	.word	0x0800b277
 800b198:	0800b277 	.word	0x0800b277
 800b19c:	0800b277 	.word	0x0800b277
 800b1a0:	0800b277 	.word	0x0800b277
 800b1a4:	0800b277 	.word	0x0800b277
 800b1a8:	0800b277 	.word	0x0800b277
 800b1ac:	0800b277 	.word	0x0800b277
 800b1b0:	0800b277 	.word	0x0800b277
 800b1b4:	0800b277 	.word	0x0800b277
 800b1b8:	0800b1c9 	.word	0x0800b1c9
 800b1bc:	0800b23f 	.word	0x0800b23f
 800b1c0:	0800b277 	.word	0x0800b277
 800b1c4:	0800b277 	.word	0x0800b277
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	 //I was missing this part
    		  baudrate = 115200;
 800b1c8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800b1cc:	617b      	str	r3, [r7, #20]
    		  pbuf[0] = (uint8_t)(baudrate);
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	b2da      	uxtb	r2, r3
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	701a      	strb	r2, [r3, #0]
    		  pbuf[1] = (uint8_t)(baudrate >> 8);
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	121a      	asrs	r2, r3, #8
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	3301      	adds	r3, #1
 800b1de:	b2d2      	uxtb	r2, r2
 800b1e0:	701a      	strb	r2, [r3, #0]
    		  pbuf[2] = (uint8_t)(baudrate >> 16);
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	141a      	asrs	r2, r3, #16
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	3302      	adds	r3, #2
 800b1ea:	b2d2      	uxtb	r2, r2
 800b1ec:	701a      	strb	r2, [r3, #0]
    		  pbuf[3] = (uint8_t)(baudrate >> 24);
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	161a      	asrs	r2, r3, #24
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	3303      	adds	r3, #3
 800b1f6:	b2d2      	uxtb	r2, r2
 800b1f8:	701a      	strb	r2, [r3, #0]
    		  pbuf[4] = 0;
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	3304      	adds	r3, #4
 800b1fe:	2200      	movs	r2, #0
 800b200:	701a      	strb	r2, [r3, #0]
    		  pbuf[5] = 0;
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	3305      	adds	r3, #5
 800b206:	2200      	movs	r2, #0
 800b208:	701a      	strb	r2, [r3, #0]
    		  pbuf[6] = 8;
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	3306      	adds	r3, #6
 800b20e:	2208      	movs	r2, #8
 800b210:	701a      	strb	r2, [r3, #0]
    		  tempbuf[0] = pbuf[0];
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	733b      	strb	r3, [r7, #12]
    		    	tempbuf[1] = pbuf[1];
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	785b      	ldrb	r3, [r3, #1]
 800b21c:	737b      	strb	r3, [r7, #13]
    		    	tempbuf[2] = pbuf[2];
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	789b      	ldrb	r3, [r3, #2]
 800b222:	73bb      	strb	r3, [r7, #14]
    		    	tempbuf[3] = pbuf[3];
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	78db      	ldrb	r3, [r3, #3]
 800b228:	73fb      	strb	r3, [r7, #15]
    		    	tempbuf[4] = pbuf[4];
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	791b      	ldrb	r3, [r3, #4]
 800b22e:	743b      	strb	r3, [r7, #16]
    		    	tempbuf[5] = pbuf[5];
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	795b      	ldrb	r3, [r3, #5]
 800b234:	747b      	strb	r3, [r7, #17]
    		    	tempbuf[6] = pbuf[6];
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	799b      	ldrb	r3, [r3, #6]
 800b23a:	74bb      	strb	r3, [r7, #18]
    break;
 800b23c:	e01c      	b.n	800b278 <CDC_Control_FS+0x178>

    case CDC_GET_LINE_CODING:
    	pbuf[0] = tempbuf[0];
 800b23e:	7b3a      	ldrb	r2, [r7, #12]
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	701a      	strb	r2, [r3, #0]
      	pbuf[1] = tempbuf[1];
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	3301      	adds	r3, #1
 800b248:	7b7a      	ldrb	r2, [r7, #13]
 800b24a:	701a      	strb	r2, [r3, #0]
      	pbuf[2] = tempbuf[2];
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	3302      	adds	r3, #2
 800b250:	7bba      	ldrb	r2, [r7, #14]
 800b252:	701a      	strb	r2, [r3, #0]
      	pbuf[3] = tempbuf[3];
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	3303      	adds	r3, #3
 800b258:	7bfa      	ldrb	r2, [r7, #15]
 800b25a:	701a      	strb	r2, [r3, #0]
      	pbuf[4] = tempbuf[4];
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	3304      	adds	r3, #4
 800b260:	7c3a      	ldrb	r2, [r7, #16]
 800b262:	701a      	strb	r2, [r3, #0]
      	pbuf[5] = tempbuf[5];
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	3305      	adds	r3, #5
 800b268:	7c7a      	ldrb	r2, [r7, #17]
 800b26a:	701a      	strb	r2, [r3, #0]
      	pbuf[6] = tempbuf[6];
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	3306      	adds	r3, #6
 800b270:	7cba      	ldrb	r2, [r7, #18]
 800b272:	701a      	strb	r2, [r3, #0]
      	break;
 800b274:	e000      	b.n	800b278 <CDC_Control_FS+0x178>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b276:	bf00      	nop
  }

  return (USBD_OK);
 800b278:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	371c      	adds	r7, #28
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr
 800b286:	bf00      	nop
 800b288:	0800f610 	.word	0x0800f610

0800b28c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b084      	sub	sp, #16
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b296:	6879      	ldr	r1, [r7, #4]
 800b298:	4812      	ldr	r0, [pc, #72]	@ (800b2e4 <CDC_Receive_FS+0x58>)
 800b29a:	f7fe fb4f 	bl	800993c <USBD_CDC_SetRxBuffer>
  for( uint32_t i=0;i<* Len;i++)
 800b29e:	2300      	movs	r3, #0
 800b2a0:	60fb      	str	r3, [r7, #12]
 800b2a2:	e011      	b.n	800b2c8 <CDC_Receive_FS+0x3c>
   	{
   		commandBuffer.data[commandBuffer.idx]=Buf[i];
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	441a      	add	r2, r3
 800b2aa:	4b0f      	ldr	r3, [pc, #60]	@ (800b2e8 <CDC_Receive_FS+0x5c>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	7811      	ldrb	r1, [r2, #0]
 800b2b0:	4a0d      	ldr	r2, [pc, #52]	@ (800b2e8 <CDC_Receive_FS+0x5c>)
 800b2b2:	4413      	add	r3, r2
 800b2b4:	460a      	mov	r2, r1
 800b2b6:	711a      	strb	r2, [r3, #4]
   		commandBuffer.idx++;
 800b2b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b2e8 <CDC_Receive_FS+0x5c>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	3301      	adds	r3, #1
 800b2be:	4a0a      	ldr	r2, [pc, #40]	@ (800b2e8 <CDC_Receive_FS+0x5c>)
 800b2c0:	6013      	str	r3, [r2, #0]
  for( uint32_t i=0;i<* Len;i++)
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	60fb      	str	r3, [r7, #12]
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d3e8      	bcc.n	800b2a4 <CDC_Receive_FS+0x18>
   	}


  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b2d2:	4804      	ldr	r0, [pc, #16]	@ (800b2e4 <CDC_Receive_FS+0x58>)
 800b2d4:	f7fe fb90 	bl	80099f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b2d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3710      	adds	r7, #16
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	20000e54 	.word	0x20000e54
 800b2e8:	20001130 	.word	0x20001130

0800b2ec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
 800b2f4:	460b      	mov	r3, r1
 800b2f6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b2fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b334 <CDC_Transmit_FS+0x48>)
 800b2fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b302:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d001      	beq.n	800b312 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b30e:	2301      	movs	r3, #1
 800b310:	e00b      	b.n	800b32a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b312:	887b      	ldrh	r3, [r7, #2]
 800b314:	461a      	mov	r2, r3
 800b316:	6879      	ldr	r1, [r7, #4]
 800b318:	4806      	ldr	r0, [pc, #24]	@ (800b334 <CDC_Transmit_FS+0x48>)
 800b31a:	f7fe faed 	bl	80098f8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b31e:	4805      	ldr	r0, [pc, #20]	@ (800b334 <CDC_Transmit_FS+0x48>)
 800b320:	f7fe fb2a 	bl	8009978 <USBD_CDC_TransmitPacket>
 800b324:	4603      	mov	r3, r0
 800b326:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b328:	7bfb      	ldrb	r3, [r7, #15]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	20000e54 	.word	0x20000e54

0800b338 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b338:	b480      	push	{r7}
 800b33a:	b087      	sub	sp, #28
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	4613      	mov	r3, r2
 800b344:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b346:	2300      	movs	r3, #0
 800b348:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b34a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b34e:	4618      	mov	r0, r3
 800b350:	371c      	adds	r7, #28
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr
	...

0800b35c <trcCDCReceive>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
/* The READ function, used in trcStreamingPort.h */
int32_t trcCDCReceive(uint8_t *data)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]


	if(commandBuffer.idx>0)
 800b364:	4b0b      	ldr	r3, [pc, #44]	@ (800b394 <trcCDCReceive+0x38>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d00d      	beq.n	800b388 <trcCDCReceive+0x2c>
	{
		if (commandBuffer.idx>=9) // more than what is stored, number of bytes will be .idx
 800b36c:	4b09      	ldr	r3, [pc, #36]	@ (800b394 <trcCDCReceive+0x38>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	2b08      	cmp	r3, #8
 800b372:	d909      	bls.n	800b388 <trcCDCReceive+0x2c>
		{
			//memcpy(data,commandBuffer.data, commandBuffer.idx);
			memcpy(data,commandBuffer.data, 9);
 800b374:	2209      	movs	r2, #9
 800b376:	4908      	ldr	r1, [pc, #32]	@ (800b398 <trcCDCReceive+0x3c>)
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f001 fa48 	bl	800c80e <memcpy>
			commandBuffer.idx=0; // Make the buffer ready for a new command
 800b37e:	4b05      	ldr	r3, [pc, #20]	@ (800b394 <trcCDCReceive+0x38>)
 800b380:	2200      	movs	r2, #0
 800b382:	601a      	str	r2, [r3, #0]
			return 1;
 800b384:	2301      	movs	r3, #1
 800b386:	e000      	b.n	800b38a <trcCDCReceive+0x2e>
		}

	}

	return 0;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop
 800b394:	20001130 	.word	0x20001130
 800b398:	20001134 	.word	0x20001134

0800b39c <trcCDCTransmit>:

/* The WRITE function, used in trcStreamingPort.h */
int32_t trcCDCTransmit(uint8_t *data, uint32_t size )
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b084      	sub	sp, #16
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
	int32_t result;
	result=CDC_Transmit_FS(data, size);
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f7ff ff9d 	bl	800b2ec <CDC_Transmit_FS>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	60fb      	str	r3, [r7, #12]


	/* Return value should be 0 on success (not sure what the value of USBD_OK is) */
	if (result == USBD_OK)
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <trcCDCTransmit+0x24>
		return 0;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	e001      	b.n	800b3c4 <trcCDCTransmit+0x28>
	else
		return -1;
 800b3c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3710      	adds	r7, #16
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	6039      	str	r1, [r7, #0]
 800b3d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	2212      	movs	r2, #18
 800b3dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b3de:	4b03      	ldr	r3, [pc, #12]	@ (800b3ec <USBD_FS_DeviceDescriptor+0x20>)
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	20000110 	.word	0x20000110

0800b3f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b083      	sub	sp, #12
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	6039      	str	r1, [r7, #0]
 800b3fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	2204      	movs	r2, #4
 800b400:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b402:	4b03      	ldr	r3, [pc, #12]	@ (800b410 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b404:	4618      	mov	r0, r3
 800b406:	370c      	adds	r7, #12
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr
 800b410:	20000124 	.word	0x20000124

0800b414 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
 800b41a:	4603      	mov	r3, r0
 800b41c:	6039      	str	r1, [r7, #0]
 800b41e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b420:	79fb      	ldrb	r3, [r7, #7]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d105      	bne.n	800b432 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b426:	683a      	ldr	r2, [r7, #0]
 800b428:	4907      	ldr	r1, [pc, #28]	@ (800b448 <USBD_FS_ProductStrDescriptor+0x34>)
 800b42a:	4808      	ldr	r0, [pc, #32]	@ (800b44c <USBD_FS_ProductStrDescriptor+0x38>)
 800b42c:	f7ff fd30 	bl	800ae90 <USBD_GetString>
 800b430:	e004      	b.n	800b43c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b432:	683a      	ldr	r2, [r7, #0]
 800b434:	4904      	ldr	r1, [pc, #16]	@ (800b448 <USBD_FS_ProductStrDescriptor+0x34>)
 800b436:	4805      	ldr	r0, [pc, #20]	@ (800b44c <USBD_FS_ProductStrDescriptor+0x38>)
 800b438:	f7ff fd2a 	bl	800ae90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b43c:	4b02      	ldr	r3, [pc, #8]	@ (800b448 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3708      	adds	r7, #8
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	20002174 	.word	0x20002174
 800b44c:	0800f618 	.word	0x0800f618

0800b450 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
 800b456:	4603      	mov	r3, r0
 800b458:	6039      	str	r1, [r7, #0]
 800b45a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b45c:	683a      	ldr	r2, [r7, #0]
 800b45e:	4904      	ldr	r1, [pc, #16]	@ (800b470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b460:	4804      	ldr	r0, [pc, #16]	@ (800b474 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b462:	f7ff fd15 	bl	800ae90 <USBD_GetString>
  return USBD_StrDesc;
 800b466:	4b02      	ldr	r3, [pc, #8]	@ (800b470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3708      	adds	r7, #8
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}
 800b470:	20002174 	.word	0x20002174
 800b474:	0800f630 	.word	0x0800f630

0800b478 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	4603      	mov	r3, r0
 800b480:	6039      	str	r1, [r7, #0]
 800b482:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	221a      	movs	r2, #26
 800b488:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b48a:	f000 f843 	bl	800b514 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b48e:	4b02      	ldr	r3, [pc, #8]	@ (800b498 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b490:	4618      	mov	r0, r3
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}
 800b498:	20000128 	.word	0x20000128

0800b49c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	6039      	str	r1, [r7, #0]
 800b4a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b4a8:	79fb      	ldrb	r3, [r7, #7]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d105      	bne.n	800b4ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b4ae:	683a      	ldr	r2, [r7, #0]
 800b4b0:	4907      	ldr	r1, [pc, #28]	@ (800b4d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b4b2:	4808      	ldr	r0, [pc, #32]	@ (800b4d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b4b4:	f7ff fcec 	bl	800ae90 <USBD_GetString>
 800b4b8:	e004      	b.n	800b4c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	4904      	ldr	r1, [pc, #16]	@ (800b4d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b4be:	4805      	ldr	r0, [pc, #20]	@ (800b4d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b4c0:	f7ff fce6 	bl	800ae90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4c4:	4b02      	ldr	r3, [pc, #8]	@ (800b4d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3708      	adds	r7, #8
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	20002174 	.word	0x20002174
 800b4d4:	0800f644 	.word	0x0800f644

0800b4d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b082      	sub	sp, #8
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	4603      	mov	r3, r0
 800b4e0:	6039      	str	r1, [r7, #0]
 800b4e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4e4:	79fb      	ldrb	r3, [r7, #7]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d105      	bne.n	800b4f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b4ea:	683a      	ldr	r2, [r7, #0]
 800b4ec:	4907      	ldr	r1, [pc, #28]	@ (800b50c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b4ee:	4808      	ldr	r0, [pc, #32]	@ (800b510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b4f0:	f7ff fcce 	bl	800ae90 <USBD_GetString>
 800b4f4:	e004      	b.n	800b500 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	4904      	ldr	r1, [pc, #16]	@ (800b50c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b4fa:	4805      	ldr	r0, [pc, #20]	@ (800b510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b4fc:	f7ff fcc8 	bl	800ae90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b500:	4b02      	ldr	r3, [pc, #8]	@ (800b50c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b502:	4618      	mov	r0, r3
 800b504:	3708      	adds	r7, #8
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	20002174 	.word	0x20002174
 800b510:	0800f650 	.word	0x0800f650

0800b514 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b084      	sub	sp, #16
 800b518:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b51a:	4b0f      	ldr	r3, [pc, #60]	@ (800b558 <Get_SerialNum+0x44>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b520:	4b0e      	ldr	r3, [pc, #56]	@ (800b55c <Get_SerialNum+0x48>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b526:	4b0e      	ldr	r3, [pc, #56]	@ (800b560 <Get_SerialNum+0x4c>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b52c:	68fa      	ldr	r2, [r7, #12]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	4413      	add	r3, r2
 800b532:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d009      	beq.n	800b54e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b53a:	2208      	movs	r2, #8
 800b53c:	4909      	ldr	r1, [pc, #36]	@ (800b564 <Get_SerialNum+0x50>)
 800b53e:	68f8      	ldr	r0, [r7, #12]
 800b540:	f000 f814 	bl	800b56c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b544:	2204      	movs	r2, #4
 800b546:	4908      	ldr	r1, [pc, #32]	@ (800b568 <Get_SerialNum+0x54>)
 800b548:	68b8      	ldr	r0, [r7, #8]
 800b54a:	f000 f80f 	bl	800b56c <IntToUnicode>
  }
}
 800b54e:	bf00      	nop
 800b550:	3710      	adds	r7, #16
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
 800b556:	bf00      	nop
 800b558:	1fff7a10 	.word	0x1fff7a10
 800b55c:	1fff7a14 	.word	0x1fff7a14
 800b560:	1fff7a18 	.word	0x1fff7a18
 800b564:	2000012a 	.word	0x2000012a
 800b568:	2000013a 	.word	0x2000013a

0800b56c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b087      	sub	sp, #28
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	4613      	mov	r3, r2
 800b578:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b57a:	2300      	movs	r3, #0
 800b57c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b57e:	2300      	movs	r3, #0
 800b580:	75fb      	strb	r3, [r7, #23]
 800b582:	e027      	b.n	800b5d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	0f1b      	lsrs	r3, r3, #28
 800b588:	2b09      	cmp	r3, #9
 800b58a:	d80b      	bhi.n	800b5a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	0f1b      	lsrs	r3, r3, #28
 800b590:	b2da      	uxtb	r2, r3
 800b592:	7dfb      	ldrb	r3, [r7, #23]
 800b594:	005b      	lsls	r3, r3, #1
 800b596:	4619      	mov	r1, r3
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	440b      	add	r3, r1
 800b59c:	3230      	adds	r2, #48	@ 0x30
 800b59e:	b2d2      	uxtb	r2, r2
 800b5a0:	701a      	strb	r2, [r3, #0]
 800b5a2:	e00a      	b.n	800b5ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	0f1b      	lsrs	r3, r3, #28
 800b5a8:	b2da      	uxtb	r2, r3
 800b5aa:	7dfb      	ldrb	r3, [r7, #23]
 800b5ac:	005b      	lsls	r3, r3, #1
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	440b      	add	r3, r1
 800b5b4:	3237      	adds	r2, #55	@ 0x37
 800b5b6:	b2d2      	uxtb	r2, r2
 800b5b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	011b      	lsls	r3, r3, #4
 800b5be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b5c0:	7dfb      	ldrb	r3, [r7, #23]
 800b5c2:	005b      	lsls	r3, r3, #1
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	68ba      	ldr	r2, [r7, #8]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b5ce:	7dfb      	ldrb	r3, [r7, #23]
 800b5d0:	3301      	adds	r3, #1
 800b5d2:	75fb      	strb	r3, [r7, #23]
 800b5d4:	7dfa      	ldrb	r2, [r7, #23]
 800b5d6:	79fb      	ldrb	r3, [r7, #7]
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d3d3      	bcc.n	800b584 <IntToUnicode+0x18>
  }
}
 800b5dc:	bf00      	nop
 800b5de:	bf00      	nop
 800b5e0:	371c      	adds	r7, #28
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e8:	4770      	bx	lr
	...

0800b5ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b08a      	sub	sp, #40	@ 0x28
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b5f4:	f107 0314 	add.w	r3, r7, #20
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	601a      	str	r2, [r3, #0]
 800b5fc:	605a      	str	r2, [r3, #4]
 800b5fe:	609a      	str	r2, [r3, #8]
 800b600:	60da      	str	r2, [r3, #12]
 800b602:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b60c:	d13a      	bne.n	800b684 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b60e:	2300      	movs	r3, #0
 800b610:	613b      	str	r3, [r7, #16]
 800b612:	4b1e      	ldr	r3, [pc, #120]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b616:	4a1d      	ldr	r2, [pc, #116]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b618:	f043 0301 	orr.w	r3, r3, #1
 800b61c:	6313      	str	r3, [r2, #48]	@ 0x30
 800b61e:	4b1b      	ldr	r3, [pc, #108]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b622:	f003 0301 	and.w	r3, r3, #1
 800b626:	613b      	str	r3, [r7, #16]
 800b628:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b62a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b62e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b630:	2302      	movs	r3, #2
 800b632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b634:	2300      	movs	r3, #0
 800b636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b638:	2303      	movs	r3, #3
 800b63a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b63c:	230a      	movs	r3, #10
 800b63e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b640:	f107 0314 	add.w	r3, r7, #20
 800b644:	4619      	mov	r1, r3
 800b646:	4812      	ldr	r0, [pc, #72]	@ (800b690 <HAL_PCD_MspInit+0xa4>)
 800b648:	f7f8 ff46 	bl	80044d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b64c:	4b0f      	ldr	r3, [pc, #60]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b64e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b650:	4a0e      	ldr	r2, [pc, #56]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b656:	6353      	str	r3, [r2, #52]	@ 0x34
 800b658:	2300      	movs	r3, #0
 800b65a:	60fb      	str	r3, [r7, #12]
 800b65c:	4b0b      	ldr	r3, [pc, #44]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b65e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b660:	4a0a      	ldr	r2, [pc, #40]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b662:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b666:	6453      	str	r3, [r2, #68]	@ 0x44
 800b668:	4b08      	ldr	r3, [pc, #32]	@ (800b68c <HAL_PCD_MspInit+0xa0>)
 800b66a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b66c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b670:	60fb      	str	r3, [r7, #12]
 800b672:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b674:	2200      	movs	r2, #0
 800b676:	2100      	movs	r1, #0
 800b678:	2043      	movs	r0, #67	@ 0x43
 800b67a:	f7f8 fa8a 	bl	8003b92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b67e:	2043      	movs	r0, #67	@ 0x43
 800b680:	f7f8 faa3 	bl	8003bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b684:	bf00      	nop
 800b686:	3728      	adds	r7, #40	@ 0x28
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}
 800b68c:	40023800 	.word	0x40023800
 800b690:	40020000 	.word	0x40020000

0800b694 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b082      	sub	sp, #8
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	4610      	mov	r0, r2
 800b6ac:	f7fe fa8d 	bl	8009bca <USBD_LL_SetupStage>
}
 800b6b0:	bf00      	nop
 800b6b2:	3708      	adds	r7, #8
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b6ca:	78fa      	ldrb	r2, [r7, #3]
 800b6cc:	6879      	ldr	r1, [r7, #4]
 800b6ce:	4613      	mov	r3, r2
 800b6d0:	00db      	lsls	r3, r3, #3
 800b6d2:	4413      	add	r3, r2
 800b6d4:	009b      	lsls	r3, r3, #2
 800b6d6:	440b      	add	r3, r1
 800b6d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b6dc:	681a      	ldr	r2, [r3, #0]
 800b6de:	78fb      	ldrb	r3, [r7, #3]
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	f7fe fac7 	bl	8009c74 <USBD_LL_DataOutStage>
}
 800b6e6:	bf00      	nop
 800b6e8:	3708      	adds	r7, #8
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}

0800b6ee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b082      	sub	sp, #8
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b700:	78fa      	ldrb	r2, [r7, #3]
 800b702:	6879      	ldr	r1, [r7, #4]
 800b704:	4613      	mov	r3, r2
 800b706:	00db      	lsls	r3, r3, #3
 800b708:	4413      	add	r3, r2
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	440b      	add	r3, r1
 800b70e:	3320      	adds	r3, #32
 800b710:	681a      	ldr	r2, [r3, #0]
 800b712:	78fb      	ldrb	r3, [r7, #3]
 800b714:	4619      	mov	r1, r3
 800b716:	f7fe fb60 	bl	8009dda <USBD_LL_DataInStage>
}
 800b71a:	bf00      	nop
 800b71c:	3708      	adds	r7, #8
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}

0800b722 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b722:	b580      	push	{r7, lr}
 800b724:	b082      	sub	sp, #8
 800b726:	af00      	add	r7, sp, #0
 800b728:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b730:	4618      	mov	r0, r3
 800b732:	f7fe fc9a 	bl	800a06a <USBD_LL_SOF>
}
 800b736:	bf00      	nop
 800b738:	3708      	adds	r7, #8
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}

0800b73e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b73e:	b580      	push	{r7, lr}
 800b740:	b084      	sub	sp, #16
 800b742:	af00      	add	r7, sp, #0
 800b744:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b746:	2301      	movs	r3, #1
 800b748:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	79db      	ldrb	r3, [r3, #7]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d102      	bne.n	800b758 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b752:	2300      	movs	r3, #0
 800b754:	73fb      	strb	r3, [r7, #15]
 800b756:	e008      	b.n	800b76a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	79db      	ldrb	r3, [r3, #7]
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	d102      	bne.n	800b766 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b760:	2301      	movs	r3, #1
 800b762:	73fb      	strb	r3, [r7, #15]
 800b764:	e001      	b.n	800b76a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b766:	f7f6 ffdb 	bl	8002720 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b770:	7bfa      	ldrb	r2, [r7, #15]
 800b772:	4611      	mov	r1, r2
 800b774:	4618      	mov	r0, r3
 800b776:	f7fe fc34 	bl	8009fe2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b780:	4618      	mov	r0, r3
 800b782:	f7fe fbdc 	bl	8009f3e <USBD_LL_Reset>
}
 800b786:	bf00      	nop
 800b788:	3710      	adds	r7, #16
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}
	...

0800b790 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b082      	sub	sp, #8
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f7fe fc2f 	bl	800a002 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	687a      	ldr	r2, [r7, #4]
 800b7b0:	6812      	ldr	r2, [r2, #0]
 800b7b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b7b6:	f043 0301 	orr.w	r3, r3, #1
 800b7ba:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	7adb      	ldrb	r3, [r3, #11]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d005      	beq.n	800b7d0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b7c4:	4b04      	ldr	r3, [pc, #16]	@ (800b7d8 <HAL_PCD_SuspendCallback+0x48>)
 800b7c6:	691b      	ldr	r3, [r3, #16]
 800b7c8:	4a03      	ldr	r2, [pc, #12]	@ (800b7d8 <HAL_PCD_SuspendCallback+0x48>)
 800b7ca:	f043 0306 	orr.w	r3, r3, #6
 800b7ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b7d0:	bf00      	nop
 800b7d2:	3708      	adds	r7, #8
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}
 800b7d8:	e000ed00 	.word	0xe000ed00

0800b7dc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b082      	sub	sp, #8
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	f7fe fc25 	bl	800a03a <USBD_LL_Resume>
}
 800b7f0:	bf00      	nop
 800b7f2:	3708      	adds	r7, #8
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
 800b800:	460b      	mov	r3, r1
 800b802:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b80a:	78fa      	ldrb	r2, [r7, #3]
 800b80c:	4611      	mov	r1, r2
 800b80e:	4618      	mov	r0, r3
 800b810:	f7fe fc7d 	bl	800a10e <USBD_LL_IsoOUTIncomplete>
}
 800b814:	bf00      	nop
 800b816:	3708      	adds	r7, #8
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}

0800b81c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b082      	sub	sp, #8
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
 800b824:	460b      	mov	r3, r1
 800b826:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b82e:	78fa      	ldrb	r2, [r7, #3]
 800b830:	4611      	mov	r1, r2
 800b832:	4618      	mov	r0, r3
 800b834:	f7fe fc39 	bl	800a0aa <USBD_LL_IsoINIncomplete>
}
 800b838:	bf00      	nop
 800b83a:	3708      	adds	r7, #8
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b84e:	4618      	mov	r0, r3
 800b850:	f7fe fc8f 	bl	800a172 <USBD_LL_DevConnected>
}
 800b854:	bf00      	nop
 800b856:	3708      	adds	r7, #8
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}

0800b85c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b082      	sub	sp, #8
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b86a:	4618      	mov	r0, r3
 800b86c:	f7fe fc8c 	bl	800a188 <USBD_LL_DevDisconnected>
}
 800b870:	bf00      	nop
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	781b      	ldrb	r3, [r3, #0]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d13c      	bne.n	800b902 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b888:	4a20      	ldr	r2, [pc, #128]	@ (800b90c <USBD_LL_Init+0x94>)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	4a1e      	ldr	r2, [pc, #120]	@ (800b90c <USBD_LL_Init+0x94>)
 800b894:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b898:	4b1c      	ldr	r3, [pc, #112]	@ (800b90c <USBD_LL_Init+0x94>)
 800b89a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b89e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b8a0:	4b1a      	ldr	r3, [pc, #104]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8a2:	2204      	movs	r2, #4
 800b8a4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b8a6:	4b19      	ldr	r3, [pc, #100]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8a8:	2202      	movs	r2, #2
 800b8aa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b8ac:	4b17      	ldr	r3, [pc, #92]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b8b2:	4b16      	ldr	r3, [pc, #88]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8b4:	2202      	movs	r2, #2
 800b8b6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b8b8:	4b14      	ldr	r3, [pc, #80]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b8be:	4b13      	ldr	r3, [pc, #76]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b8c4:	4b11      	ldr	r3, [pc, #68]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b8ca:	4b10      	ldr	r3, [pc, #64]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b8d0:	4b0e      	ldr	r3, [pc, #56]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b8d6:	480d      	ldr	r0, [pc, #52]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8d8:	f7f8 ffcb 	bl	8004872 <HAL_PCD_Init>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d001      	beq.n	800b8e6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b8e2:	f7f6 ff1d 	bl	8002720 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b8e6:	2180      	movs	r1, #128	@ 0x80
 800b8e8:	4808      	ldr	r0, [pc, #32]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8ea:	f7fa f9f8 	bl	8005cde <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b8ee:	2240      	movs	r2, #64	@ 0x40
 800b8f0:	2100      	movs	r1, #0
 800b8f2:	4806      	ldr	r0, [pc, #24]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8f4:	f7fa f9ac 	bl	8005c50 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b8f8:	2280      	movs	r2, #128	@ 0x80
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	4803      	ldr	r0, [pc, #12]	@ (800b90c <USBD_LL_Init+0x94>)
 800b8fe:	f7fa f9a7 	bl	8005c50 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b902:	2300      	movs	r3, #0
}
 800b904:	4618      	mov	r0, r3
 800b906:	3708      	adds	r7, #8
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	20002374 	.word	0x20002374

0800b910 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b918:	2300      	movs	r3, #0
 800b91a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b91c:	2300      	movs	r3, #0
 800b91e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b926:	4618      	mov	r0, r3
 800b928:	f7f9 f8b2 	bl	8004a90 <HAL_PCD_Start>
 800b92c:	4603      	mov	r3, r0
 800b92e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b930:	7bfb      	ldrb	r3, [r7, #15]
 800b932:	4618      	mov	r0, r3
 800b934:	f000 f942 	bl	800bbbc <USBD_Get_USB_Status>
 800b938:	4603      	mov	r3, r0
 800b93a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b93c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3710      	adds	r7, #16
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}

0800b946 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b946:	b580      	push	{r7, lr}
 800b948:	b084      	sub	sp, #16
 800b94a:	af00      	add	r7, sp, #0
 800b94c:	6078      	str	r0, [r7, #4]
 800b94e:	4608      	mov	r0, r1
 800b950:	4611      	mov	r1, r2
 800b952:	461a      	mov	r2, r3
 800b954:	4603      	mov	r3, r0
 800b956:	70fb      	strb	r3, [r7, #3]
 800b958:	460b      	mov	r3, r1
 800b95a:	70bb      	strb	r3, [r7, #2]
 800b95c:	4613      	mov	r3, r2
 800b95e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b960:	2300      	movs	r3, #0
 800b962:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b964:	2300      	movs	r3, #0
 800b966:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b96e:	78bb      	ldrb	r3, [r7, #2]
 800b970:	883a      	ldrh	r2, [r7, #0]
 800b972:	78f9      	ldrb	r1, [r7, #3]
 800b974:	f7f9 fd86 	bl	8005484 <HAL_PCD_EP_Open>
 800b978:	4603      	mov	r3, r0
 800b97a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b97c:	7bfb      	ldrb	r3, [r7, #15]
 800b97e:	4618      	mov	r0, r3
 800b980:	f000 f91c 	bl	800bbbc <USBD_Get_USB_Status>
 800b984:	4603      	mov	r3, r0
 800b986:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b988:	7bbb      	ldrb	r3, [r7, #14]
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3710      	adds	r7, #16
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}

0800b992 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	b084      	sub	sp, #16
 800b996:	af00      	add	r7, sp, #0
 800b998:	6078      	str	r0, [r7, #4]
 800b99a:	460b      	mov	r3, r1
 800b99c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b9ac:	78fa      	ldrb	r2, [r7, #3]
 800b9ae:	4611      	mov	r1, r2
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f7f9 fdd1 	bl	8005558 <HAL_PCD_EP_Close>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f000 f8fd 	bl	800bbbc <USBD_Get_USB_Status>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3710      	adds	r7, #16
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b084      	sub	sp, #16
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
 800b9d8:	460b      	mov	r3, r1
 800b9da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b9ea:	78fa      	ldrb	r2, [r7, #3]
 800b9ec:	4611      	mov	r1, r2
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7f9 fe89 	bl	8005706 <HAL_PCD_EP_SetStall>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9f8:	7bfb      	ldrb	r3, [r7, #15]
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f000 f8de 	bl	800bbbc <USBD_Get_USB_Status>
 800ba00:	4603      	mov	r3, r0
 800ba02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba04:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3710      	adds	r7, #16
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}

0800ba0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba0e:	b580      	push	{r7, lr}
 800ba10:	b084      	sub	sp, #16
 800ba12:	af00      	add	r7, sp, #0
 800ba14:	6078      	str	r0, [r7, #4]
 800ba16:	460b      	mov	r3, r1
 800ba18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba28:	78fa      	ldrb	r2, [r7, #3]
 800ba2a:	4611      	mov	r1, r2
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f7f9 fecd 	bl	80057cc <HAL_PCD_EP_ClrStall>
 800ba32:	4603      	mov	r3, r0
 800ba34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f000 f8bf 	bl	800bbbc <USBD_Get_USB_Status>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba42:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3710      	adds	r7, #16
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b085      	sub	sp, #20
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	460b      	mov	r3, r1
 800ba56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ba60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	da0b      	bge.n	800ba80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ba68:	78fb      	ldrb	r3, [r7, #3]
 800ba6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba6e:	68f9      	ldr	r1, [r7, #12]
 800ba70:	4613      	mov	r3, r2
 800ba72:	00db      	lsls	r3, r3, #3
 800ba74:	4413      	add	r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	440b      	add	r3, r1
 800ba7a:	3316      	adds	r3, #22
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	e00b      	b.n	800ba98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ba80:	78fb      	ldrb	r3, [r7, #3]
 800ba82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba86:	68f9      	ldr	r1, [r7, #12]
 800ba88:	4613      	mov	r3, r2
 800ba8a:	00db      	lsls	r3, r3, #3
 800ba8c:	4413      	add	r3, r2
 800ba8e:	009b      	lsls	r3, r3, #2
 800ba90:	440b      	add	r3, r1
 800ba92:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ba96:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3714      	adds	r7, #20
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa2:	4770      	bx	lr

0800baa4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b084      	sub	sp, #16
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
 800baac:	460b      	mov	r3, r1
 800baae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bab0:	2300      	movs	r3, #0
 800bab2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bab4:	2300      	movs	r3, #0
 800bab6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800babe:	78fa      	ldrb	r2, [r7, #3]
 800bac0:	4611      	mov	r1, r2
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7f9 fcba 	bl	800543c <HAL_PCD_SetAddress>
 800bac8:	4603      	mov	r3, r0
 800baca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bacc:	7bfb      	ldrb	r3, [r7, #15]
 800bace:	4618      	mov	r0, r3
 800bad0:	f000 f874 	bl	800bbbc <USBD_Get_USB_Status>
 800bad4:	4603      	mov	r3, r0
 800bad6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bad8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bada:	4618      	mov	r0, r3
 800badc:	3710      	adds	r7, #16
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}

0800bae2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bae2:	b580      	push	{r7, lr}
 800bae4:	b086      	sub	sp, #24
 800bae6:	af00      	add	r7, sp, #0
 800bae8:	60f8      	str	r0, [r7, #12]
 800baea:	607a      	str	r2, [r7, #4]
 800baec:	603b      	str	r3, [r7, #0]
 800baee:	460b      	mov	r3, r1
 800baf0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800baf2:	2300      	movs	r3, #0
 800baf4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800baf6:	2300      	movs	r3, #0
 800baf8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb00:	7af9      	ldrb	r1, [r7, #11]
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	f7f9 fdc4 	bl	8005692 <HAL_PCD_EP_Transmit>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb0e:	7dfb      	ldrb	r3, [r7, #23]
 800bb10:	4618      	mov	r0, r3
 800bb12:	f000 f853 	bl	800bbbc <USBD_Get_USB_Status>
 800bb16:	4603      	mov	r3, r0
 800bb18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb1a:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3718      	adds	r7, #24
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b086      	sub	sp, #24
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	60f8      	str	r0, [r7, #12]
 800bb2c:	607a      	str	r2, [r7, #4]
 800bb2e:	603b      	str	r3, [r7, #0]
 800bb30:	460b      	mov	r3, r1
 800bb32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb34:	2300      	movs	r3, #0
 800bb36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb42:	7af9      	ldrb	r1, [r7, #11]
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	f7f9 fd50 	bl	80055ec <HAL_PCD_EP_Receive>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb50:	7dfb      	ldrb	r3, [r7, #23]
 800bb52:	4618      	mov	r0, r3
 800bb54:	f000 f832 	bl	800bbbc <USBD_Get_USB_Status>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb5c:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3718      	adds	r7, #24
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}

0800bb66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb66:	b580      	push	{r7, lr}
 800bb68:	b082      	sub	sp, #8
 800bb6a:	af00      	add	r7, sp, #0
 800bb6c:	6078      	str	r0, [r7, #4]
 800bb6e:	460b      	mov	r3, r1
 800bb70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb78:	78fa      	ldrb	r2, [r7, #3]
 800bb7a:	4611      	mov	r1, r2
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f7f9 fd70 	bl	8005662 <HAL_PCD_EP_GetRxCount>
 800bb82:	4603      	mov	r3, r0
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3708      	adds	r7, #8
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b083      	sub	sp, #12
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bb94:	4b03      	ldr	r3, [pc, #12]	@ (800bba4 <USBD_static_malloc+0x18>)
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	370c      	adds	r7, #12
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba0:	4770      	bx	lr
 800bba2:	bf00      	nop
 800bba4:	20002858 	.word	0x20002858

0800bba8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bba8:	b480      	push	{r7}
 800bbaa:	b083      	sub	sp, #12
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]

}
 800bbb0:	bf00      	nop
 800bbb2:	370c      	adds	r7, #12
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbba:	4770      	bx	lr

0800bbbc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b085      	sub	sp, #20
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bbca:	79fb      	ldrb	r3, [r7, #7]
 800bbcc:	2b03      	cmp	r3, #3
 800bbce:	d817      	bhi.n	800bc00 <USBD_Get_USB_Status+0x44>
 800bbd0:	a201      	add	r2, pc, #4	@ (adr r2, 800bbd8 <USBD_Get_USB_Status+0x1c>)
 800bbd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbd6:	bf00      	nop
 800bbd8:	0800bbe9 	.word	0x0800bbe9
 800bbdc:	0800bbef 	.word	0x0800bbef
 800bbe0:	0800bbf5 	.word	0x0800bbf5
 800bbe4:	0800bbfb 	.word	0x0800bbfb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	73fb      	strb	r3, [r7, #15]
    break;
 800bbec:	e00b      	b.n	800bc06 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bbee:	2303      	movs	r3, #3
 800bbf0:	73fb      	strb	r3, [r7, #15]
    break;
 800bbf2:	e008      	b.n	800bc06 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	73fb      	strb	r3, [r7, #15]
    break;
 800bbf8:	e005      	b.n	800bc06 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bbfa:	2303      	movs	r3, #3
 800bbfc:	73fb      	strb	r3, [r7, #15]
    break;
 800bbfe:	e002      	b.n	800bc06 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bc00:	2303      	movs	r3, #3
 800bc02:	73fb      	strb	r3, [r7, #15]
    break;
 800bc04:	bf00      	nop
  }
  return usb_status;
 800bc06:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3714      	adds	r7, #20
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr

0800bc14 <__cvt>:
 800bc14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc18:	ec57 6b10 	vmov	r6, r7, d0
 800bc1c:	2f00      	cmp	r7, #0
 800bc1e:	460c      	mov	r4, r1
 800bc20:	4619      	mov	r1, r3
 800bc22:	463b      	mov	r3, r7
 800bc24:	bfbb      	ittet	lt
 800bc26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bc2a:	461f      	movlt	r7, r3
 800bc2c:	2300      	movge	r3, #0
 800bc2e:	232d      	movlt	r3, #45	@ 0x2d
 800bc30:	700b      	strb	r3, [r1, #0]
 800bc32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bc38:	4691      	mov	r9, r2
 800bc3a:	f023 0820 	bic.w	r8, r3, #32
 800bc3e:	bfbc      	itt	lt
 800bc40:	4632      	movlt	r2, r6
 800bc42:	4616      	movlt	r6, r2
 800bc44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bc48:	d005      	beq.n	800bc56 <__cvt+0x42>
 800bc4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bc4e:	d100      	bne.n	800bc52 <__cvt+0x3e>
 800bc50:	3401      	adds	r4, #1
 800bc52:	2102      	movs	r1, #2
 800bc54:	e000      	b.n	800bc58 <__cvt+0x44>
 800bc56:	2103      	movs	r1, #3
 800bc58:	ab03      	add	r3, sp, #12
 800bc5a:	9301      	str	r3, [sp, #4]
 800bc5c:	ab02      	add	r3, sp, #8
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	ec47 6b10 	vmov	d0, r6, r7
 800bc64:	4653      	mov	r3, sl
 800bc66:	4622      	mov	r2, r4
 800bc68:	f000 fe6a 	bl	800c940 <_dtoa_r>
 800bc6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bc70:	4605      	mov	r5, r0
 800bc72:	d119      	bne.n	800bca8 <__cvt+0x94>
 800bc74:	f019 0f01 	tst.w	r9, #1
 800bc78:	d00e      	beq.n	800bc98 <__cvt+0x84>
 800bc7a:	eb00 0904 	add.w	r9, r0, r4
 800bc7e:	2200      	movs	r2, #0
 800bc80:	2300      	movs	r3, #0
 800bc82:	4630      	mov	r0, r6
 800bc84:	4639      	mov	r1, r7
 800bc86:	f7f4 ff1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc8a:	b108      	cbz	r0, 800bc90 <__cvt+0x7c>
 800bc8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bc90:	2230      	movs	r2, #48	@ 0x30
 800bc92:	9b03      	ldr	r3, [sp, #12]
 800bc94:	454b      	cmp	r3, r9
 800bc96:	d31e      	bcc.n	800bcd6 <__cvt+0xc2>
 800bc98:	9b03      	ldr	r3, [sp, #12]
 800bc9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc9c:	1b5b      	subs	r3, r3, r5
 800bc9e:	4628      	mov	r0, r5
 800bca0:	6013      	str	r3, [r2, #0]
 800bca2:	b004      	add	sp, #16
 800bca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bca8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bcac:	eb00 0904 	add.w	r9, r0, r4
 800bcb0:	d1e5      	bne.n	800bc7e <__cvt+0x6a>
 800bcb2:	7803      	ldrb	r3, [r0, #0]
 800bcb4:	2b30      	cmp	r3, #48	@ 0x30
 800bcb6:	d10a      	bne.n	800bcce <__cvt+0xba>
 800bcb8:	2200      	movs	r2, #0
 800bcba:	2300      	movs	r3, #0
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	4639      	mov	r1, r7
 800bcc0:	f7f4 ff02 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcc4:	b918      	cbnz	r0, 800bcce <__cvt+0xba>
 800bcc6:	f1c4 0401 	rsb	r4, r4, #1
 800bcca:	f8ca 4000 	str.w	r4, [sl]
 800bcce:	f8da 3000 	ldr.w	r3, [sl]
 800bcd2:	4499      	add	r9, r3
 800bcd4:	e7d3      	b.n	800bc7e <__cvt+0x6a>
 800bcd6:	1c59      	adds	r1, r3, #1
 800bcd8:	9103      	str	r1, [sp, #12]
 800bcda:	701a      	strb	r2, [r3, #0]
 800bcdc:	e7d9      	b.n	800bc92 <__cvt+0x7e>

0800bcde <__exponent>:
 800bcde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bce0:	2900      	cmp	r1, #0
 800bce2:	bfba      	itte	lt
 800bce4:	4249      	neglt	r1, r1
 800bce6:	232d      	movlt	r3, #45	@ 0x2d
 800bce8:	232b      	movge	r3, #43	@ 0x2b
 800bcea:	2909      	cmp	r1, #9
 800bcec:	7002      	strb	r2, [r0, #0]
 800bcee:	7043      	strb	r3, [r0, #1]
 800bcf0:	dd29      	ble.n	800bd46 <__exponent+0x68>
 800bcf2:	f10d 0307 	add.w	r3, sp, #7
 800bcf6:	461d      	mov	r5, r3
 800bcf8:	270a      	movs	r7, #10
 800bcfa:	461a      	mov	r2, r3
 800bcfc:	fbb1 f6f7 	udiv	r6, r1, r7
 800bd00:	fb07 1416 	mls	r4, r7, r6, r1
 800bd04:	3430      	adds	r4, #48	@ 0x30
 800bd06:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bd0a:	460c      	mov	r4, r1
 800bd0c:	2c63      	cmp	r4, #99	@ 0x63
 800bd0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800bd12:	4631      	mov	r1, r6
 800bd14:	dcf1      	bgt.n	800bcfa <__exponent+0x1c>
 800bd16:	3130      	adds	r1, #48	@ 0x30
 800bd18:	1e94      	subs	r4, r2, #2
 800bd1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bd1e:	1c41      	adds	r1, r0, #1
 800bd20:	4623      	mov	r3, r4
 800bd22:	42ab      	cmp	r3, r5
 800bd24:	d30a      	bcc.n	800bd3c <__exponent+0x5e>
 800bd26:	f10d 0309 	add.w	r3, sp, #9
 800bd2a:	1a9b      	subs	r3, r3, r2
 800bd2c:	42ac      	cmp	r4, r5
 800bd2e:	bf88      	it	hi
 800bd30:	2300      	movhi	r3, #0
 800bd32:	3302      	adds	r3, #2
 800bd34:	4403      	add	r3, r0
 800bd36:	1a18      	subs	r0, r3, r0
 800bd38:	b003      	add	sp, #12
 800bd3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bd40:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bd44:	e7ed      	b.n	800bd22 <__exponent+0x44>
 800bd46:	2330      	movs	r3, #48	@ 0x30
 800bd48:	3130      	adds	r1, #48	@ 0x30
 800bd4a:	7083      	strb	r3, [r0, #2]
 800bd4c:	70c1      	strb	r1, [r0, #3]
 800bd4e:	1d03      	adds	r3, r0, #4
 800bd50:	e7f1      	b.n	800bd36 <__exponent+0x58>
	...

0800bd54 <_printf_float>:
 800bd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd58:	b08d      	sub	sp, #52	@ 0x34
 800bd5a:	460c      	mov	r4, r1
 800bd5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bd60:	4616      	mov	r6, r2
 800bd62:	461f      	mov	r7, r3
 800bd64:	4605      	mov	r5, r0
 800bd66:	f000 fcdb 	bl	800c720 <_localeconv_r>
 800bd6a:	6803      	ldr	r3, [r0, #0]
 800bd6c:	9304      	str	r3, [sp, #16]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f7f4 fa7e 	bl	8000270 <strlen>
 800bd74:	2300      	movs	r3, #0
 800bd76:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd78:	f8d8 3000 	ldr.w	r3, [r8]
 800bd7c:	9005      	str	r0, [sp, #20]
 800bd7e:	3307      	adds	r3, #7
 800bd80:	f023 0307 	bic.w	r3, r3, #7
 800bd84:	f103 0208 	add.w	r2, r3, #8
 800bd88:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bd8c:	f8d4 b000 	ldr.w	fp, [r4]
 800bd90:	f8c8 2000 	str.w	r2, [r8]
 800bd94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bd9c:	9307      	str	r3, [sp, #28]
 800bd9e:	f8cd 8018 	str.w	r8, [sp, #24]
 800bda2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bda6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdaa:	4b9c      	ldr	r3, [pc, #624]	@ (800c01c <_printf_float+0x2c8>)
 800bdac:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb0:	f7f4 febc 	bl	8000b2c <__aeabi_dcmpun>
 800bdb4:	bb70      	cbnz	r0, 800be14 <_printf_float+0xc0>
 800bdb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdba:	4b98      	ldr	r3, [pc, #608]	@ (800c01c <_printf_float+0x2c8>)
 800bdbc:	f04f 32ff 	mov.w	r2, #4294967295
 800bdc0:	f7f4 fe96 	bl	8000af0 <__aeabi_dcmple>
 800bdc4:	bb30      	cbnz	r0, 800be14 <_printf_float+0xc0>
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	2300      	movs	r3, #0
 800bdca:	4640      	mov	r0, r8
 800bdcc:	4649      	mov	r1, r9
 800bdce:	f7f4 fe85 	bl	8000adc <__aeabi_dcmplt>
 800bdd2:	b110      	cbz	r0, 800bdda <_printf_float+0x86>
 800bdd4:	232d      	movs	r3, #45	@ 0x2d
 800bdd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdda:	4a91      	ldr	r2, [pc, #580]	@ (800c020 <_printf_float+0x2cc>)
 800bddc:	4b91      	ldr	r3, [pc, #580]	@ (800c024 <_printf_float+0x2d0>)
 800bdde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bde2:	bf94      	ite	ls
 800bde4:	4690      	movls	r8, r2
 800bde6:	4698      	movhi	r8, r3
 800bde8:	2303      	movs	r3, #3
 800bdea:	6123      	str	r3, [r4, #16]
 800bdec:	f02b 0304 	bic.w	r3, fp, #4
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	f04f 0900 	mov.w	r9, #0
 800bdf6:	9700      	str	r7, [sp, #0]
 800bdf8:	4633      	mov	r3, r6
 800bdfa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bdfc:	4621      	mov	r1, r4
 800bdfe:	4628      	mov	r0, r5
 800be00:	f000 f9d2 	bl	800c1a8 <_printf_common>
 800be04:	3001      	adds	r0, #1
 800be06:	f040 808d 	bne.w	800bf24 <_printf_float+0x1d0>
 800be0a:	f04f 30ff 	mov.w	r0, #4294967295
 800be0e:	b00d      	add	sp, #52	@ 0x34
 800be10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be14:	4642      	mov	r2, r8
 800be16:	464b      	mov	r3, r9
 800be18:	4640      	mov	r0, r8
 800be1a:	4649      	mov	r1, r9
 800be1c:	f7f4 fe86 	bl	8000b2c <__aeabi_dcmpun>
 800be20:	b140      	cbz	r0, 800be34 <_printf_float+0xe0>
 800be22:	464b      	mov	r3, r9
 800be24:	2b00      	cmp	r3, #0
 800be26:	bfbc      	itt	lt
 800be28:	232d      	movlt	r3, #45	@ 0x2d
 800be2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800be2e:	4a7e      	ldr	r2, [pc, #504]	@ (800c028 <_printf_float+0x2d4>)
 800be30:	4b7e      	ldr	r3, [pc, #504]	@ (800c02c <_printf_float+0x2d8>)
 800be32:	e7d4      	b.n	800bdde <_printf_float+0x8a>
 800be34:	6863      	ldr	r3, [r4, #4]
 800be36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800be3a:	9206      	str	r2, [sp, #24]
 800be3c:	1c5a      	adds	r2, r3, #1
 800be3e:	d13b      	bne.n	800beb8 <_printf_float+0x164>
 800be40:	2306      	movs	r3, #6
 800be42:	6063      	str	r3, [r4, #4]
 800be44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800be48:	2300      	movs	r3, #0
 800be4a:	6022      	str	r2, [r4, #0]
 800be4c:	9303      	str	r3, [sp, #12]
 800be4e:	ab0a      	add	r3, sp, #40	@ 0x28
 800be50:	e9cd a301 	strd	sl, r3, [sp, #4]
 800be54:	ab09      	add	r3, sp, #36	@ 0x24
 800be56:	9300      	str	r3, [sp, #0]
 800be58:	6861      	ldr	r1, [r4, #4]
 800be5a:	ec49 8b10 	vmov	d0, r8, r9
 800be5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800be62:	4628      	mov	r0, r5
 800be64:	f7ff fed6 	bl	800bc14 <__cvt>
 800be68:	9b06      	ldr	r3, [sp, #24]
 800be6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800be6c:	2b47      	cmp	r3, #71	@ 0x47
 800be6e:	4680      	mov	r8, r0
 800be70:	d129      	bne.n	800bec6 <_printf_float+0x172>
 800be72:	1cc8      	adds	r0, r1, #3
 800be74:	db02      	blt.n	800be7c <_printf_float+0x128>
 800be76:	6863      	ldr	r3, [r4, #4]
 800be78:	4299      	cmp	r1, r3
 800be7a:	dd41      	ble.n	800bf00 <_printf_float+0x1ac>
 800be7c:	f1aa 0a02 	sub.w	sl, sl, #2
 800be80:	fa5f fa8a 	uxtb.w	sl, sl
 800be84:	3901      	subs	r1, #1
 800be86:	4652      	mov	r2, sl
 800be88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800be8c:	9109      	str	r1, [sp, #36]	@ 0x24
 800be8e:	f7ff ff26 	bl	800bcde <__exponent>
 800be92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be94:	1813      	adds	r3, r2, r0
 800be96:	2a01      	cmp	r2, #1
 800be98:	4681      	mov	r9, r0
 800be9a:	6123      	str	r3, [r4, #16]
 800be9c:	dc02      	bgt.n	800bea4 <_printf_float+0x150>
 800be9e:	6822      	ldr	r2, [r4, #0]
 800bea0:	07d2      	lsls	r2, r2, #31
 800bea2:	d501      	bpl.n	800bea8 <_printf_float+0x154>
 800bea4:	3301      	adds	r3, #1
 800bea6:	6123      	str	r3, [r4, #16]
 800bea8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800beac:	2b00      	cmp	r3, #0
 800beae:	d0a2      	beq.n	800bdf6 <_printf_float+0xa2>
 800beb0:	232d      	movs	r3, #45	@ 0x2d
 800beb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800beb6:	e79e      	b.n	800bdf6 <_printf_float+0xa2>
 800beb8:	9a06      	ldr	r2, [sp, #24]
 800beba:	2a47      	cmp	r2, #71	@ 0x47
 800bebc:	d1c2      	bne.n	800be44 <_printf_float+0xf0>
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d1c0      	bne.n	800be44 <_printf_float+0xf0>
 800bec2:	2301      	movs	r3, #1
 800bec4:	e7bd      	b.n	800be42 <_printf_float+0xee>
 800bec6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800beca:	d9db      	bls.n	800be84 <_printf_float+0x130>
 800becc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bed0:	d118      	bne.n	800bf04 <_printf_float+0x1b0>
 800bed2:	2900      	cmp	r1, #0
 800bed4:	6863      	ldr	r3, [r4, #4]
 800bed6:	dd0b      	ble.n	800bef0 <_printf_float+0x19c>
 800bed8:	6121      	str	r1, [r4, #16]
 800beda:	b913      	cbnz	r3, 800bee2 <_printf_float+0x18e>
 800bedc:	6822      	ldr	r2, [r4, #0]
 800bede:	07d0      	lsls	r0, r2, #31
 800bee0:	d502      	bpl.n	800bee8 <_printf_float+0x194>
 800bee2:	3301      	adds	r3, #1
 800bee4:	440b      	add	r3, r1
 800bee6:	6123      	str	r3, [r4, #16]
 800bee8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800beea:	f04f 0900 	mov.w	r9, #0
 800beee:	e7db      	b.n	800bea8 <_printf_float+0x154>
 800bef0:	b913      	cbnz	r3, 800bef8 <_printf_float+0x1a4>
 800bef2:	6822      	ldr	r2, [r4, #0]
 800bef4:	07d2      	lsls	r2, r2, #31
 800bef6:	d501      	bpl.n	800befc <_printf_float+0x1a8>
 800bef8:	3302      	adds	r3, #2
 800befa:	e7f4      	b.n	800bee6 <_printf_float+0x192>
 800befc:	2301      	movs	r3, #1
 800befe:	e7f2      	b.n	800bee6 <_printf_float+0x192>
 800bf00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bf04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf06:	4299      	cmp	r1, r3
 800bf08:	db05      	blt.n	800bf16 <_printf_float+0x1c2>
 800bf0a:	6823      	ldr	r3, [r4, #0]
 800bf0c:	6121      	str	r1, [r4, #16]
 800bf0e:	07d8      	lsls	r0, r3, #31
 800bf10:	d5ea      	bpl.n	800bee8 <_printf_float+0x194>
 800bf12:	1c4b      	adds	r3, r1, #1
 800bf14:	e7e7      	b.n	800bee6 <_printf_float+0x192>
 800bf16:	2900      	cmp	r1, #0
 800bf18:	bfd4      	ite	le
 800bf1a:	f1c1 0202 	rsble	r2, r1, #2
 800bf1e:	2201      	movgt	r2, #1
 800bf20:	4413      	add	r3, r2
 800bf22:	e7e0      	b.n	800bee6 <_printf_float+0x192>
 800bf24:	6823      	ldr	r3, [r4, #0]
 800bf26:	055a      	lsls	r2, r3, #21
 800bf28:	d407      	bmi.n	800bf3a <_printf_float+0x1e6>
 800bf2a:	6923      	ldr	r3, [r4, #16]
 800bf2c:	4642      	mov	r2, r8
 800bf2e:	4631      	mov	r1, r6
 800bf30:	4628      	mov	r0, r5
 800bf32:	47b8      	blx	r7
 800bf34:	3001      	adds	r0, #1
 800bf36:	d12b      	bne.n	800bf90 <_printf_float+0x23c>
 800bf38:	e767      	b.n	800be0a <_printf_float+0xb6>
 800bf3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bf3e:	f240 80dd 	bls.w	800c0fc <_printf_float+0x3a8>
 800bf42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bf46:	2200      	movs	r2, #0
 800bf48:	2300      	movs	r3, #0
 800bf4a:	f7f4 fdbd 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	d033      	beq.n	800bfba <_printf_float+0x266>
 800bf52:	4a37      	ldr	r2, [pc, #220]	@ (800c030 <_printf_float+0x2dc>)
 800bf54:	2301      	movs	r3, #1
 800bf56:	4631      	mov	r1, r6
 800bf58:	4628      	mov	r0, r5
 800bf5a:	47b8      	blx	r7
 800bf5c:	3001      	adds	r0, #1
 800bf5e:	f43f af54 	beq.w	800be0a <_printf_float+0xb6>
 800bf62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bf66:	4543      	cmp	r3, r8
 800bf68:	db02      	blt.n	800bf70 <_printf_float+0x21c>
 800bf6a:	6823      	ldr	r3, [r4, #0]
 800bf6c:	07d8      	lsls	r0, r3, #31
 800bf6e:	d50f      	bpl.n	800bf90 <_printf_float+0x23c>
 800bf70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf74:	4631      	mov	r1, r6
 800bf76:	4628      	mov	r0, r5
 800bf78:	47b8      	blx	r7
 800bf7a:	3001      	adds	r0, #1
 800bf7c:	f43f af45 	beq.w	800be0a <_printf_float+0xb6>
 800bf80:	f04f 0900 	mov.w	r9, #0
 800bf84:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf88:	f104 0a1a 	add.w	sl, r4, #26
 800bf8c:	45c8      	cmp	r8, r9
 800bf8e:	dc09      	bgt.n	800bfa4 <_printf_float+0x250>
 800bf90:	6823      	ldr	r3, [r4, #0]
 800bf92:	079b      	lsls	r3, r3, #30
 800bf94:	f100 8103 	bmi.w	800c19e <_printf_float+0x44a>
 800bf98:	68e0      	ldr	r0, [r4, #12]
 800bf9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf9c:	4298      	cmp	r0, r3
 800bf9e:	bfb8      	it	lt
 800bfa0:	4618      	movlt	r0, r3
 800bfa2:	e734      	b.n	800be0e <_printf_float+0xba>
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	4652      	mov	r2, sl
 800bfa8:	4631      	mov	r1, r6
 800bfaa:	4628      	mov	r0, r5
 800bfac:	47b8      	blx	r7
 800bfae:	3001      	adds	r0, #1
 800bfb0:	f43f af2b 	beq.w	800be0a <_printf_float+0xb6>
 800bfb4:	f109 0901 	add.w	r9, r9, #1
 800bfb8:	e7e8      	b.n	800bf8c <_printf_float+0x238>
 800bfba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	dc39      	bgt.n	800c034 <_printf_float+0x2e0>
 800bfc0:	4a1b      	ldr	r2, [pc, #108]	@ (800c030 <_printf_float+0x2dc>)
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	4631      	mov	r1, r6
 800bfc6:	4628      	mov	r0, r5
 800bfc8:	47b8      	blx	r7
 800bfca:	3001      	adds	r0, #1
 800bfcc:	f43f af1d 	beq.w	800be0a <_printf_float+0xb6>
 800bfd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bfd4:	ea59 0303 	orrs.w	r3, r9, r3
 800bfd8:	d102      	bne.n	800bfe0 <_printf_float+0x28c>
 800bfda:	6823      	ldr	r3, [r4, #0]
 800bfdc:	07d9      	lsls	r1, r3, #31
 800bfde:	d5d7      	bpl.n	800bf90 <_printf_float+0x23c>
 800bfe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bfe4:	4631      	mov	r1, r6
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	47b8      	blx	r7
 800bfea:	3001      	adds	r0, #1
 800bfec:	f43f af0d 	beq.w	800be0a <_printf_float+0xb6>
 800bff0:	f04f 0a00 	mov.w	sl, #0
 800bff4:	f104 0b1a 	add.w	fp, r4, #26
 800bff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bffa:	425b      	negs	r3, r3
 800bffc:	4553      	cmp	r3, sl
 800bffe:	dc01      	bgt.n	800c004 <_printf_float+0x2b0>
 800c000:	464b      	mov	r3, r9
 800c002:	e793      	b.n	800bf2c <_printf_float+0x1d8>
 800c004:	2301      	movs	r3, #1
 800c006:	465a      	mov	r2, fp
 800c008:	4631      	mov	r1, r6
 800c00a:	4628      	mov	r0, r5
 800c00c:	47b8      	blx	r7
 800c00e:	3001      	adds	r0, #1
 800c010:	f43f aefb 	beq.w	800be0a <_printf_float+0xb6>
 800c014:	f10a 0a01 	add.w	sl, sl, #1
 800c018:	e7ee      	b.n	800bff8 <_printf_float+0x2a4>
 800c01a:	bf00      	nop
 800c01c:	7fefffff 	.word	0x7fefffff
 800c020:	0800f678 	.word	0x0800f678
 800c024:	0800f67c 	.word	0x0800f67c
 800c028:	0800f680 	.word	0x0800f680
 800c02c:	0800f684 	.word	0x0800f684
 800c030:	0800f688 	.word	0x0800f688
 800c034:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c036:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c03a:	4553      	cmp	r3, sl
 800c03c:	bfa8      	it	ge
 800c03e:	4653      	movge	r3, sl
 800c040:	2b00      	cmp	r3, #0
 800c042:	4699      	mov	r9, r3
 800c044:	dc36      	bgt.n	800c0b4 <_printf_float+0x360>
 800c046:	f04f 0b00 	mov.w	fp, #0
 800c04a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c04e:	f104 021a 	add.w	r2, r4, #26
 800c052:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c054:	9306      	str	r3, [sp, #24]
 800c056:	eba3 0309 	sub.w	r3, r3, r9
 800c05a:	455b      	cmp	r3, fp
 800c05c:	dc31      	bgt.n	800c0c2 <_printf_float+0x36e>
 800c05e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c060:	459a      	cmp	sl, r3
 800c062:	dc3a      	bgt.n	800c0da <_printf_float+0x386>
 800c064:	6823      	ldr	r3, [r4, #0]
 800c066:	07da      	lsls	r2, r3, #31
 800c068:	d437      	bmi.n	800c0da <_printf_float+0x386>
 800c06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c06c:	ebaa 0903 	sub.w	r9, sl, r3
 800c070:	9b06      	ldr	r3, [sp, #24]
 800c072:	ebaa 0303 	sub.w	r3, sl, r3
 800c076:	4599      	cmp	r9, r3
 800c078:	bfa8      	it	ge
 800c07a:	4699      	movge	r9, r3
 800c07c:	f1b9 0f00 	cmp.w	r9, #0
 800c080:	dc33      	bgt.n	800c0ea <_printf_float+0x396>
 800c082:	f04f 0800 	mov.w	r8, #0
 800c086:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c08a:	f104 0b1a 	add.w	fp, r4, #26
 800c08e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c090:	ebaa 0303 	sub.w	r3, sl, r3
 800c094:	eba3 0309 	sub.w	r3, r3, r9
 800c098:	4543      	cmp	r3, r8
 800c09a:	f77f af79 	ble.w	800bf90 <_printf_float+0x23c>
 800c09e:	2301      	movs	r3, #1
 800c0a0:	465a      	mov	r2, fp
 800c0a2:	4631      	mov	r1, r6
 800c0a4:	4628      	mov	r0, r5
 800c0a6:	47b8      	blx	r7
 800c0a8:	3001      	adds	r0, #1
 800c0aa:	f43f aeae 	beq.w	800be0a <_printf_float+0xb6>
 800c0ae:	f108 0801 	add.w	r8, r8, #1
 800c0b2:	e7ec      	b.n	800c08e <_printf_float+0x33a>
 800c0b4:	4642      	mov	r2, r8
 800c0b6:	4631      	mov	r1, r6
 800c0b8:	4628      	mov	r0, r5
 800c0ba:	47b8      	blx	r7
 800c0bc:	3001      	adds	r0, #1
 800c0be:	d1c2      	bne.n	800c046 <_printf_float+0x2f2>
 800c0c0:	e6a3      	b.n	800be0a <_printf_float+0xb6>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	4631      	mov	r1, r6
 800c0c6:	4628      	mov	r0, r5
 800c0c8:	9206      	str	r2, [sp, #24]
 800c0ca:	47b8      	blx	r7
 800c0cc:	3001      	adds	r0, #1
 800c0ce:	f43f ae9c 	beq.w	800be0a <_printf_float+0xb6>
 800c0d2:	9a06      	ldr	r2, [sp, #24]
 800c0d4:	f10b 0b01 	add.w	fp, fp, #1
 800c0d8:	e7bb      	b.n	800c052 <_printf_float+0x2fe>
 800c0da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0de:	4631      	mov	r1, r6
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	47b8      	blx	r7
 800c0e4:	3001      	adds	r0, #1
 800c0e6:	d1c0      	bne.n	800c06a <_printf_float+0x316>
 800c0e8:	e68f      	b.n	800be0a <_printf_float+0xb6>
 800c0ea:	9a06      	ldr	r2, [sp, #24]
 800c0ec:	464b      	mov	r3, r9
 800c0ee:	4442      	add	r2, r8
 800c0f0:	4631      	mov	r1, r6
 800c0f2:	4628      	mov	r0, r5
 800c0f4:	47b8      	blx	r7
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	d1c3      	bne.n	800c082 <_printf_float+0x32e>
 800c0fa:	e686      	b.n	800be0a <_printf_float+0xb6>
 800c0fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c100:	f1ba 0f01 	cmp.w	sl, #1
 800c104:	dc01      	bgt.n	800c10a <_printf_float+0x3b6>
 800c106:	07db      	lsls	r3, r3, #31
 800c108:	d536      	bpl.n	800c178 <_printf_float+0x424>
 800c10a:	2301      	movs	r3, #1
 800c10c:	4642      	mov	r2, r8
 800c10e:	4631      	mov	r1, r6
 800c110:	4628      	mov	r0, r5
 800c112:	47b8      	blx	r7
 800c114:	3001      	adds	r0, #1
 800c116:	f43f ae78 	beq.w	800be0a <_printf_float+0xb6>
 800c11a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c11e:	4631      	mov	r1, r6
 800c120:	4628      	mov	r0, r5
 800c122:	47b8      	blx	r7
 800c124:	3001      	adds	r0, #1
 800c126:	f43f ae70 	beq.w	800be0a <_printf_float+0xb6>
 800c12a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c12e:	2200      	movs	r2, #0
 800c130:	2300      	movs	r3, #0
 800c132:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c136:	f7f4 fcc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c13a:	b9c0      	cbnz	r0, 800c16e <_printf_float+0x41a>
 800c13c:	4653      	mov	r3, sl
 800c13e:	f108 0201 	add.w	r2, r8, #1
 800c142:	4631      	mov	r1, r6
 800c144:	4628      	mov	r0, r5
 800c146:	47b8      	blx	r7
 800c148:	3001      	adds	r0, #1
 800c14a:	d10c      	bne.n	800c166 <_printf_float+0x412>
 800c14c:	e65d      	b.n	800be0a <_printf_float+0xb6>
 800c14e:	2301      	movs	r3, #1
 800c150:	465a      	mov	r2, fp
 800c152:	4631      	mov	r1, r6
 800c154:	4628      	mov	r0, r5
 800c156:	47b8      	blx	r7
 800c158:	3001      	adds	r0, #1
 800c15a:	f43f ae56 	beq.w	800be0a <_printf_float+0xb6>
 800c15e:	f108 0801 	add.w	r8, r8, #1
 800c162:	45d0      	cmp	r8, sl
 800c164:	dbf3      	blt.n	800c14e <_printf_float+0x3fa>
 800c166:	464b      	mov	r3, r9
 800c168:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c16c:	e6df      	b.n	800bf2e <_printf_float+0x1da>
 800c16e:	f04f 0800 	mov.w	r8, #0
 800c172:	f104 0b1a 	add.w	fp, r4, #26
 800c176:	e7f4      	b.n	800c162 <_printf_float+0x40e>
 800c178:	2301      	movs	r3, #1
 800c17a:	4642      	mov	r2, r8
 800c17c:	e7e1      	b.n	800c142 <_printf_float+0x3ee>
 800c17e:	2301      	movs	r3, #1
 800c180:	464a      	mov	r2, r9
 800c182:	4631      	mov	r1, r6
 800c184:	4628      	mov	r0, r5
 800c186:	47b8      	blx	r7
 800c188:	3001      	adds	r0, #1
 800c18a:	f43f ae3e 	beq.w	800be0a <_printf_float+0xb6>
 800c18e:	f108 0801 	add.w	r8, r8, #1
 800c192:	68e3      	ldr	r3, [r4, #12]
 800c194:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c196:	1a5b      	subs	r3, r3, r1
 800c198:	4543      	cmp	r3, r8
 800c19a:	dcf0      	bgt.n	800c17e <_printf_float+0x42a>
 800c19c:	e6fc      	b.n	800bf98 <_printf_float+0x244>
 800c19e:	f04f 0800 	mov.w	r8, #0
 800c1a2:	f104 0919 	add.w	r9, r4, #25
 800c1a6:	e7f4      	b.n	800c192 <_printf_float+0x43e>

0800c1a8 <_printf_common>:
 800c1a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1ac:	4616      	mov	r6, r2
 800c1ae:	4698      	mov	r8, r3
 800c1b0:	688a      	ldr	r2, [r1, #8]
 800c1b2:	690b      	ldr	r3, [r1, #16]
 800c1b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1b8:	4293      	cmp	r3, r2
 800c1ba:	bfb8      	it	lt
 800c1bc:	4613      	movlt	r3, r2
 800c1be:	6033      	str	r3, [r6, #0]
 800c1c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c1c4:	4607      	mov	r7, r0
 800c1c6:	460c      	mov	r4, r1
 800c1c8:	b10a      	cbz	r2, 800c1ce <_printf_common+0x26>
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	6033      	str	r3, [r6, #0]
 800c1ce:	6823      	ldr	r3, [r4, #0]
 800c1d0:	0699      	lsls	r1, r3, #26
 800c1d2:	bf42      	ittt	mi
 800c1d4:	6833      	ldrmi	r3, [r6, #0]
 800c1d6:	3302      	addmi	r3, #2
 800c1d8:	6033      	strmi	r3, [r6, #0]
 800c1da:	6825      	ldr	r5, [r4, #0]
 800c1dc:	f015 0506 	ands.w	r5, r5, #6
 800c1e0:	d106      	bne.n	800c1f0 <_printf_common+0x48>
 800c1e2:	f104 0a19 	add.w	sl, r4, #25
 800c1e6:	68e3      	ldr	r3, [r4, #12]
 800c1e8:	6832      	ldr	r2, [r6, #0]
 800c1ea:	1a9b      	subs	r3, r3, r2
 800c1ec:	42ab      	cmp	r3, r5
 800c1ee:	dc26      	bgt.n	800c23e <_printf_common+0x96>
 800c1f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c1f4:	6822      	ldr	r2, [r4, #0]
 800c1f6:	3b00      	subs	r3, #0
 800c1f8:	bf18      	it	ne
 800c1fa:	2301      	movne	r3, #1
 800c1fc:	0692      	lsls	r2, r2, #26
 800c1fe:	d42b      	bmi.n	800c258 <_printf_common+0xb0>
 800c200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c204:	4641      	mov	r1, r8
 800c206:	4638      	mov	r0, r7
 800c208:	47c8      	blx	r9
 800c20a:	3001      	adds	r0, #1
 800c20c:	d01e      	beq.n	800c24c <_printf_common+0xa4>
 800c20e:	6823      	ldr	r3, [r4, #0]
 800c210:	6922      	ldr	r2, [r4, #16]
 800c212:	f003 0306 	and.w	r3, r3, #6
 800c216:	2b04      	cmp	r3, #4
 800c218:	bf02      	ittt	eq
 800c21a:	68e5      	ldreq	r5, [r4, #12]
 800c21c:	6833      	ldreq	r3, [r6, #0]
 800c21e:	1aed      	subeq	r5, r5, r3
 800c220:	68a3      	ldr	r3, [r4, #8]
 800c222:	bf0c      	ite	eq
 800c224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c228:	2500      	movne	r5, #0
 800c22a:	4293      	cmp	r3, r2
 800c22c:	bfc4      	itt	gt
 800c22e:	1a9b      	subgt	r3, r3, r2
 800c230:	18ed      	addgt	r5, r5, r3
 800c232:	2600      	movs	r6, #0
 800c234:	341a      	adds	r4, #26
 800c236:	42b5      	cmp	r5, r6
 800c238:	d11a      	bne.n	800c270 <_printf_common+0xc8>
 800c23a:	2000      	movs	r0, #0
 800c23c:	e008      	b.n	800c250 <_printf_common+0xa8>
 800c23e:	2301      	movs	r3, #1
 800c240:	4652      	mov	r2, sl
 800c242:	4641      	mov	r1, r8
 800c244:	4638      	mov	r0, r7
 800c246:	47c8      	blx	r9
 800c248:	3001      	adds	r0, #1
 800c24a:	d103      	bne.n	800c254 <_printf_common+0xac>
 800c24c:	f04f 30ff 	mov.w	r0, #4294967295
 800c250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c254:	3501      	adds	r5, #1
 800c256:	e7c6      	b.n	800c1e6 <_printf_common+0x3e>
 800c258:	18e1      	adds	r1, r4, r3
 800c25a:	1c5a      	adds	r2, r3, #1
 800c25c:	2030      	movs	r0, #48	@ 0x30
 800c25e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c262:	4422      	add	r2, r4
 800c264:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c268:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c26c:	3302      	adds	r3, #2
 800c26e:	e7c7      	b.n	800c200 <_printf_common+0x58>
 800c270:	2301      	movs	r3, #1
 800c272:	4622      	mov	r2, r4
 800c274:	4641      	mov	r1, r8
 800c276:	4638      	mov	r0, r7
 800c278:	47c8      	blx	r9
 800c27a:	3001      	adds	r0, #1
 800c27c:	d0e6      	beq.n	800c24c <_printf_common+0xa4>
 800c27e:	3601      	adds	r6, #1
 800c280:	e7d9      	b.n	800c236 <_printf_common+0x8e>
	...

0800c284 <_printf_i>:
 800c284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c288:	7e0f      	ldrb	r7, [r1, #24]
 800c28a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c28c:	2f78      	cmp	r7, #120	@ 0x78
 800c28e:	4691      	mov	r9, r2
 800c290:	4680      	mov	r8, r0
 800c292:	460c      	mov	r4, r1
 800c294:	469a      	mov	sl, r3
 800c296:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c29a:	d807      	bhi.n	800c2ac <_printf_i+0x28>
 800c29c:	2f62      	cmp	r7, #98	@ 0x62
 800c29e:	d80a      	bhi.n	800c2b6 <_printf_i+0x32>
 800c2a0:	2f00      	cmp	r7, #0
 800c2a2:	f000 80d2 	beq.w	800c44a <_printf_i+0x1c6>
 800c2a6:	2f58      	cmp	r7, #88	@ 0x58
 800c2a8:	f000 80b9 	beq.w	800c41e <_printf_i+0x19a>
 800c2ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c2b4:	e03a      	b.n	800c32c <_printf_i+0xa8>
 800c2b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c2ba:	2b15      	cmp	r3, #21
 800c2bc:	d8f6      	bhi.n	800c2ac <_printf_i+0x28>
 800c2be:	a101      	add	r1, pc, #4	@ (adr r1, 800c2c4 <_printf_i+0x40>)
 800c2c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2c4:	0800c31d 	.word	0x0800c31d
 800c2c8:	0800c331 	.word	0x0800c331
 800c2cc:	0800c2ad 	.word	0x0800c2ad
 800c2d0:	0800c2ad 	.word	0x0800c2ad
 800c2d4:	0800c2ad 	.word	0x0800c2ad
 800c2d8:	0800c2ad 	.word	0x0800c2ad
 800c2dc:	0800c331 	.word	0x0800c331
 800c2e0:	0800c2ad 	.word	0x0800c2ad
 800c2e4:	0800c2ad 	.word	0x0800c2ad
 800c2e8:	0800c2ad 	.word	0x0800c2ad
 800c2ec:	0800c2ad 	.word	0x0800c2ad
 800c2f0:	0800c431 	.word	0x0800c431
 800c2f4:	0800c35b 	.word	0x0800c35b
 800c2f8:	0800c3eb 	.word	0x0800c3eb
 800c2fc:	0800c2ad 	.word	0x0800c2ad
 800c300:	0800c2ad 	.word	0x0800c2ad
 800c304:	0800c453 	.word	0x0800c453
 800c308:	0800c2ad 	.word	0x0800c2ad
 800c30c:	0800c35b 	.word	0x0800c35b
 800c310:	0800c2ad 	.word	0x0800c2ad
 800c314:	0800c2ad 	.word	0x0800c2ad
 800c318:	0800c3f3 	.word	0x0800c3f3
 800c31c:	6833      	ldr	r3, [r6, #0]
 800c31e:	1d1a      	adds	r2, r3, #4
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	6032      	str	r2, [r6, #0]
 800c324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c328:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c32c:	2301      	movs	r3, #1
 800c32e:	e09d      	b.n	800c46c <_printf_i+0x1e8>
 800c330:	6833      	ldr	r3, [r6, #0]
 800c332:	6820      	ldr	r0, [r4, #0]
 800c334:	1d19      	adds	r1, r3, #4
 800c336:	6031      	str	r1, [r6, #0]
 800c338:	0606      	lsls	r6, r0, #24
 800c33a:	d501      	bpl.n	800c340 <_printf_i+0xbc>
 800c33c:	681d      	ldr	r5, [r3, #0]
 800c33e:	e003      	b.n	800c348 <_printf_i+0xc4>
 800c340:	0645      	lsls	r5, r0, #25
 800c342:	d5fb      	bpl.n	800c33c <_printf_i+0xb8>
 800c344:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c348:	2d00      	cmp	r5, #0
 800c34a:	da03      	bge.n	800c354 <_printf_i+0xd0>
 800c34c:	232d      	movs	r3, #45	@ 0x2d
 800c34e:	426d      	negs	r5, r5
 800c350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c354:	4859      	ldr	r0, [pc, #356]	@ (800c4bc <_printf_i+0x238>)
 800c356:	230a      	movs	r3, #10
 800c358:	e011      	b.n	800c37e <_printf_i+0xfa>
 800c35a:	6821      	ldr	r1, [r4, #0]
 800c35c:	6833      	ldr	r3, [r6, #0]
 800c35e:	0608      	lsls	r0, r1, #24
 800c360:	f853 5b04 	ldr.w	r5, [r3], #4
 800c364:	d402      	bmi.n	800c36c <_printf_i+0xe8>
 800c366:	0649      	lsls	r1, r1, #25
 800c368:	bf48      	it	mi
 800c36a:	b2ad      	uxthmi	r5, r5
 800c36c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c36e:	4853      	ldr	r0, [pc, #332]	@ (800c4bc <_printf_i+0x238>)
 800c370:	6033      	str	r3, [r6, #0]
 800c372:	bf14      	ite	ne
 800c374:	230a      	movne	r3, #10
 800c376:	2308      	moveq	r3, #8
 800c378:	2100      	movs	r1, #0
 800c37a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c37e:	6866      	ldr	r6, [r4, #4]
 800c380:	60a6      	str	r6, [r4, #8]
 800c382:	2e00      	cmp	r6, #0
 800c384:	bfa2      	ittt	ge
 800c386:	6821      	ldrge	r1, [r4, #0]
 800c388:	f021 0104 	bicge.w	r1, r1, #4
 800c38c:	6021      	strge	r1, [r4, #0]
 800c38e:	b90d      	cbnz	r5, 800c394 <_printf_i+0x110>
 800c390:	2e00      	cmp	r6, #0
 800c392:	d04b      	beq.n	800c42c <_printf_i+0x1a8>
 800c394:	4616      	mov	r6, r2
 800c396:	fbb5 f1f3 	udiv	r1, r5, r3
 800c39a:	fb03 5711 	mls	r7, r3, r1, r5
 800c39e:	5dc7      	ldrb	r7, [r0, r7]
 800c3a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c3a4:	462f      	mov	r7, r5
 800c3a6:	42bb      	cmp	r3, r7
 800c3a8:	460d      	mov	r5, r1
 800c3aa:	d9f4      	bls.n	800c396 <_printf_i+0x112>
 800c3ac:	2b08      	cmp	r3, #8
 800c3ae:	d10b      	bne.n	800c3c8 <_printf_i+0x144>
 800c3b0:	6823      	ldr	r3, [r4, #0]
 800c3b2:	07df      	lsls	r7, r3, #31
 800c3b4:	d508      	bpl.n	800c3c8 <_printf_i+0x144>
 800c3b6:	6923      	ldr	r3, [r4, #16]
 800c3b8:	6861      	ldr	r1, [r4, #4]
 800c3ba:	4299      	cmp	r1, r3
 800c3bc:	bfde      	ittt	le
 800c3be:	2330      	movle	r3, #48	@ 0x30
 800c3c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c3c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c3c8:	1b92      	subs	r2, r2, r6
 800c3ca:	6122      	str	r2, [r4, #16]
 800c3cc:	f8cd a000 	str.w	sl, [sp]
 800c3d0:	464b      	mov	r3, r9
 800c3d2:	aa03      	add	r2, sp, #12
 800c3d4:	4621      	mov	r1, r4
 800c3d6:	4640      	mov	r0, r8
 800c3d8:	f7ff fee6 	bl	800c1a8 <_printf_common>
 800c3dc:	3001      	adds	r0, #1
 800c3de:	d14a      	bne.n	800c476 <_printf_i+0x1f2>
 800c3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e4:	b004      	add	sp, #16
 800c3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ea:	6823      	ldr	r3, [r4, #0]
 800c3ec:	f043 0320 	orr.w	r3, r3, #32
 800c3f0:	6023      	str	r3, [r4, #0]
 800c3f2:	4833      	ldr	r0, [pc, #204]	@ (800c4c0 <_printf_i+0x23c>)
 800c3f4:	2778      	movs	r7, #120	@ 0x78
 800c3f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c3fa:	6823      	ldr	r3, [r4, #0]
 800c3fc:	6831      	ldr	r1, [r6, #0]
 800c3fe:	061f      	lsls	r7, r3, #24
 800c400:	f851 5b04 	ldr.w	r5, [r1], #4
 800c404:	d402      	bmi.n	800c40c <_printf_i+0x188>
 800c406:	065f      	lsls	r7, r3, #25
 800c408:	bf48      	it	mi
 800c40a:	b2ad      	uxthmi	r5, r5
 800c40c:	6031      	str	r1, [r6, #0]
 800c40e:	07d9      	lsls	r1, r3, #31
 800c410:	bf44      	itt	mi
 800c412:	f043 0320 	orrmi.w	r3, r3, #32
 800c416:	6023      	strmi	r3, [r4, #0]
 800c418:	b11d      	cbz	r5, 800c422 <_printf_i+0x19e>
 800c41a:	2310      	movs	r3, #16
 800c41c:	e7ac      	b.n	800c378 <_printf_i+0xf4>
 800c41e:	4827      	ldr	r0, [pc, #156]	@ (800c4bc <_printf_i+0x238>)
 800c420:	e7e9      	b.n	800c3f6 <_printf_i+0x172>
 800c422:	6823      	ldr	r3, [r4, #0]
 800c424:	f023 0320 	bic.w	r3, r3, #32
 800c428:	6023      	str	r3, [r4, #0]
 800c42a:	e7f6      	b.n	800c41a <_printf_i+0x196>
 800c42c:	4616      	mov	r6, r2
 800c42e:	e7bd      	b.n	800c3ac <_printf_i+0x128>
 800c430:	6833      	ldr	r3, [r6, #0]
 800c432:	6825      	ldr	r5, [r4, #0]
 800c434:	6961      	ldr	r1, [r4, #20]
 800c436:	1d18      	adds	r0, r3, #4
 800c438:	6030      	str	r0, [r6, #0]
 800c43a:	062e      	lsls	r6, r5, #24
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	d501      	bpl.n	800c444 <_printf_i+0x1c0>
 800c440:	6019      	str	r1, [r3, #0]
 800c442:	e002      	b.n	800c44a <_printf_i+0x1c6>
 800c444:	0668      	lsls	r0, r5, #25
 800c446:	d5fb      	bpl.n	800c440 <_printf_i+0x1bc>
 800c448:	8019      	strh	r1, [r3, #0]
 800c44a:	2300      	movs	r3, #0
 800c44c:	6123      	str	r3, [r4, #16]
 800c44e:	4616      	mov	r6, r2
 800c450:	e7bc      	b.n	800c3cc <_printf_i+0x148>
 800c452:	6833      	ldr	r3, [r6, #0]
 800c454:	1d1a      	adds	r2, r3, #4
 800c456:	6032      	str	r2, [r6, #0]
 800c458:	681e      	ldr	r6, [r3, #0]
 800c45a:	6862      	ldr	r2, [r4, #4]
 800c45c:	2100      	movs	r1, #0
 800c45e:	4630      	mov	r0, r6
 800c460:	f7f3 feb6 	bl	80001d0 <memchr>
 800c464:	b108      	cbz	r0, 800c46a <_printf_i+0x1e6>
 800c466:	1b80      	subs	r0, r0, r6
 800c468:	6060      	str	r0, [r4, #4]
 800c46a:	6863      	ldr	r3, [r4, #4]
 800c46c:	6123      	str	r3, [r4, #16]
 800c46e:	2300      	movs	r3, #0
 800c470:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c474:	e7aa      	b.n	800c3cc <_printf_i+0x148>
 800c476:	6923      	ldr	r3, [r4, #16]
 800c478:	4632      	mov	r2, r6
 800c47a:	4649      	mov	r1, r9
 800c47c:	4640      	mov	r0, r8
 800c47e:	47d0      	blx	sl
 800c480:	3001      	adds	r0, #1
 800c482:	d0ad      	beq.n	800c3e0 <_printf_i+0x15c>
 800c484:	6823      	ldr	r3, [r4, #0]
 800c486:	079b      	lsls	r3, r3, #30
 800c488:	d413      	bmi.n	800c4b2 <_printf_i+0x22e>
 800c48a:	68e0      	ldr	r0, [r4, #12]
 800c48c:	9b03      	ldr	r3, [sp, #12]
 800c48e:	4298      	cmp	r0, r3
 800c490:	bfb8      	it	lt
 800c492:	4618      	movlt	r0, r3
 800c494:	e7a6      	b.n	800c3e4 <_printf_i+0x160>
 800c496:	2301      	movs	r3, #1
 800c498:	4632      	mov	r2, r6
 800c49a:	4649      	mov	r1, r9
 800c49c:	4640      	mov	r0, r8
 800c49e:	47d0      	blx	sl
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	d09d      	beq.n	800c3e0 <_printf_i+0x15c>
 800c4a4:	3501      	adds	r5, #1
 800c4a6:	68e3      	ldr	r3, [r4, #12]
 800c4a8:	9903      	ldr	r1, [sp, #12]
 800c4aa:	1a5b      	subs	r3, r3, r1
 800c4ac:	42ab      	cmp	r3, r5
 800c4ae:	dcf2      	bgt.n	800c496 <_printf_i+0x212>
 800c4b0:	e7eb      	b.n	800c48a <_printf_i+0x206>
 800c4b2:	2500      	movs	r5, #0
 800c4b4:	f104 0619 	add.w	r6, r4, #25
 800c4b8:	e7f5      	b.n	800c4a6 <_printf_i+0x222>
 800c4ba:	bf00      	nop
 800c4bc:	0800f68a 	.word	0x0800f68a
 800c4c0:	0800f69b 	.word	0x0800f69b

0800c4c4 <std>:
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	b510      	push	{r4, lr}
 800c4c8:	4604      	mov	r4, r0
 800c4ca:	e9c0 3300 	strd	r3, r3, [r0]
 800c4ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c4d2:	6083      	str	r3, [r0, #8]
 800c4d4:	8181      	strh	r1, [r0, #12]
 800c4d6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c4d8:	81c2      	strh	r2, [r0, #14]
 800c4da:	6183      	str	r3, [r0, #24]
 800c4dc:	4619      	mov	r1, r3
 800c4de:	2208      	movs	r2, #8
 800c4e0:	305c      	adds	r0, #92	@ 0x5c
 800c4e2:	f000 f914 	bl	800c70e <memset>
 800c4e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c51c <std+0x58>)
 800c4e8:	6263      	str	r3, [r4, #36]	@ 0x24
 800c4ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c520 <std+0x5c>)
 800c4ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800c524 <std+0x60>)
 800c4f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c4f2:	4b0d      	ldr	r3, [pc, #52]	@ (800c528 <std+0x64>)
 800c4f4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c4f6:	4b0d      	ldr	r3, [pc, #52]	@ (800c52c <std+0x68>)
 800c4f8:	6224      	str	r4, [r4, #32]
 800c4fa:	429c      	cmp	r4, r3
 800c4fc:	d006      	beq.n	800c50c <std+0x48>
 800c4fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c502:	4294      	cmp	r4, r2
 800c504:	d002      	beq.n	800c50c <std+0x48>
 800c506:	33d0      	adds	r3, #208	@ 0xd0
 800c508:	429c      	cmp	r4, r3
 800c50a:	d105      	bne.n	800c518 <std+0x54>
 800c50c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c514:	f000 b978 	b.w	800c808 <__retarget_lock_init_recursive>
 800c518:	bd10      	pop	{r4, pc}
 800c51a:	bf00      	nop
 800c51c:	0800c689 	.word	0x0800c689
 800c520:	0800c6ab 	.word	0x0800c6ab
 800c524:	0800c6e3 	.word	0x0800c6e3
 800c528:	0800c707 	.word	0x0800c707
 800c52c:	20002a78 	.word	0x20002a78

0800c530 <stdio_exit_handler>:
 800c530:	4a02      	ldr	r2, [pc, #8]	@ (800c53c <stdio_exit_handler+0xc>)
 800c532:	4903      	ldr	r1, [pc, #12]	@ (800c540 <stdio_exit_handler+0x10>)
 800c534:	4803      	ldr	r0, [pc, #12]	@ (800c544 <stdio_exit_handler+0x14>)
 800c536:	f000 b869 	b.w	800c60c <_fwalk_sglue>
 800c53a:	bf00      	nop
 800c53c:	20000144 	.word	0x20000144
 800c540:	0800e185 	.word	0x0800e185
 800c544:	20000154 	.word	0x20000154

0800c548 <cleanup_stdio>:
 800c548:	6841      	ldr	r1, [r0, #4]
 800c54a:	4b0c      	ldr	r3, [pc, #48]	@ (800c57c <cleanup_stdio+0x34>)
 800c54c:	4299      	cmp	r1, r3
 800c54e:	b510      	push	{r4, lr}
 800c550:	4604      	mov	r4, r0
 800c552:	d001      	beq.n	800c558 <cleanup_stdio+0x10>
 800c554:	f001 fe16 	bl	800e184 <_fflush_r>
 800c558:	68a1      	ldr	r1, [r4, #8]
 800c55a:	4b09      	ldr	r3, [pc, #36]	@ (800c580 <cleanup_stdio+0x38>)
 800c55c:	4299      	cmp	r1, r3
 800c55e:	d002      	beq.n	800c566 <cleanup_stdio+0x1e>
 800c560:	4620      	mov	r0, r4
 800c562:	f001 fe0f 	bl	800e184 <_fflush_r>
 800c566:	68e1      	ldr	r1, [r4, #12]
 800c568:	4b06      	ldr	r3, [pc, #24]	@ (800c584 <cleanup_stdio+0x3c>)
 800c56a:	4299      	cmp	r1, r3
 800c56c:	d004      	beq.n	800c578 <cleanup_stdio+0x30>
 800c56e:	4620      	mov	r0, r4
 800c570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c574:	f001 be06 	b.w	800e184 <_fflush_r>
 800c578:	bd10      	pop	{r4, pc}
 800c57a:	bf00      	nop
 800c57c:	20002a78 	.word	0x20002a78
 800c580:	20002ae0 	.word	0x20002ae0
 800c584:	20002b48 	.word	0x20002b48

0800c588 <global_stdio_init.part.0>:
 800c588:	b510      	push	{r4, lr}
 800c58a:	4b0b      	ldr	r3, [pc, #44]	@ (800c5b8 <global_stdio_init.part.0+0x30>)
 800c58c:	4c0b      	ldr	r4, [pc, #44]	@ (800c5bc <global_stdio_init.part.0+0x34>)
 800c58e:	4a0c      	ldr	r2, [pc, #48]	@ (800c5c0 <global_stdio_init.part.0+0x38>)
 800c590:	601a      	str	r2, [r3, #0]
 800c592:	4620      	mov	r0, r4
 800c594:	2200      	movs	r2, #0
 800c596:	2104      	movs	r1, #4
 800c598:	f7ff ff94 	bl	800c4c4 <std>
 800c59c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c5a0:	2201      	movs	r2, #1
 800c5a2:	2109      	movs	r1, #9
 800c5a4:	f7ff ff8e 	bl	800c4c4 <std>
 800c5a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c5ac:	2202      	movs	r2, #2
 800c5ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5b2:	2112      	movs	r1, #18
 800c5b4:	f7ff bf86 	b.w	800c4c4 <std>
 800c5b8:	20002bb0 	.word	0x20002bb0
 800c5bc:	20002a78 	.word	0x20002a78
 800c5c0:	0800c531 	.word	0x0800c531

0800c5c4 <__sfp_lock_acquire>:
 800c5c4:	4801      	ldr	r0, [pc, #4]	@ (800c5cc <__sfp_lock_acquire+0x8>)
 800c5c6:	f000 b920 	b.w	800c80a <__retarget_lock_acquire_recursive>
 800c5ca:	bf00      	nop
 800c5cc:	20002bb9 	.word	0x20002bb9

0800c5d0 <__sfp_lock_release>:
 800c5d0:	4801      	ldr	r0, [pc, #4]	@ (800c5d8 <__sfp_lock_release+0x8>)
 800c5d2:	f000 b91b 	b.w	800c80c <__retarget_lock_release_recursive>
 800c5d6:	bf00      	nop
 800c5d8:	20002bb9 	.word	0x20002bb9

0800c5dc <__sinit>:
 800c5dc:	b510      	push	{r4, lr}
 800c5de:	4604      	mov	r4, r0
 800c5e0:	f7ff fff0 	bl	800c5c4 <__sfp_lock_acquire>
 800c5e4:	6a23      	ldr	r3, [r4, #32]
 800c5e6:	b11b      	cbz	r3, 800c5f0 <__sinit+0x14>
 800c5e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5ec:	f7ff bff0 	b.w	800c5d0 <__sfp_lock_release>
 800c5f0:	4b04      	ldr	r3, [pc, #16]	@ (800c604 <__sinit+0x28>)
 800c5f2:	6223      	str	r3, [r4, #32]
 800c5f4:	4b04      	ldr	r3, [pc, #16]	@ (800c608 <__sinit+0x2c>)
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d1f5      	bne.n	800c5e8 <__sinit+0xc>
 800c5fc:	f7ff ffc4 	bl	800c588 <global_stdio_init.part.0>
 800c600:	e7f2      	b.n	800c5e8 <__sinit+0xc>
 800c602:	bf00      	nop
 800c604:	0800c549 	.word	0x0800c549
 800c608:	20002bb0 	.word	0x20002bb0

0800c60c <_fwalk_sglue>:
 800c60c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c610:	4607      	mov	r7, r0
 800c612:	4688      	mov	r8, r1
 800c614:	4614      	mov	r4, r2
 800c616:	2600      	movs	r6, #0
 800c618:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c61c:	f1b9 0901 	subs.w	r9, r9, #1
 800c620:	d505      	bpl.n	800c62e <_fwalk_sglue+0x22>
 800c622:	6824      	ldr	r4, [r4, #0]
 800c624:	2c00      	cmp	r4, #0
 800c626:	d1f7      	bne.n	800c618 <_fwalk_sglue+0xc>
 800c628:	4630      	mov	r0, r6
 800c62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c62e:	89ab      	ldrh	r3, [r5, #12]
 800c630:	2b01      	cmp	r3, #1
 800c632:	d907      	bls.n	800c644 <_fwalk_sglue+0x38>
 800c634:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c638:	3301      	adds	r3, #1
 800c63a:	d003      	beq.n	800c644 <_fwalk_sglue+0x38>
 800c63c:	4629      	mov	r1, r5
 800c63e:	4638      	mov	r0, r7
 800c640:	47c0      	blx	r8
 800c642:	4306      	orrs	r6, r0
 800c644:	3568      	adds	r5, #104	@ 0x68
 800c646:	e7e9      	b.n	800c61c <_fwalk_sglue+0x10>

0800c648 <siprintf>:
 800c648:	b40e      	push	{r1, r2, r3}
 800c64a:	b500      	push	{lr}
 800c64c:	b09c      	sub	sp, #112	@ 0x70
 800c64e:	ab1d      	add	r3, sp, #116	@ 0x74
 800c650:	9002      	str	r0, [sp, #8]
 800c652:	9006      	str	r0, [sp, #24]
 800c654:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c658:	4809      	ldr	r0, [pc, #36]	@ (800c680 <siprintf+0x38>)
 800c65a:	9107      	str	r1, [sp, #28]
 800c65c:	9104      	str	r1, [sp, #16]
 800c65e:	4909      	ldr	r1, [pc, #36]	@ (800c684 <siprintf+0x3c>)
 800c660:	f853 2b04 	ldr.w	r2, [r3], #4
 800c664:	9105      	str	r1, [sp, #20]
 800c666:	6800      	ldr	r0, [r0, #0]
 800c668:	9301      	str	r3, [sp, #4]
 800c66a:	a902      	add	r1, sp, #8
 800c66c:	f001 fc0a 	bl	800de84 <_svfiprintf_r>
 800c670:	9b02      	ldr	r3, [sp, #8]
 800c672:	2200      	movs	r2, #0
 800c674:	701a      	strb	r2, [r3, #0]
 800c676:	b01c      	add	sp, #112	@ 0x70
 800c678:	f85d eb04 	ldr.w	lr, [sp], #4
 800c67c:	b003      	add	sp, #12
 800c67e:	4770      	bx	lr
 800c680:	20000150 	.word	0x20000150
 800c684:	ffff0208 	.word	0xffff0208

0800c688 <__sread>:
 800c688:	b510      	push	{r4, lr}
 800c68a:	460c      	mov	r4, r1
 800c68c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c690:	f000 f86c 	bl	800c76c <_read_r>
 800c694:	2800      	cmp	r0, #0
 800c696:	bfab      	itete	ge
 800c698:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c69a:	89a3      	ldrhlt	r3, [r4, #12]
 800c69c:	181b      	addge	r3, r3, r0
 800c69e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c6a2:	bfac      	ite	ge
 800c6a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c6a6:	81a3      	strhlt	r3, [r4, #12]
 800c6a8:	bd10      	pop	{r4, pc}

0800c6aa <__swrite>:
 800c6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6ae:	461f      	mov	r7, r3
 800c6b0:	898b      	ldrh	r3, [r1, #12]
 800c6b2:	05db      	lsls	r3, r3, #23
 800c6b4:	4605      	mov	r5, r0
 800c6b6:	460c      	mov	r4, r1
 800c6b8:	4616      	mov	r6, r2
 800c6ba:	d505      	bpl.n	800c6c8 <__swrite+0x1e>
 800c6bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6c0:	2302      	movs	r3, #2
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	f000 f840 	bl	800c748 <_lseek_r>
 800c6c8:	89a3      	ldrh	r3, [r4, #12]
 800c6ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c6d2:	81a3      	strh	r3, [r4, #12]
 800c6d4:	4632      	mov	r2, r6
 800c6d6:	463b      	mov	r3, r7
 800c6d8:	4628      	mov	r0, r5
 800c6da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6de:	f000 b857 	b.w	800c790 <_write_r>

0800c6e2 <__sseek>:
 800c6e2:	b510      	push	{r4, lr}
 800c6e4:	460c      	mov	r4, r1
 800c6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6ea:	f000 f82d 	bl	800c748 <_lseek_r>
 800c6ee:	1c43      	adds	r3, r0, #1
 800c6f0:	89a3      	ldrh	r3, [r4, #12]
 800c6f2:	bf15      	itete	ne
 800c6f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c6f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c6fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c6fe:	81a3      	strheq	r3, [r4, #12]
 800c700:	bf18      	it	ne
 800c702:	81a3      	strhne	r3, [r4, #12]
 800c704:	bd10      	pop	{r4, pc}

0800c706 <__sclose>:
 800c706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c70a:	f000 b80d 	b.w	800c728 <_close_r>

0800c70e <memset>:
 800c70e:	4402      	add	r2, r0
 800c710:	4603      	mov	r3, r0
 800c712:	4293      	cmp	r3, r2
 800c714:	d100      	bne.n	800c718 <memset+0xa>
 800c716:	4770      	bx	lr
 800c718:	f803 1b01 	strb.w	r1, [r3], #1
 800c71c:	e7f9      	b.n	800c712 <memset+0x4>
	...

0800c720 <_localeconv_r>:
 800c720:	4800      	ldr	r0, [pc, #0]	@ (800c724 <_localeconv_r+0x4>)
 800c722:	4770      	bx	lr
 800c724:	20000290 	.word	0x20000290

0800c728 <_close_r>:
 800c728:	b538      	push	{r3, r4, r5, lr}
 800c72a:	4d06      	ldr	r5, [pc, #24]	@ (800c744 <_close_r+0x1c>)
 800c72c:	2300      	movs	r3, #0
 800c72e:	4604      	mov	r4, r0
 800c730:	4608      	mov	r0, r1
 800c732:	602b      	str	r3, [r5, #0]
 800c734:	f7f6 faea 	bl	8002d0c <_close>
 800c738:	1c43      	adds	r3, r0, #1
 800c73a:	d102      	bne.n	800c742 <_close_r+0x1a>
 800c73c:	682b      	ldr	r3, [r5, #0]
 800c73e:	b103      	cbz	r3, 800c742 <_close_r+0x1a>
 800c740:	6023      	str	r3, [r4, #0]
 800c742:	bd38      	pop	{r3, r4, r5, pc}
 800c744:	20002bb4 	.word	0x20002bb4

0800c748 <_lseek_r>:
 800c748:	b538      	push	{r3, r4, r5, lr}
 800c74a:	4d07      	ldr	r5, [pc, #28]	@ (800c768 <_lseek_r+0x20>)
 800c74c:	4604      	mov	r4, r0
 800c74e:	4608      	mov	r0, r1
 800c750:	4611      	mov	r1, r2
 800c752:	2200      	movs	r2, #0
 800c754:	602a      	str	r2, [r5, #0]
 800c756:	461a      	mov	r2, r3
 800c758:	f7f6 faff 	bl	8002d5a <_lseek>
 800c75c:	1c43      	adds	r3, r0, #1
 800c75e:	d102      	bne.n	800c766 <_lseek_r+0x1e>
 800c760:	682b      	ldr	r3, [r5, #0]
 800c762:	b103      	cbz	r3, 800c766 <_lseek_r+0x1e>
 800c764:	6023      	str	r3, [r4, #0]
 800c766:	bd38      	pop	{r3, r4, r5, pc}
 800c768:	20002bb4 	.word	0x20002bb4

0800c76c <_read_r>:
 800c76c:	b538      	push	{r3, r4, r5, lr}
 800c76e:	4d07      	ldr	r5, [pc, #28]	@ (800c78c <_read_r+0x20>)
 800c770:	4604      	mov	r4, r0
 800c772:	4608      	mov	r0, r1
 800c774:	4611      	mov	r1, r2
 800c776:	2200      	movs	r2, #0
 800c778:	602a      	str	r2, [r5, #0]
 800c77a:	461a      	mov	r2, r3
 800c77c:	f7f6 fa8d 	bl	8002c9a <_read>
 800c780:	1c43      	adds	r3, r0, #1
 800c782:	d102      	bne.n	800c78a <_read_r+0x1e>
 800c784:	682b      	ldr	r3, [r5, #0]
 800c786:	b103      	cbz	r3, 800c78a <_read_r+0x1e>
 800c788:	6023      	str	r3, [r4, #0]
 800c78a:	bd38      	pop	{r3, r4, r5, pc}
 800c78c:	20002bb4 	.word	0x20002bb4

0800c790 <_write_r>:
 800c790:	b538      	push	{r3, r4, r5, lr}
 800c792:	4d07      	ldr	r5, [pc, #28]	@ (800c7b0 <_write_r+0x20>)
 800c794:	4604      	mov	r4, r0
 800c796:	4608      	mov	r0, r1
 800c798:	4611      	mov	r1, r2
 800c79a:	2200      	movs	r2, #0
 800c79c:	602a      	str	r2, [r5, #0]
 800c79e:	461a      	mov	r2, r3
 800c7a0:	f7f6 fa98 	bl	8002cd4 <_write>
 800c7a4:	1c43      	adds	r3, r0, #1
 800c7a6:	d102      	bne.n	800c7ae <_write_r+0x1e>
 800c7a8:	682b      	ldr	r3, [r5, #0]
 800c7aa:	b103      	cbz	r3, 800c7ae <_write_r+0x1e>
 800c7ac:	6023      	str	r3, [r4, #0]
 800c7ae:	bd38      	pop	{r3, r4, r5, pc}
 800c7b0:	20002bb4 	.word	0x20002bb4

0800c7b4 <__errno>:
 800c7b4:	4b01      	ldr	r3, [pc, #4]	@ (800c7bc <__errno+0x8>)
 800c7b6:	6818      	ldr	r0, [r3, #0]
 800c7b8:	4770      	bx	lr
 800c7ba:	bf00      	nop
 800c7bc:	20000150 	.word	0x20000150

0800c7c0 <__libc_init_array>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	4d0d      	ldr	r5, [pc, #52]	@ (800c7f8 <__libc_init_array+0x38>)
 800c7c4:	4c0d      	ldr	r4, [pc, #52]	@ (800c7fc <__libc_init_array+0x3c>)
 800c7c6:	1b64      	subs	r4, r4, r5
 800c7c8:	10a4      	asrs	r4, r4, #2
 800c7ca:	2600      	movs	r6, #0
 800c7cc:	42a6      	cmp	r6, r4
 800c7ce:	d109      	bne.n	800c7e4 <__libc_init_array+0x24>
 800c7d0:	4d0b      	ldr	r5, [pc, #44]	@ (800c800 <__libc_init_array+0x40>)
 800c7d2:	4c0c      	ldr	r4, [pc, #48]	@ (800c804 <__libc_init_array+0x44>)
 800c7d4:	f002 fedc 	bl	800f590 <_init>
 800c7d8:	1b64      	subs	r4, r4, r5
 800c7da:	10a4      	asrs	r4, r4, #2
 800c7dc:	2600      	movs	r6, #0
 800c7de:	42a6      	cmp	r6, r4
 800c7e0:	d105      	bne.n	800c7ee <__libc_init_array+0x2e>
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7e8:	4798      	blx	r3
 800c7ea:	3601      	adds	r6, #1
 800c7ec:	e7ee      	b.n	800c7cc <__libc_init_array+0xc>
 800c7ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7f2:	4798      	blx	r3
 800c7f4:	3601      	adds	r6, #1
 800c7f6:	e7f2      	b.n	800c7de <__libc_init_array+0x1e>
 800c7f8:	0800fdc8 	.word	0x0800fdc8
 800c7fc:	0800fdc8 	.word	0x0800fdc8
 800c800:	0800fdc8 	.word	0x0800fdc8
 800c804:	0800fdcc 	.word	0x0800fdcc

0800c808 <__retarget_lock_init_recursive>:
 800c808:	4770      	bx	lr

0800c80a <__retarget_lock_acquire_recursive>:
 800c80a:	4770      	bx	lr

0800c80c <__retarget_lock_release_recursive>:
 800c80c:	4770      	bx	lr

0800c80e <memcpy>:
 800c80e:	440a      	add	r2, r1
 800c810:	4291      	cmp	r1, r2
 800c812:	f100 33ff 	add.w	r3, r0, #4294967295
 800c816:	d100      	bne.n	800c81a <memcpy+0xc>
 800c818:	4770      	bx	lr
 800c81a:	b510      	push	{r4, lr}
 800c81c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c820:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c824:	4291      	cmp	r1, r2
 800c826:	d1f9      	bne.n	800c81c <memcpy+0xe>
 800c828:	bd10      	pop	{r4, pc}

0800c82a <quorem>:
 800c82a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c82e:	6903      	ldr	r3, [r0, #16]
 800c830:	690c      	ldr	r4, [r1, #16]
 800c832:	42a3      	cmp	r3, r4
 800c834:	4607      	mov	r7, r0
 800c836:	db7e      	blt.n	800c936 <quorem+0x10c>
 800c838:	3c01      	subs	r4, #1
 800c83a:	f101 0814 	add.w	r8, r1, #20
 800c83e:	00a3      	lsls	r3, r4, #2
 800c840:	f100 0514 	add.w	r5, r0, #20
 800c844:	9300      	str	r3, [sp, #0]
 800c846:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c84a:	9301      	str	r3, [sp, #4]
 800c84c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c850:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c854:	3301      	adds	r3, #1
 800c856:	429a      	cmp	r2, r3
 800c858:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c85c:	fbb2 f6f3 	udiv	r6, r2, r3
 800c860:	d32e      	bcc.n	800c8c0 <quorem+0x96>
 800c862:	f04f 0a00 	mov.w	sl, #0
 800c866:	46c4      	mov	ip, r8
 800c868:	46ae      	mov	lr, r5
 800c86a:	46d3      	mov	fp, sl
 800c86c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c870:	b298      	uxth	r0, r3
 800c872:	fb06 a000 	mla	r0, r6, r0, sl
 800c876:	0c02      	lsrs	r2, r0, #16
 800c878:	0c1b      	lsrs	r3, r3, #16
 800c87a:	fb06 2303 	mla	r3, r6, r3, r2
 800c87e:	f8de 2000 	ldr.w	r2, [lr]
 800c882:	b280      	uxth	r0, r0
 800c884:	b292      	uxth	r2, r2
 800c886:	1a12      	subs	r2, r2, r0
 800c888:	445a      	add	r2, fp
 800c88a:	f8de 0000 	ldr.w	r0, [lr]
 800c88e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c892:	b29b      	uxth	r3, r3
 800c894:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c898:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c89c:	b292      	uxth	r2, r2
 800c89e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c8a2:	45e1      	cmp	r9, ip
 800c8a4:	f84e 2b04 	str.w	r2, [lr], #4
 800c8a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c8ac:	d2de      	bcs.n	800c86c <quorem+0x42>
 800c8ae:	9b00      	ldr	r3, [sp, #0]
 800c8b0:	58eb      	ldr	r3, [r5, r3]
 800c8b2:	b92b      	cbnz	r3, 800c8c0 <quorem+0x96>
 800c8b4:	9b01      	ldr	r3, [sp, #4]
 800c8b6:	3b04      	subs	r3, #4
 800c8b8:	429d      	cmp	r5, r3
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	d32f      	bcc.n	800c91e <quorem+0xf4>
 800c8be:	613c      	str	r4, [r7, #16]
 800c8c0:	4638      	mov	r0, r7
 800c8c2:	f001 f97b 	bl	800dbbc <__mcmp>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	db25      	blt.n	800c916 <quorem+0xec>
 800c8ca:	4629      	mov	r1, r5
 800c8cc:	2000      	movs	r0, #0
 800c8ce:	f858 2b04 	ldr.w	r2, [r8], #4
 800c8d2:	f8d1 c000 	ldr.w	ip, [r1]
 800c8d6:	fa1f fe82 	uxth.w	lr, r2
 800c8da:	fa1f f38c 	uxth.w	r3, ip
 800c8de:	eba3 030e 	sub.w	r3, r3, lr
 800c8e2:	4403      	add	r3, r0
 800c8e4:	0c12      	lsrs	r2, r2, #16
 800c8e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c8ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c8ee:	b29b      	uxth	r3, r3
 800c8f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8f4:	45c1      	cmp	r9, r8
 800c8f6:	f841 3b04 	str.w	r3, [r1], #4
 800c8fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c8fe:	d2e6      	bcs.n	800c8ce <quorem+0xa4>
 800c900:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c904:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c908:	b922      	cbnz	r2, 800c914 <quorem+0xea>
 800c90a:	3b04      	subs	r3, #4
 800c90c:	429d      	cmp	r5, r3
 800c90e:	461a      	mov	r2, r3
 800c910:	d30b      	bcc.n	800c92a <quorem+0x100>
 800c912:	613c      	str	r4, [r7, #16]
 800c914:	3601      	adds	r6, #1
 800c916:	4630      	mov	r0, r6
 800c918:	b003      	add	sp, #12
 800c91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c91e:	6812      	ldr	r2, [r2, #0]
 800c920:	3b04      	subs	r3, #4
 800c922:	2a00      	cmp	r2, #0
 800c924:	d1cb      	bne.n	800c8be <quorem+0x94>
 800c926:	3c01      	subs	r4, #1
 800c928:	e7c6      	b.n	800c8b8 <quorem+0x8e>
 800c92a:	6812      	ldr	r2, [r2, #0]
 800c92c:	3b04      	subs	r3, #4
 800c92e:	2a00      	cmp	r2, #0
 800c930:	d1ef      	bne.n	800c912 <quorem+0xe8>
 800c932:	3c01      	subs	r4, #1
 800c934:	e7ea      	b.n	800c90c <quorem+0xe2>
 800c936:	2000      	movs	r0, #0
 800c938:	e7ee      	b.n	800c918 <quorem+0xee>
 800c93a:	0000      	movs	r0, r0
 800c93c:	0000      	movs	r0, r0
	...

0800c940 <_dtoa_r>:
 800c940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c944:	69c7      	ldr	r7, [r0, #28]
 800c946:	b099      	sub	sp, #100	@ 0x64
 800c948:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c94c:	ec55 4b10 	vmov	r4, r5, d0
 800c950:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c952:	9109      	str	r1, [sp, #36]	@ 0x24
 800c954:	4683      	mov	fp, r0
 800c956:	920e      	str	r2, [sp, #56]	@ 0x38
 800c958:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c95a:	b97f      	cbnz	r7, 800c97c <_dtoa_r+0x3c>
 800c95c:	2010      	movs	r0, #16
 800c95e:	f000 fdfd 	bl	800d55c <malloc>
 800c962:	4602      	mov	r2, r0
 800c964:	f8cb 001c 	str.w	r0, [fp, #28]
 800c968:	b920      	cbnz	r0, 800c974 <_dtoa_r+0x34>
 800c96a:	4ba7      	ldr	r3, [pc, #668]	@ (800cc08 <_dtoa_r+0x2c8>)
 800c96c:	21ef      	movs	r1, #239	@ 0xef
 800c96e:	48a7      	ldr	r0, [pc, #668]	@ (800cc0c <_dtoa_r+0x2cc>)
 800c970:	f001 fc5a 	bl	800e228 <__assert_func>
 800c974:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c978:	6007      	str	r7, [r0, #0]
 800c97a:	60c7      	str	r7, [r0, #12]
 800c97c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c980:	6819      	ldr	r1, [r3, #0]
 800c982:	b159      	cbz	r1, 800c99c <_dtoa_r+0x5c>
 800c984:	685a      	ldr	r2, [r3, #4]
 800c986:	604a      	str	r2, [r1, #4]
 800c988:	2301      	movs	r3, #1
 800c98a:	4093      	lsls	r3, r2
 800c98c:	608b      	str	r3, [r1, #8]
 800c98e:	4658      	mov	r0, fp
 800c990:	f000 feda 	bl	800d748 <_Bfree>
 800c994:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c998:	2200      	movs	r2, #0
 800c99a:	601a      	str	r2, [r3, #0]
 800c99c:	1e2b      	subs	r3, r5, #0
 800c99e:	bfb9      	ittee	lt
 800c9a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c9a4:	9303      	strlt	r3, [sp, #12]
 800c9a6:	2300      	movge	r3, #0
 800c9a8:	6033      	strge	r3, [r6, #0]
 800c9aa:	9f03      	ldr	r7, [sp, #12]
 800c9ac:	4b98      	ldr	r3, [pc, #608]	@ (800cc10 <_dtoa_r+0x2d0>)
 800c9ae:	bfbc      	itt	lt
 800c9b0:	2201      	movlt	r2, #1
 800c9b2:	6032      	strlt	r2, [r6, #0]
 800c9b4:	43bb      	bics	r3, r7
 800c9b6:	d112      	bne.n	800c9de <_dtoa_r+0x9e>
 800c9b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c9ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c9be:	6013      	str	r3, [r2, #0]
 800c9c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c9c4:	4323      	orrs	r3, r4
 800c9c6:	f000 854d 	beq.w	800d464 <_dtoa_r+0xb24>
 800c9ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c9cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cc24 <_dtoa_r+0x2e4>
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	f000 854f 	beq.w	800d474 <_dtoa_r+0xb34>
 800c9d6:	f10a 0303 	add.w	r3, sl, #3
 800c9da:	f000 bd49 	b.w	800d470 <_dtoa_r+0xb30>
 800c9de:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	ec51 0b17 	vmov	r0, r1, d7
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c9ee:	f7f4 f86b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c9f2:	4680      	mov	r8, r0
 800c9f4:	b158      	cbz	r0, 800ca0e <_dtoa_r+0xce>
 800c9f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	6013      	str	r3, [r2, #0]
 800c9fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c9fe:	b113      	cbz	r3, 800ca06 <_dtoa_r+0xc6>
 800ca00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ca02:	4b84      	ldr	r3, [pc, #528]	@ (800cc14 <_dtoa_r+0x2d4>)
 800ca04:	6013      	str	r3, [r2, #0]
 800ca06:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cc28 <_dtoa_r+0x2e8>
 800ca0a:	f000 bd33 	b.w	800d474 <_dtoa_r+0xb34>
 800ca0e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ca12:	aa16      	add	r2, sp, #88	@ 0x58
 800ca14:	a917      	add	r1, sp, #92	@ 0x5c
 800ca16:	4658      	mov	r0, fp
 800ca18:	f001 f980 	bl	800dd1c <__d2b>
 800ca1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ca20:	4681      	mov	r9, r0
 800ca22:	2e00      	cmp	r6, #0
 800ca24:	d077      	beq.n	800cb16 <_dtoa_r+0x1d6>
 800ca26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca28:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ca2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ca38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ca3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ca40:	4619      	mov	r1, r3
 800ca42:	2200      	movs	r2, #0
 800ca44:	4b74      	ldr	r3, [pc, #464]	@ (800cc18 <_dtoa_r+0x2d8>)
 800ca46:	f7f3 fc1f 	bl	8000288 <__aeabi_dsub>
 800ca4a:	a369      	add	r3, pc, #420	@ (adr r3, 800cbf0 <_dtoa_r+0x2b0>)
 800ca4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca50:	f7f3 fdd2 	bl	80005f8 <__aeabi_dmul>
 800ca54:	a368      	add	r3, pc, #416	@ (adr r3, 800cbf8 <_dtoa_r+0x2b8>)
 800ca56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca5a:	f7f3 fc17 	bl	800028c <__adddf3>
 800ca5e:	4604      	mov	r4, r0
 800ca60:	4630      	mov	r0, r6
 800ca62:	460d      	mov	r5, r1
 800ca64:	f7f3 fd5e 	bl	8000524 <__aeabi_i2d>
 800ca68:	a365      	add	r3, pc, #404	@ (adr r3, 800cc00 <_dtoa_r+0x2c0>)
 800ca6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca6e:	f7f3 fdc3 	bl	80005f8 <__aeabi_dmul>
 800ca72:	4602      	mov	r2, r0
 800ca74:	460b      	mov	r3, r1
 800ca76:	4620      	mov	r0, r4
 800ca78:	4629      	mov	r1, r5
 800ca7a:	f7f3 fc07 	bl	800028c <__adddf3>
 800ca7e:	4604      	mov	r4, r0
 800ca80:	460d      	mov	r5, r1
 800ca82:	f7f4 f869 	bl	8000b58 <__aeabi_d2iz>
 800ca86:	2200      	movs	r2, #0
 800ca88:	4607      	mov	r7, r0
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	4620      	mov	r0, r4
 800ca8e:	4629      	mov	r1, r5
 800ca90:	f7f4 f824 	bl	8000adc <__aeabi_dcmplt>
 800ca94:	b140      	cbz	r0, 800caa8 <_dtoa_r+0x168>
 800ca96:	4638      	mov	r0, r7
 800ca98:	f7f3 fd44 	bl	8000524 <__aeabi_i2d>
 800ca9c:	4622      	mov	r2, r4
 800ca9e:	462b      	mov	r3, r5
 800caa0:	f7f4 f812 	bl	8000ac8 <__aeabi_dcmpeq>
 800caa4:	b900      	cbnz	r0, 800caa8 <_dtoa_r+0x168>
 800caa6:	3f01      	subs	r7, #1
 800caa8:	2f16      	cmp	r7, #22
 800caaa:	d851      	bhi.n	800cb50 <_dtoa_r+0x210>
 800caac:	4b5b      	ldr	r3, [pc, #364]	@ (800cc1c <_dtoa_r+0x2dc>)
 800caae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800caba:	f7f4 f80f 	bl	8000adc <__aeabi_dcmplt>
 800cabe:	2800      	cmp	r0, #0
 800cac0:	d048      	beq.n	800cb54 <_dtoa_r+0x214>
 800cac2:	3f01      	subs	r7, #1
 800cac4:	2300      	movs	r3, #0
 800cac6:	9312      	str	r3, [sp, #72]	@ 0x48
 800cac8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800caca:	1b9b      	subs	r3, r3, r6
 800cacc:	1e5a      	subs	r2, r3, #1
 800cace:	bf44      	itt	mi
 800cad0:	f1c3 0801 	rsbmi	r8, r3, #1
 800cad4:	2300      	movmi	r3, #0
 800cad6:	9208      	str	r2, [sp, #32]
 800cad8:	bf54      	ite	pl
 800cada:	f04f 0800 	movpl.w	r8, #0
 800cade:	9308      	strmi	r3, [sp, #32]
 800cae0:	2f00      	cmp	r7, #0
 800cae2:	db39      	blt.n	800cb58 <_dtoa_r+0x218>
 800cae4:	9b08      	ldr	r3, [sp, #32]
 800cae6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cae8:	443b      	add	r3, r7
 800caea:	9308      	str	r3, [sp, #32]
 800caec:	2300      	movs	r3, #0
 800caee:	930a      	str	r3, [sp, #40]	@ 0x28
 800caf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf2:	2b09      	cmp	r3, #9
 800caf4:	d864      	bhi.n	800cbc0 <_dtoa_r+0x280>
 800caf6:	2b05      	cmp	r3, #5
 800caf8:	bfc4      	itt	gt
 800cafa:	3b04      	subgt	r3, #4
 800cafc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800cafe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb00:	f1a3 0302 	sub.w	r3, r3, #2
 800cb04:	bfcc      	ite	gt
 800cb06:	2400      	movgt	r4, #0
 800cb08:	2401      	movle	r4, #1
 800cb0a:	2b03      	cmp	r3, #3
 800cb0c:	d863      	bhi.n	800cbd6 <_dtoa_r+0x296>
 800cb0e:	e8df f003 	tbb	[pc, r3]
 800cb12:	372a      	.short	0x372a
 800cb14:	5535      	.short	0x5535
 800cb16:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800cb1a:	441e      	add	r6, r3
 800cb1c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cb20:	2b20      	cmp	r3, #32
 800cb22:	bfc1      	itttt	gt
 800cb24:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cb28:	409f      	lslgt	r7, r3
 800cb2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cb2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cb32:	bfd6      	itet	le
 800cb34:	f1c3 0320 	rsble	r3, r3, #32
 800cb38:	ea47 0003 	orrgt.w	r0, r7, r3
 800cb3c:	fa04 f003 	lslle.w	r0, r4, r3
 800cb40:	f7f3 fce0 	bl	8000504 <__aeabi_ui2d>
 800cb44:	2201      	movs	r2, #1
 800cb46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cb4a:	3e01      	subs	r6, #1
 800cb4c:	9214      	str	r2, [sp, #80]	@ 0x50
 800cb4e:	e777      	b.n	800ca40 <_dtoa_r+0x100>
 800cb50:	2301      	movs	r3, #1
 800cb52:	e7b8      	b.n	800cac6 <_dtoa_r+0x186>
 800cb54:	9012      	str	r0, [sp, #72]	@ 0x48
 800cb56:	e7b7      	b.n	800cac8 <_dtoa_r+0x188>
 800cb58:	427b      	negs	r3, r7
 800cb5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	eba8 0807 	sub.w	r8, r8, r7
 800cb62:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cb64:	e7c4      	b.n	800caf0 <_dtoa_r+0x1b0>
 800cb66:	2300      	movs	r3, #0
 800cb68:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	dc35      	bgt.n	800cbdc <_dtoa_r+0x29c>
 800cb70:	2301      	movs	r3, #1
 800cb72:	9300      	str	r3, [sp, #0]
 800cb74:	9307      	str	r3, [sp, #28]
 800cb76:	461a      	mov	r2, r3
 800cb78:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb7a:	e00b      	b.n	800cb94 <_dtoa_r+0x254>
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	e7f3      	b.n	800cb68 <_dtoa_r+0x228>
 800cb80:	2300      	movs	r3, #0
 800cb82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb86:	18fb      	adds	r3, r7, r3
 800cb88:	9300      	str	r3, [sp, #0]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	2b01      	cmp	r3, #1
 800cb8e:	9307      	str	r3, [sp, #28]
 800cb90:	bfb8      	it	lt
 800cb92:	2301      	movlt	r3, #1
 800cb94:	f8db 001c 	ldr.w	r0, [fp, #28]
 800cb98:	2100      	movs	r1, #0
 800cb9a:	2204      	movs	r2, #4
 800cb9c:	f102 0514 	add.w	r5, r2, #20
 800cba0:	429d      	cmp	r5, r3
 800cba2:	d91f      	bls.n	800cbe4 <_dtoa_r+0x2a4>
 800cba4:	6041      	str	r1, [r0, #4]
 800cba6:	4658      	mov	r0, fp
 800cba8:	f000 fd8e 	bl	800d6c8 <_Balloc>
 800cbac:	4682      	mov	sl, r0
 800cbae:	2800      	cmp	r0, #0
 800cbb0:	d13c      	bne.n	800cc2c <_dtoa_r+0x2ec>
 800cbb2:	4b1b      	ldr	r3, [pc, #108]	@ (800cc20 <_dtoa_r+0x2e0>)
 800cbb4:	4602      	mov	r2, r0
 800cbb6:	f240 11af 	movw	r1, #431	@ 0x1af
 800cbba:	e6d8      	b.n	800c96e <_dtoa_r+0x2e>
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	e7e0      	b.n	800cb82 <_dtoa_r+0x242>
 800cbc0:	2401      	movs	r4, #1
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbc6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cbc8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbcc:	9300      	str	r3, [sp, #0]
 800cbce:	9307      	str	r3, [sp, #28]
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	2312      	movs	r3, #18
 800cbd4:	e7d0      	b.n	800cb78 <_dtoa_r+0x238>
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbda:	e7f5      	b.n	800cbc8 <_dtoa_r+0x288>
 800cbdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbde:	9300      	str	r3, [sp, #0]
 800cbe0:	9307      	str	r3, [sp, #28]
 800cbe2:	e7d7      	b.n	800cb94 <_dtoa_r+0x254>
 800cbe4:	3101      	adds	r1, #1
 800cbe6:	0052      	lsls	r2, r2, #1
 800cbe8:	e7d8      	b.n	800cb9c <_dtoa_r+0x25c>
 800cbea:	bf00      	nop
 800cbec:	f3af 8000 	nop.w
 800cbf0:	636f4361 	.word	0x636f4361
 800cbf4:	3fd287a7 	.word	0x3fd287a7
 800cbf8:	8b60c8b3 	.word	0x8b60c8b3
 800cbfc:	3fc68a28 	.word	0x3fc68a28
 800cc00:	509f79fb 	.word	0x509f79fb
 800cc04:	3fd34413 	.word	0x3fd34413
 800cc08:	0800f6b9 	.word	0x0800f6b9
 800cc0c:	0800f6d0 	.word	0x0800f6d0
 800cc10:	7ff00000 	.word	0x7ff00000
 800cc14:	0800f689 	.word	0x0800f689
 800cc18:	3ff80000 	.word	0x3ff80000
 800cc1c:	0800f7c8 	.word	0x0800f7c8
 800cc20:	0800f728 	.word	0x0800f728
 800cc24:	0800f6b5 	.word	0x0800f6b5
 800cc28:	0800f688 	.word	0x0800f688
 800cc2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cc30:	6018      	str	r0, [r3, #0]
 800cc32:	9b07      	ldr	r3, [sp, #28]
 800cc34:	2b0e      	cmp	r3, #14
 800cc36:	f200 80a4 	bhi.w	800cd82 <_dtoa_r+0x442>
 800cc3a:	2c00      	cmp	r4, #0
 800cc3c:	f000 80a1 	beq.w	800cd82 <_dtoa_r+0x442>
 800cc40:	2f00      	cmp	r7, #0
 800cc42:	dd33      	ble.n	800ccac <_dtoa_r+0x36c>
 800cc44:	4bad      	ldr	r3, [pc, #692]	@ (800cefc <_dtoa_r+0x5bc>)
 800cc46:	f007 020f 	and.w	r2, r7, #15
 800cc4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc4e:	ed93 7b00 	vldr	d7, [r3]
 800cc52:	05f8      	lsls	r0, r7, #23
 800cc54:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cc58:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cc5c:	d516      	bpl.n	800cc8c <_dtoa_r+0x34c>
 800cc5e:	4ba8      	ldr	r3, [pc, #672]	@ (800cf00 <_dtoa_r+0x5c0>)
 800cc60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cc68:	f7f3 fdf0 	bl	800084c <__aeabi_ddiv>
 800cc6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc70:	f004 040f 	and.w	r4, r4, #15
 800cc74:	2603      	movs	r6, #3
 800cc76:	4da2      	ldr	r5, [pc, #648]	@ (800cf00 <_dtoa_r+0x5c0>)
 800cc78:	b954      	cbnz	r4, 800cc90 <_dtoa_r+0x350>
 800cc7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc82:	f7f3 fde3 	bl	800084c <__aeabi_ddiv>
 800cc86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc8a:	e028      	b.n	800ccde <_dtoa_r+0x39e>
 800cc8c:	2602      	movs	r6, #2
 800cc8e:	e7f2      	b.n	800cc76 <_dtoa_r+0x336>
 800cc90:	07e1      	lsls	r1, r4, #31
 800cc92:	d508      	bpl.n	800cca6 <_dtoa_r+0x366>
 800cc94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc98:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc9c:	f7f3 fcac 	bl	80005f8 <__aeabi_dmul>
 800cca0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cca4:	3601      	adds	r6, #1
 800cca6:	1064      	asrs	r4, r4, #1
 800cca8:	3508      	adds	r5, #8
 800ccaa:	e7e5      	b.n	800cc78 <_dtoa_r+0x338>
 800ccac:	f000 80d2 	beq.w	800ce54 <_dtoa_r+0x514>
 800ccb0:	427c      	negs	r4, r7
 800ccb2:	4b92      	ldr	r3, [pc, #584]	@ (800cefc <_dtoa_r+0x5bc>)
 800ccb4:	4d92      	ldr	r5, [pc, #584]	@ (800cf00 <_dtoa_r+0x5c0>)
 800ccb6:	f004 020f 	and.w	r2, r4, #15
 800ccba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ccbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ccc6:	f7f3 fc97 	bl	80005f8 <__aeabi_dmul>
 800ccca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccce:	1124      	asrs	r4, r4, #4
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	2602      	movs	r6, #2
 800ccd4:	2c00      	cmp	r4, #0
 800ccd6:	f040 80b2 	bne.w	800ce3e <_dtoa_r+0x4fe>
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d1d3      	bne.n	800cc86 <_dtoa_r+0x346>
 800ccde:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cce0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	f000 80b7 	beq.w	800ce58 <_dtoa_r+0x518>
 800ccea:	4b86      	ldr	r3, [pc, #536]	@ (800cf04 <_dtoa_r+0x5c4>)
 800ccec:	2200      	movs	r2, #0
 800ccee:	4620      	mov	r0, r4
 800ccf0:	4629      	mov	r1, r5
 800ccf2:	f7f3 fef3 	bl	8000adc <__aeabi_dcmplt>
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	f000 80ae 	beq.w	800ce58 <_dtoa_r+0x518>
 800ccfc:	9b07      	ldr	r3, [sp, #28]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	f000 80aa 	beq.w	800ce58 <_dtoa_r+0x518>
 800cd04:	9b00      	ldr	r3, [sp, #0]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	dd37      	ble.n	800cd7a <_dtoa_r+0x43a>
 800cd0a:	1e7b      	subs	r3, r7, #1
 800cd0c:	9304      	str	r3, [sp, #16]
 800cd0e:	4620      	mov	r0, r4
 800cd10:	4b7d      	ldr	r3, [pc, #500]	@ (800cf08 <_dtoa_r+0x5c8>)
 800cd12:	2200      	movs	r2, #0
 800cd14:	4629      	mov	r1, r5
 800cd16:	f7f3 fc6f 	bl	80005f8 <__aeabi_dmul>
 800cd1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd1e:	9c00      	ldr	r4, [sp, #0]
 800cd20:	3601      	adds	r6, #1
 800cd22:	4630      	mov	r0, r6
 800cd24:	f7f3 fbfe 	bl	8000524 <__aeabi_i2d>
 800cd28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd2c:	f7f3 fc64 	bl	80005f8 <__aeabi_dmul>
 800cd30:	4b76      	ldr	r3, [pc, #472]	@ (800cf0c <_dtoa_r+0x5cc>)
 800cd32:	2200      	movs	r2, #0
 800cd34:	f7f3 faaa 	bl	800028c <__adddf3>
 800cd38:	4605      	mov	r5, r0
 800cd3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cd3e:	2c00      	cmp	r4, #0
 800cd40:	f040 808d 	bne.w	800ce5e <_dtoa_r+0x51e>
 800cd44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd48:	4b71      	ldr	r3, [pc, #452]	@ (800cf10 <_dtoa_r+0x5d0>)
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	f7f3 fa9c 	bl	8000288 <__aeabi_dsub>
 800cd50:	4602      	mov	r2, r0
 800cd52:	460b      	mov	r3, r1
 800cd54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cd58:	462a      	mov	r2, r5
 800cd5a:	4633      	mov	r3, r6
 800cd5c:	f7f3 fedc 	bl	8000b18 <__aeabi_dcmpgt>
 800cd60:	2800      	cmp	r0, #0
 800cd62:	f040 828b 	bne.w	800d27c <_dtoa_r+0x93c>
 800cd66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd6a:	462a      	mov	r2, r5
 800cd6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cd70:	f7f3 feb4 	bl	8000adc <__aeabi_dcmplt>
 800cd74:	2800      	cmp	r0, #0
 800cd76:	f040 8128 	bne.w	800cfca <_dtoa_r+0x68a>
 800cd7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cd7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cd82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	f2c0 815a 	blt.w	800d03e <_dtoa_r+0x6fe>
 800cd8a:	2f0e      	cmp	r7, #14
 800cd8c:	f300 8157 	bgt.w	800d03e <_dtoa_r+0x6fe>
 800cd90:	4b5a      	ldr	r3, [pc, #360]	@ (800cefc <_dtoa_r+0x5bc>)
 800cd92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd96:	ed93 7b00 	vldr	d7, [r3]
 800cd9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	ed8d 7b00 	vstr	d7, [sp]
 800cda2:	da03      	bge.n	800cdac <_dtoa_r+0x46c>
 800cda4:	9b07      	ldr	r3, [sp, #28]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f340 8101 	ble.w	800cfae <_dtoa_r+0x66e>
 800cdac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cdb0:	4656      	mov	r6, sl
 800cdb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdb6:	4620      	mov	r0, r4
 800cdb8:	4629      	mov	r1, r5
 800cdba:	f7f3 fd47 	bl	800084c <__aeabi_ddiv>
 800cdbe:	f7f3 fecb 	bl	8000b58 <__aeabi_d2iz>
 800cdc2:	4680      	mov	r8, r0
 800cdc4:	f7f3 fbae 	bl	8000524 <__aeabi_i2d>
 800cdc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdcc:	f7f3 fc14 	bl	80005f8 <__aeabi_dmul>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	460b      	mov	r3, r1
 800cdd4:	4620      	mov	r0, r4
 800cdd6:	4629      	mov	r1, r5
 800cdd8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cddc:	f7f3 fa54 	bl	8000288 <__aeabi_dsub>
 800cde0:	f806 4b01 	strb.w	r4, [r6], #1
 800cde4:	9d07      	ldr	r5, [sp, #28]
 800cde6:	eba6 040a 	sub.w	r4, r6, sl
 800cdea:	42a5      	cmp	r5, r4
 800cdec:	4602      	mov	r2, r0
 800cdee:	460b      	mov	r3, r1
 800cdf0:	f040 8117 	bne.w	800d022 <_dtoa_r+0x6e2>
 800cdf4:	f7f3 fa4a 	bl	800028c <__adddf3>
 800cdf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdfc:	4604      	mov	r4, r0
 800cdfe:	460d      	mov	r5, r1
 800ce00:	f7f3 fe8a 	bl	8000b18 <__aeabi_dcmpgt>
 800ce04:	2800      	cmp	r0, #0
 800ce06:	f040 80f9 	bne.w	800cffc <_dtoa_r+0x6bc>
 800ce0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce0e:	4620      	mov	r0, r4
 800ce10:	4629      	mov	r1, r5
 800ce12:	f7f3 fe59 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce16:	b118      	cbz	r0, 800ce20 <_dtoa_r+0x4e0>
 800ce18:	f018 0f01 	tst.w	r8, #1
 800ce1c:	f040 80ee 	bne.w	800cffc <_dtoa_r+0x6bc>
 800ce20:	4649      	mov	r1, r9
 800ce22:	4658      	mov	r0, fp
 800ce24:	f000 fc90 	bl	800d748 <_Bfree>
 800ce28:	2300      	movs	r3, #0
 800ce2a:	7033      	strb	r3, [r6, #0]
 800ce2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce2e:	3701      	adds	r7, #1
 800ce30:	601f      	str	r7, [r3, #0]
 800ce32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	f000 831d 	beq.w	800d474 <_dtoa_r+0xb34>
 800ce3a:	601e      	str	r6, [r3, #0]
 800ce3c:	e31a      	b.n	800d474 <_dtoa_r+0xb34>
 800ce3e:	07e2      	lsls	r2, r4, #31
 800ce40:	d505      	bpl.n	800ce4e <_dtoa_r+0x50e>
 800ce42:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce46:	f7f3 fbd7 	bl	80005f8 <__aeabi_dmul>
 800ce4a:	3601      	adds	r6, #1
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	1064      	asrs	r4, r4, #1
 800ce50:	3508      	adds	r5, #8
 800ce52:	e73f      	b.n	800ccd4 <_dtoa_r+0x394>
 800ce54:	2602      	movs	r6, #2
 800ce56:	e742      	b.n	800ccde <_dtoa_r+0x39e>
 800ce58:	9c07      	ldr	r4, [sp, #28]
 800ce5a:	9704      	str	r7, [sp, #16]
 800ce5c:	e761      	b.n	800cd22 <_dtoa_r+0x3e2>
 800ce5e:	4b27      	ldr	r3, [pc, #156]	@ (800cefc <_dtoa_r+0x5bc>)
 800ce60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ce6a:	4454      	add	r4, sl
 800ce6c:	2900      	cmp	r1, #0
 800ce6e:	d053      	beq.n	800cf18 <_dtoa_r+0x5d8>
 800ce70:	4928      	ldr	r1, [pc, #160]	@ (800cf14 <_dtoa_r+0x5d4>)
 800ce72:	2000      	movs	r0, #0
 800ce74:	f7f3 fcea 	bl	800084c <__aeabi_ddiv>
 800ce78:	4633      	mov	r3, r6
 800ce7a:	462a      	mov	r2, r5
 800ce7c:	f7f3 fa04 	bl	8000288 <__aeabi_dsub>
 800ce80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ce84:	4656      	mov	r6, sl
 800ce86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce8a:	f7f3 fe65 	bl	8000b58 <__aeabi_d2iz>
 800ce8e:	4605      	mov	r5, r0
 800ce90:	f7f3 fb48 	bl	8000524 <__aeabi_i2d>
 800ce94:	4602      	mov	r2, r0
 800ce96:	460b      	mov	r3, r1
 800ce98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce9c:	f7f3 f9f4 	bl	8000288 <__aeabi_dsub>
 800cea0:	3530      	adds	r5, #48	@ 0x30
 800cea2:	4602      	mov	r2, r0
 800cea4:	460b      	mov	r3, r1
 800cea6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ceaa:	f806 5b01 	strb.w	r5, [r6], #1
 800ceae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ceb2:	f7f3 fe13 	bl	8000adc <__aeabi_dcmplt>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d171      	bne.n	800cf9e <_dtoa_r+0x65e>
 800ceba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cebe:	4911      	ldr	r1, [pc, #68]	@ (800cf04 <_dtoa_r+0x5c4>)
 800cec0:	2000      	movs	r0, #0
 800cec2:	f7f3 f9e1 	bl	8000288 <__aeabi_dsub>
 800cec6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ceca:	f7f3 fe07 	bl	8000adc <__aeabi_dcmplt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	f040 8095 	bne.w	800cffe <_dtoa_r+0x6be>
 800ced4:	42a6      	cmp	r6, r4
 800ced6:	f43f af50 	beq.w	800cd7a <_dtoa_r+0x43a>
 800ceda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cede:	4b0a      	ldr	r3, [pc, #40]	@ (800cf08 <_dtoa_r+0x5c8>)
 800cee0:	2200      	movs	r2, #0
 800cee2:	f7f3 fb89 	bl	80005f8 <__aeabi_dmul>
 800cee6:	4b08      	ldr	r3, [pc, #32]	@ (800cf08 <_dtoa_r+0x5c8>)
 800cee8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ceec:	2200      	movs	r2, #0
 800ceee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cef2:	f7f3 fb81 	bl	80005f8 <__aeabi_dmul>
 800cef6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cefa:	e7c4      	b.n	800ce86 <_dtoa_r+0x546>
 800cefc:	0800f7c8 	.word	0x0800f7c8
 800cf00:	0800f7a0 	.word	0x0800f7a0
 800cf04:	3ff00000 	.word	0x3ff00000
 800cf08:	40240000 	.word	0x40240000
 800cf0c:	401c0000 	.word	0x401c0000
 800cf10:	40140000 	.word	0x40140000
 800cf14:	3fe00000 	.word	0x3fe00000
 800cf18:	4631      	mov	r1, r6
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	f7f3 fb6c 	bl	80005f8 <__aeabi_dmul>
 800cf20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf24:	9415      	str	r4, [sp, #84]	@ 0x54
 800cf26:	4656      	mov	r6, sl
 800cf28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf2c:	f7f3 fe14 	bl	8000b58 <__aeabi_d2iz>
 800cf30:	4605      	mov	r5, r0
 800cf32:	f7f3 faf7 	bl	8000524 <__aeabi_i2d>
 800cf36:	4602      	mov	r2, r0
 800cf38:	460b      	mov	r3, r1
 800cf3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf3e:	f7f3 f9a3 	bl	8000288 <__aeabi_dsub>
 800cf42:	3530      	adds	r5, #48	@ 0x30
 800cf44:	f806 5b01 	strb.w	r5, [r6], #1
 800cf48:	4602      	mov	r2, r0
 800cf4a:	460b      	mov	r3, r1
 800cf4c:	42a6      	cmp	r6, r4
 800cf4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cf52:	f04f 0200 	mov.w	r2, #0
 800cf56:	d124      	bne.n	800cfa2 <_dtoa_r+0x662>
 800cf58:	4bac      	ldr	r3, [pc, #688]	@ (800d20c <_dtoa_r+0x8cc>)
 800cf5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf5e:	f7f3 f995 	bl	800028c <__adddf3>
 800cf62:	4602      	mov	r2, r0
 800cf64:	460b      	mov	r3, r1
 800cf66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf6a:	f7f3 fdd5 	bl	8000b18 <__aeabi_dcmpgt>
 800cf6e:	2800      	cmp	r0, #0
 800cf70:	d145      	bne.n	800cffe <_dtoa_r+0x6be>
 800cf72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cf76:	49a5      	ldr	r1, [pc, #660]	@ (800d20c <_dtoa_r+0x8cc>)
 800cf78:	2000      	movs	r0, #0
 800cf7a:	f7f3 f985 	bl	8000288 <__aeabi_dsub>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	460b      	mov	r3, r1
 800cf82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf86:	f7f3 fda9 	bl	8000adc <__aeabi_dcmplt>
 800cf8a:	2800      	cmp	r0, #0
 800cf8c:	f43f aef5 	beq.w	800cd7a <_dtoa_r+0x43a>
 800cf90:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800cf92:	1e73      	subs	r3, r6, #1
 800cf94:	9315      	str	r3, [sp, #84]	@ 0x54
 800cf96:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cf9a:	2b30      	cmp	r3, #48	@ 0x30
 800cf9c:	d0f8      	beq.n	800cf90 <_dtoa_r+0x650>
 800cf9e:	9f04      	ldr	r7, [sp, #16]
 800cfa0:	e73e      	b.n	800ce20 <_dtoa_r+0x4e0>
 800cfa2:	4b9b      	ldr	r3, [pc, #620]	@ (800d210 <_dtoa_r+0x8d0>)
 800cfa4:	f7f3 fb28 	bl	80005f8 <__aeabi_dmul>
 800cfa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfac:	e7bc      	b.n	800cf28 <_dtoa_r+0x5e8>
 800cfae:	d10c      	bne.n	800cfca <_dtoa_r+0x68a>
 800cfb0:	4b98      	ldr	r3, [pc, #608]	@ (800d214 <_dtoa_r+0x8d4>)
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfb8:	f7f3 fb1e 	bl	80005f8 <__aeabi_dmul>
 800cfbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfc0:	f7f3 fda0 	bl	8000b04 <__aeabi_dcmpge>
 800cfc4:	2800      	cmp	r0, #0
 800cfc6:	f000 8157 	beq.w	800d278 <_dtoa_r+0x938>
 800cfca:	2400      	movs	r4, #0
 800cfcc:	4625      	mov	r5, r4
 800cfce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfd0:	43db      	mvns	r3, r3
 800cfd2:	9304      	str	r3, [sp, #16]
 800cfd4:	4656      	mov	r6, sl
 800cfd6:	2700      	movs	r7, #0
 800cfd8:	4621      	mov	r1, r4
 800cfda:	4658      	mov	r0, fp
 800cfdc:	f000 fbb4 	bl	800d748 <_Bfree>
 800cfe0:	2d00      	cmp	r5, #0
 800cfe2:	d0dc      	beq.n	800cf9e <_dtoa_r+0x65e>
 800cfe4:	b12f      	cbz	r7, 800cff2 <_dtoa_r+0x6b2>
 800cfe6:	42af      	cmp	r7, r5
 800cfe8:	d003      	beq.n	800cff2 <_dtoa_r+0x6b2>
 800cfea:	4639      	mov	r1, r7
 800cfec:	4658      	mov	r0, fp
 800cfee:	f000 fbab 	bl	800d748 <_Bfree>
 800cff2:	4629      	mov	r1, r5
 800cff4:	4658      	mov	r0, fp
 800cff6:	f000 fba7 	bl	800d748 <_Bfree>
 800cffa:	e7d0      	b.n	800cf9e <_dtoa_r+0x65e>
 800cffc:	9704      	str	r7, [sp, #16]
 800cffe:	4633      	mov	r3, r6
 800d000:	461e      	mov	r6, r3
 800d002:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d006:	2a39      	cmp	r2, #57	@ 0x39
 800d008:	d107      	bne.n	800d01a <_dtoa_r+0x6da>
 800d00a:	459a      	cmp	sl, r3
 800d00c:	d1f8      	bne.n	800d000 <_dtoa_r+0x6c0>
 800d00e:	9a04      	ldr	r2, [sp, #16]
 800d010:	3201      	adds	r2, #1
 800d012:	9204      	str	r2, [sp, #16]
 800d014:	2230      	movs	r2, #48	@ 0x30
 800d016:	f88a 2000 	strb.w	r2, [sl]
 800d01a:	781a      	ldrb	r2, [r3, #0]
 800d01c:	3201      	adds	r2, #1
 800d01e:	701a      	strb	r2, [r3, #0]
 800d020:	e7bd      	b.n	800cf9e <_dtoa_r+0x65e>
 800d022:	4b7b      	ldr	r3, [pc, #492]	@ (800d210 <_dtoa_r+0x8d0>)
 800d024:	2200      	movs	r2, #0
 800d026:	f7f3 fae7 	bl	80005f8 <__aeabi_dmul>
 800d02a:	2200      	movs	r2, #0
 800d02c:	2300      	movs	r3, #0
 800d02e:	4604      	mov	r4, r0
 800d030:	460d      	mov	r5, r1
 800d032:	f7f3 fd49 	bl	8000ac8 <__aeabi_dcmpeq>
 800d036:	2800      	cmp	r0, #0
 800d038:	f43f aebb 	beq.w	800cdb2 <_dtoa_r+0x472>
 800d03c:	e6f0      	b.n	800ce20 <_dtoa_r+0x4e0>
 800d03e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d040:	2a00      	cmp	r2, #0
 800d042:	f000 80db 	beq.w	800d1fc <_dtoa_r+0x8bc>
 800d046:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d048:	2a01      	cmp	r2, #1
 800d04a:	f300 80bf 	bgt.w	800d1cc <_dtoa_r+0x88c>
 800d04e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d050:	2a00      	cmp	r2, #0
 800d052:	f000 80b7 	beq.w	800d1c4 <_dtoa_r+0x884>
 800d056:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d05a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d05c:	4646      	mov	r6, r8
 800d05e:	9a08      	ldr	r2, [sp, #32]
 800d060:	2101      	movs	r1, #1
 800d062:	441a      	add	r2, r3
 800d064:	4658      	mov	r0, fp
 800d066:	4498      	add	r8, r3
 800d068:	9208      	str	r2, [sp, #32]
 800d06a:	f000 fc21 	bl	800d8b0 <__i2b>
 800d06e:	4605      	mov	r5, r0
 800d070:	b15e      	cbz	r6, 800d08a <_dtoa_r+0x74a>
 800d072:	9b08      	ldr	r3, [sp, #32]
 800d074:	2b00      	cmp	r3, #0
 800d076:	dd08      	ble.n	800d08a <_dtoa_r+0x74a>
 800d078:	42b3      	cmp	r3, r6
 800d07a:	9a08      	ldr	r2, [sp, #32]
 800d07c:	bfa8      	it	ge
 800d07e:	4633      	movge	r3, r6
 800d080:	eba8 0803 	sub.w	r8, r8, r3
 800d084:	1af6      	subs	r6, r6, r3
 800d086:	1ad3      	subs	r3, r2, r3
 800d088:	9308      	str	r3, [sp, #32]
 800d08a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d08c:	b1f3      	cbz	r3, 800d0cc <_dtoa_r+0x78c>
 800d08e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d090:	2b00      	cmp	r3, #0
 800d092:	f000 80b7 	beq.w	800d204 <_dtoa_r+0x8c4>
 800d096:	b18c      	cbz	r4, 800d0bc <_dtoa_r+0x77c>
 800d098:	4629      	mov	r1, r5
 800d09a:	4622      	mov	r2, r4
 800d09c:	4658      	mov	r0, fp
 800d09e:	f000 fcc7 	bl	800da30 <__pow5mult>
 800d0a2:	464a      	mov	r2, r9
 800d0a4:	4601      	mov	r1, r0
 800d0a6:	4605      	mov	r5, r0
 800d0a8:	4658      	mov	r0, fp
 800d0aa:	f000 fc17 	bl	800d8dc <__multiply>
 800d0ae:	4649      	mov	r1, r9
 800d0b0:	9004      	str	r0, [sp, #16]
 800d0b2:	4658      	mov	r0, fp
 800d0b4:	f000 fb48 	bl	800d748 <_Bfree>
 800d0b8:	9b04      	ldr	r3, [sp, #16]
 800d0ba:	4699      	mov	r9, r3
 800d0bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0be:	1b1a      	subs	r2, r3, r4
 800d0c0:	d004      	beq.n	800d0cc <_dtoa_r+0x78c>
 800d0c2:	4649      	mov	r1, r9
 800d0c4:	4658      	mov	r0, fp
 800d0c6:	f000 fcb3 	bl	800da30 <__pow5mult>
 800d0ca:	4681      	mov	r9, r0
 800d0cc:	2101      	movs	r1, #1
 800d0ce:	4658      	mov	r0, fp
 800d0d0:	f000 fbee 	bl	800d8b0 <__i2b>
 800d0d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0d6:	4604      	mov	r4, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	f000 81cf 	beq.w	800d47c <_dtoa_r+0xb3c>
 800d0de:	461a      	mov	r2, r3
 800d0e0:	4601      	mov	r1, r0
 800d0e2:	4658      	mov	r0, fp
 800d0e4:	f000 fca4 	bl	800da30 <__pow5mult>
 800d0e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ea:	2b01      	cmp	r3, #1
 800d0ec:	4604      	mov	r4, r0
 800d0ee:	f300 8095 	bgt.w	800d21c <_dtoa_r+0x8dc>
 800d0f2:	9b02      	ldr	r3, [sp, #8]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	f040 8087 	bne.w	800d208 <_dtoa_r+0x8c8>
 800d0fa:	9b03      	ldr	r3, [sp, #12]
 800d0fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d100:	2b00      	cmp	r3, #0
 800d102:	f040 8089 	bne.w	800d218 <_dtoa_r+0x8d8>
 800d106:	9b03      	ldr	r3, [sp, #12]
 800d108:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d10c:	0d1b      	lsrs	r3, r3, #20
 800d10e:	051b      	lsls	r3, r3, #20
 800d110:	b12b      	cbz	r3, 800d11e <_dtoa_r+0x7de>
 800d112:	9b08      	ldr	r3, [sp, #32]
 800d114:	3301      	adds	r3, #1
 800d116:	9308      	str	r3, [sp, #32]
 800d118:	f108 0801 	add.w	r8, r8, #1
 800d11c:	2301      	movs	r3, #1
 800d11e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d122:	2b00      	cmp	r3, #0
 800d124:	f000 81b0 	beq.w	800d488 <_dtoa_r+0xb48>
 800d128:	6923      	ldr	r3, [r4, #16]
 800d12a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d12e:	6918      	ldr	r0, [r3, #16]
 800d130:	f000 fb72 	bl	800d818 <__hi0bits>
 800d134:	f1c0 0020 	rsb	r0, r0, #32
 800d138:	9b08      	ldr	r3, [sp, #32]
 800d13a:	4418      	add	r0, r3
 800d13c:	f010 001f 	ands.w	r0, r0, #31
 800d140:	d077      	beq.n	800d232 <_dtoa_r+0x8f2>
 800d142:	f1c0 0320 	rsb	r3, r0, #32
 800d146:	2b04      	cmp	r3, #4
 800d148:	dd6b      	ble.n	800d222 <_dtoa_r+0x8e2>
 800d14a:	9b08      	ldr	r3, [sp, #32]
 800d14c:	f1c0 001c 	rsb	r0, r0, #28
 800d150:	4403      	add	r3, r0
 800d152:	4480      	add	r8, r0
 800d154:	4406      	add	r6, r0
 800d156:	9308      	str	r3, [sp, #32]
 800d158:	f1b8 0f00 	cmp.w	r8, #0
 800d15c:	dd05      	ble.n	800d16a <_dtoa_r+0x82a>
 800d15e:	4649      	mov	r1, r9
 800d160:	4642      	mov	r2, r8
 800d162:	4658      	mov	r0, fp
 800d164:	f000 fcbe 	bl	800dae4 <__lshift>
 800d168:	4681      	mov	r9, r0
 800d16a:	9b08      	ldr	r3, [sp, #32]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	dd05      	ble.n	800d17c <_dtoa_r+0x83c>
 800d170:	4621      	mov	r1, r4
 800d172:	461a      	mov	r2, r3
 800d174:	4658      	mov	r0, fp
 800d176:	f000 fcb5 	bl	800dae4 <__lshift>
 800d17a:	4604      	mov	r4, r0
 800d17c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d059      	beq.n	800d236 <_dtoa_r+0x8f6>
 800d182:	4621      	mov	r1, r4
 800d184:	4648      	mov	r0, r9
 800d186:	f000 fd19 	bl	800dbbc <__mcmp>
 800d18a:	2800      	cmp	r0, #0
 800d18c:	da53      	bge.n	800d236 <_dtoa_r+0x8f6>
 800d18e:	1e7b      	subs	r3, r7, #1
 800d190:	9304      	str	r3, [sp, #16]
 800d192:	4649      	mov	r1, r9
 800d194:	2300      	movs	r3, #0
 800d196:	220a      	movs	r2, #10
 800d198:	4658      	mov	r0, fp
 800d19a:	f000 faf7 	bl	800d78c <__multadd>
 800d19e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1a0:	4681      	mov	r9, r0
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	f000 8172 	beq.w	800d48c <_dtoa_r+0xb4c>
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	4629      	mov	r1, r5
 800d1ac:	220a      	movs	r2, #10
 800d1ae:	4658      	mov	r0, fp
 800d1b0:	f000 faec 	bl	800d78c <__multadd>
 800d1b4:	9b00      	ldr	r3, [sp, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	4605      	mov	r5, r0
 800d1ba:	dc67      	bgt.n	800d28c <_dtoa_r+0x94c>
 800d1bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	dc41      	bgt.n	800d246 <_dtoa_r+0x906>
 800d1c2:	e063      	b.n	800d28c <_dtoa_r+0x94c>
 800d1c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d1c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d1ca:	e746      	b.n	800d05a <_dtoa_r+0x71a>
 800d1cc:	9b07      	ldr	r3, [sp, #28]
 800d1ce:	1e5c      	subs	r4, r3, #1
 800d1d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1d2:	42a3      	cmp	r3, r4
 800d1d4:	bfbf      	itttt	lt
 800d1d6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d1d8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d1da:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d1dc:	1ae3      	sublt	r3, r4, r3
 800d1de:	bfb4      	ite	lt
 800d1e0:	18d2      	addlt	r2, r2, r3
 800d1e2:	1b1c      	subge	r4, r3, r4
 800d1e4:	9b07      	ldr	r3, [sp, #28]
 800d1e6:	bfbc      	itt	lt
 800d1e8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d1ea:	2400      	movlt	r4, #0
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	bfb5      	itete	lt
 800d1f0:	eba8 0603 	sublt.w	r6, r8, r3
 800d1f4:	9b07      	ldrge	r3, [sp, #28]
 800d1f6:	2300      	movlt	r3, #0
 800d1f8:	4646      	movge	r6, r8
 800d1fa:	e730      	b.n	800d05e <_dtoa_r+0x71e>
 800d1fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d1fe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d200:	4646      	mov	r6, r8
 800d202:	e735      	b.n	800d070 <_dtoa_r+0x730>
 800d204:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d206:	e75c      	b.n	800d0c2 <_dtoa_r+0x782>
 800d208:	2300      	movs	r3, #0
 800d20a:	e788      	b.n	800d11e <_dtoa_r+0x7de>
 800d20c:	3fe00000 	.word	0x3fe00000
 800d210:	40240000 	.word	0x40240000
 800d214:	40140000 	.word	0x40140000
 800d218:	9b02      	ldr	r3, [sp, #8]
 800d21a:	e780      	b.n	800d11e <_dtoa_r+0x7de>
 800d21c:	2300      	movs	r3, #0
 800d21e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d220:	e782      	b.n	800d128 <_dtoa_r+0x7e8>
 800d222:	d099      	beq.n	800d158 <_dtoa_r+0x818>
 800d224:	9a08      	ldr	r2, [sp, #32]
 800d226:	331c      	adds	r3, #28
 800d228:	441a      	add	r2, r3
 800d22a:	4498      	add	r8, r3
 800d22c:	441e      	add	r6, r3
 800d22e:	9208      	str	r2, [sp, #32]
 800d230:	e792      	b.n	800d158 <_dtoa_r+0x818>
 800d232:	4603      	mov	r3, r0
 800d234:	e7f6      	b.n	800d224 <_dtoa_r+0x8e4>
 800d236:	9b07      	ldr	r3, [sp, #28]
 800d238:	9704      	str	r7, [sp, #16]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	dc20      	bgt.n	800d280 <_dtoa_r+0x940>
 800d23e:	9300      	str	r3, [sp, #0]
 800d240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d242:	2b02      	cmp	r3, #2
 800d244:	dd1e      	ble.n	800d284 <_dtoa_r+0x944>
 800d246:	9b00      	ldr	r3, [sp, #0]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	f47f aec0 	bne.w	800cfce <_dtoa_r+0x68e>
 800d24e:	4621      	mov	r1, r4
 800d250:	2205      	movs	r2, #5
 800d252:	4658      	mov	r0, fp
 800d254:	f000 fa9a 	bl	800d78c <__multadd>
 800d258:	4601      	mov	r1, r0
 800d25a:	4604      	mov	r4, r0
 800d25c:	4648      	mov	r0, r9
 800d25e:	f000 fcad 	bl	800dbbc <__mcmp>
 800d262:	2800      	cmp	r0, #0
 800d264:	f77f aeb3 	ble.w	800cfce <_dtoa_r+0x68e>
 800d268:	4656      	mov	r6, sl
 800d26a:	2331      	movs	r3, #49	@ 0x31
 800d26c:	f806 3b01 	strb.w	r3, [r6], #1
 800d270:	9b04      	ldr	r3, [sp, #16]
 800d272:	3301      	adds	r3, #1
 800d274:	9304      	str	r3, [sp, #16]
 800d276:	e6ae      	b.n	800cfd6 <_dtoa_r+0x696>
 800d278:	9c07      	ldr	r4, [sp, #28]
 800d27a:	9704      	str	r7, [sp, #16]
 800d27c:	4625      	mov	r5, r4
 800d27e:	e7f3      	b.n	800d268 <_dtoa_r+0x928>
 800d280:	9b07      	ldr	r3, [sp, #28]
 800d282:	9300      	str	r3, [sp, #0]
 800d284:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d286:	2b00      	cmp	r3, #0
 800d288:	f000 8104 	beq.w	800d494 <_dtoa_r+0xb54>
 800d28c:	2e00      	cmp	r6, #0
 800d28e:	dd05      	ble.n	800d29c <_dtoa_r+0x95c>
 800d290:	4629      	mov	r1, r5
 800d292:	4632      	mov	r2, r6
 800d294:	4658      	mov	r0, fp
 800d296:	f000 fc25 	bl	800dae4 <__lshift>
 800d29a:	4605      	mov	r5, r0
 800d29c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d05a      	beq.n	800d358 <_dtoa_r+0xa18>
 800d2a2:	6869      	ldr	r1, [r5, #4]
 800d2a4:	4658      	mov	r0, fp
 800d2a6:	f000 fa0f 	bl	800d6c8 <_Balloc>
 800d2aa:	4606      	mov	r6, r0
 800d2ac:	b928      	cbnz	r0, 800d2ba <_dtoa_r+0x97a>
 800d2ae:	4b84      	ldr	r3, [pc, #528]	@ (800d4c0 <_dtoa_r+0xb80>)
 800d2b0:	4602      	mov	r2, r0
 800d2b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d2b6:	f7ff bb5a 	b.w	800c96e <_dtoa_r+0x2e>
 800d2ba:	692a      	ldr	r2, [r5, #16]
 800d2bc:	3202      	adds	r2, #2
 800d2be:	0092      	lsls	r2, r2, #2
 800d2c0:	f105 010c 	add.w	r1, r5, #12
 800d2c4:	300c      	adds	r0, #12
 800d2c6:	f7ff faa2 	bl	800c80e <memcpy>
 800d2ca:	2201      	movs	r2, #1
 800d2cc:	4631      	mov	r1, r6
 800d2ce:	4658      	mov	r0, fp
 800d2d0:	f000 fc08 	bl	800dae4 <__lshift>
 800d2d4:	f10a 0301 	add.w	r3, sl, #1
 800d2d8:	9307      	str	r3, [sp, #28]
 800d2da:	9b00      	ldr	r3, [sp, #0]
 800d2dc:	4453      	add	r3, sl
 800d2de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2e0:	9b02      	ldr	r3, [sp, #8]
 800d2e2:	f003 0301 	and.w	r3, r3, #1
 800d2e6:	462f      	mov	r7, r5
 800d2e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	9b07      	ldr	r3, [sp, #28]
 800d2ee:	4621      	mov	r1, r4
 800d2f0:	3b01      	subs	r3, #1
 800d2f2:	4648      	mov	r0, r9
 800d2f4:	9300      	str	r3, [sp, #0]
 800d2f6:	f7ff fa98 	bl	800c82a <quorem>
 800d2fa:	4639      	mov	r1, r7
 800d2fc:	9002      	str	r0, [sp, #8]
 800d2fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d302:	4648      	mov	r0, r9
 800d304:	f000 fc5a 	bl	800dbbc <__mcmp>
 800d308:	462a      	mov	r2, r5
 800d30a:	9008      	str	r0, [sp, #32]
 800d30c:	4621      	mov	r1, r4
 800d30e:	4658      	mov	r0, fp
 800d310:	f000 fc70 	bl	800dbf4 <__mdiff>
 800d314:	68c2      	ldr	r2, [r0, #12]
 800d316:	4606      	mov	r6, r0
 800d318:	bb02      	cbnz	r2, 800d35c <_dtoa_r+0xa1c>
 800d31a:	4601      	mov	r1, r0
 800d31c:	4648      	mov	r0, r9
 800d31e:	f000 fc4d 	bl	800dbbc <__mcmp>
 800d322:	4602      	mov	r2, r0
 800d324:	4631      	mov	r1, r6
 800d326:	4658      	mov	r0, fp
 800d328:	920e      	str	r2, [sp, #56]	@ 0x38
 800d32a:	f000 fa0d 	bl	800d748 <_Bfree>
 800d32e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d330:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d332:	9e07      	ldr	r6, [sp, #28]
 800d334:	ea43 0102 	orr.w	r1, r3, r2
 800d338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d33a:	4319      	orrs	r1, r3
 800d33c:	d110      	bne.n	800d360 <_dtoa_r+0xa20>
 800d33e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d342:	d029      	beq.n	800d398 <_dtoa_r+0xa58>
 800d344:	9b08      	ldr	r3, [sp, #32]
 800d346:	2b00      	cmp	r3, #0
 800d348:	dd02      	ble.n	800d350 <_dtoa_r+0xa10>
 800d34a:	9b02      	ldr	r3, [sp, #8]
 800d34c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d350:	9b00      	ldr	r3, [sp, #0]
 800d352:	f883 8000 	strb.w	r8, [r3]
 800d356:	e63f      	b.n	800cfd8 <_dtoa_r+0x698>
 800d358:	4628      	mov	r0, r5
 800d35a:	e7bb      	b.n	800d2d4 <_dtoa_r+0x994>
 800d35c:	2201      	movs	r2, #1
 800d35e:	e7e1      	b.n	800d324 <_dtoa_r+0x9e4>
 800d360:	9b08      	ldr	r3, [sp, #32]
 800d362:	2b00      	cmp	r3, #0
 800d364:	db04      	blt.n	800d370 <_dtoa_r+0xa30>
 800d366:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d368:	430b      	orrs	r3, r1
 800d36a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d36c:	430b      	orrs	r3, r1
 800d36e:	d120      	bne.n	800d3b2 <_dtoa_r+0xa72>
 800d370:	2a00      	cmp	r2, #0
 800d372:	dded      	ble.n	800d350 <_dtoa_r+0xa10>
 800d374:	4649      	mov	r1, r9
 800d376:	2201      	movs	r2, #1
 800d378:	4658      	mov	r0, fp
 800d37a:	f000 fbb3 	bl	800dae4 <__lshift>
 800d37e:	4621      	mov	r1, r4
 800d380:	4681      	mov	r9, r0
 800d382:	f000 fc1b 	bl	800dbbc <__mcmp>
 800d386:	2800      	cmp	r0, #0
 800d388:	dc03      	bgt.n	800d392 <_dtoa_r+0xa52>
 800d38a:	d1e1      	bne.n	800d350 <_dtoa_r+0xa10>
 800d38c:	f018 0f01 	tst.w	r8, #1
 800d390:	d0de      	beq.n	800d350 <_dtoa_r+0xa10>
 800d392:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d396:	d1d8      	bne.n	800d34a <_dtoa_r+0xa0a>
 800d398:	9a00      	ldr	r2, [sp, #0]
 800d39a:	2339      	movs	r3, #57	@ 0x39
 800d39c:	7013      	strb	r3, [r2, #0]
 800d39e:	4633      	mov	r3, r6
 800d3a0:	461e      	mov	r6, r3
 800d3a2:	3b01      	subs	r3, #1
 800d3a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d3a8:	2a39      	cmp	r2, #57	@ 0x39
 800d3aa:	d052      	beq.n	800d452 <_dtoa_r+0xb12>
 800d3ac:	3201      	adds	r2, #1
 800d3ae:	701a      	strb	r2, [r3, #0]
 800d3b0:	e612      	b.n	800cfd8 <_dtoa_r+0x698>
 800d3b2:	2a00      	cmp	r2, #0
 800d3b4:	dd07      	ble.n	800d3c6 <_dtoa_r+0xa86>
 800d3b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d3ba:	d0ed      	beq.n	800d398 <_dtoa_r+0xa58>
 800d3bc:	9a00      	ldr	r2, [sp, #0]
 800d3be:	f108 0301 	add.w	r3, r8, #1
 800d3c2:	7013      	strb	r3, [r2, #0]
 800d3c4:	e608      	b.n	800cfd8 <_dtoa_r+0x698>
 800d3c6:	9b07      	ldr	r3, [sp, #28]
 800d3c8:	9a07      	ldr	r2, [sp, #28]
 800d3ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d3ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d028      	beq.n	800d426 <_dtoa_r+0xae6>
 800d3d4:	4649      	mov	r1, r9
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	220a      	movs	r2, #10
 800d3da:	4658      	mov	r0, fp
 800d3dc:	f000 f9d6 	bl	800d78c <__multadd>
 800d3e0:	42af      	cmp	r7, r5
 800d3e2:	4681      	mov	r9, r0
 800d3e4:	f04f 0300 	mov.w	r3, #0
 800d3e8:	f04f 020a 	mov.w	r2, #10
 800d3ec:	4639      	mov	r1, r7
 800d3ee:	4658      	mov	r0, fp
 800d3f0:	d107      	bne.n	800d402 <_dtoa_r+0xac2>
 800d3f2:	f000 f9cb 	bl	800d78c <__multadd>
 800d3f6:	4607      	mov	r7, r0
 800d3f8:	4605      	mov	r5, r0
 800d3fa:	9b07      	ldr	r3, [sp, #28]
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	9307      	str	r3, [sp, #28]
 800d400:	e774      	b.n	800d2ec <_dtoa_r+0x9ac>
 800d402:	f000 f9c3 	bl	800d78c <__multadd>
 800d406:	4629      	mov	r1, r5
 800d408:	4607      	mov	r7, r0
 800d40a:	2300      	movs	r3, #0
 800d40c:	220a      	movs	r2, #10
 800d40e:	4658      	mov	r0, fp
 800d410:	f000 f9bc 	bl	800d78c <__multadd>
 800d414:	4605      	mov	r5, r0
 800d416:	e7f0      	b.n	800d3fa <_dtoa_r+0xaba>
 800d418:	9b00      	ldr	r3, [sp, #0]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	bfcc      	ite	gt
 800d41e:	461e      	movgt	r6, r3
 800d420:	2601      	movle	r6, #1
 800d422:	4456      	add	r6, sl
 800d424:	2700      	movs	r7, #0
 800d426:	4649      	mov	r1, r9
 800d428:	2201      	movs	r2, #1
 800d42a:	4658      	mov	r0, fp
 800d42c:	f000 fb5a 	bl	800dae4 <__lshift>
 800d430:	4621      	mov	r1, r4
 800d432:	4681      	mov	r9, r0
 800d434:	f000 fbc2 	bl	800dbbc <__mcmp>
 800d438:	2800      	cmp	r0, #0
 800d43a:	dcb0      	bgt.n	800d39e <_dtoa_r+0xa5e>
 800d43c:	d102      	bne.n	800d444 <_dtoa_r+0xb04>
 800d43e:	f018 0f01 	tst.w	r8, #1
 800d442:	d1ac      	bne.n	800d39e <_dtoa_r+0xa5e>
 800d444:	4633      	mov	r3, r6
 800d446:	461e      	mov	r6, r3
 800d448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d44c:	2a30      	cmp	r2, #48	@ 0x30
 800d44e:	d0fa      	beq.n	800d446 <_dtoa_r+0xb06>
 800d450:	e5c2      	b.n	800cfd8 <_dtoa_r+0x698>
 800d452:	459a      	cmp	sl, r3
 800d454:	d1a4      	bne.n	800d3a0 <_dtoa_r+0xa60>
 800d456:	9b04      	ldr	r3, [sp, #16]
 800d458:	3301      	adds	r3, #1
 800d45a:	9304      	str	r3, [sp, #16]
 800d45c:	2331      	movs	r3, #49	@ 0x31
 800d45e:	f88a 3000 	strb.w	r3, [sl]
 800d462:	e5b9      	b.n	800cfd8 <_dtoa_r+0x698>
 800d464:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d466:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d4c4 <_dtoa_r+0xb84>
 800d46a:	b11b      	cbz	r3, 800d474 <_dtoa_r+0xb34>
 800d46c:	f10a 0308 	add.w	r3, sl, #8
 800d470:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d472:	6013      	str	r3, [r2, #0]
 800d474:	4650      	mov	r0, sl
 800d476:	b019      	add	sp, #100	@ 0x64
 800d478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d47c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d47e:	2b01      	cmp	r3, #1
 800d480:	f77f ae37 	ble.w	800d0f2 <_dtoa_r+0x7b2>
 800d484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d486:	930a      	str	r3, [sp, #40]	@ 0x28
 800d488:	2001      	movs	r0, #1
 800d48a:	e655      	b.n	800d138 <_dtoa_r+0x7f8>
 800d48c:	9b00      	ldr	r3, [sp, #0]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	f77f aed6 	ble.w	800d240 <_dtoa_r+0x900>
 800d494:	4656      	mov	r6, sl
 800d496:	4621      	mov	r1, r4
 800d498:	4648      	mov	r0, r9
 800d49a:	f7ff f9c6 	bl	800c82a <quorem>
 800d49e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d4a2:	f806 8b01 	strb.w	r8, [r6], #1
 800d4a6:	9b00      	ldr	r3, [sp, #0]
 800d4a8:	eba6 020a 	sub.w	r2, r6, sl
 800d4ac:	4293      	cmp	r3, r2
 800d4ae:	ddb3      	ble.n	800d418 <_dtoa_r+0xad8>
 800d4b0:	4649      	mov	r1, r9
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	220a      	movs	r2, #10
 800d4b6:	4658      	mov	r0, fp
 800d4b8:	f000 f968 	bl	800d78c <__multadd>
 800d4bc:	4681      	mov	r9, r0
 800d4be:	e7ea      	b.n	800d496 <_dtoa_r+0xb56>
 800d4c0:	0800f728 	.word	0x0800f728
 800d4c4:	0800f6ac 	.word	0x0800f6ac

0800d4c8 <_free_r>:
 800d4c8:	b538      	push	{r3, r4, r5, lr}
 800d4ca:	4605      	mov	r5, r0
 800d4cc:	2900      	cmp	r1, #0
 800d4ce:	d041      	beq.n	800d554 <_free_r+0x8c>
 800d4d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4d4:	1f0c      	subs	r4, r1, #4
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	bfb8      	it	lt
 800d4da:	18e4      	addlt	r4, r4, r3
 800d4dc:	f000 f8e8 	bl	800d6b0 <__malloc_lock>
 800d4e0:	4a1d      	ldr	r2, [pc, #116]	@ (800d558 <_free_r+0x90>)
 800d4e2:	6813      	ldr	r3, [r2, #0]
 800d4e4:	b933      	cbnz	r3, 800d4f4 <_free_r+0x2c>
 800d4e6:	6063      	str	r3, [r4, #4]
 800d4e8:	6014      	str	r4, [r2, #0]
 800d4ea:	4628      	mov	r0, r5
 800d4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4f0:	f000 b8e4 	b.w	800d6bc <__malloc_unlock>
 800d4f4:	42a3      	cmp	r3, r4
 800d4f6:	d908      	bls.n	800d50a <_free_r+0x42>
 800d4f8:	6820      	ldr	r0, [r4, #0]
 800d4fa:	1821      	adds	r1, r4, r0
 800d4fc:	428b      	cmp	r3, r1
 800d4fe:	bf01      	itttt	eq
 800d500:	6819      	ldreq	r1, [r3, #0]
 800d502:	685b      	ldreq	r3, [r3, #4]
 800d504:	1809      	addeq	r1, r1, r0
 800d506:	6021      	streq	r1, [r4, #0]
 800d508:	e7ed      	b.n	800d4e6 <_free_r+0x1e>
 800d50a:	461a      	mov	r2, r3
 800d50c:	685b      	ldr	r3, [r3, #4]
 800d50e:	b10b      	cbz	r3, 800d514 <_free_r+0x4c>
 800d510:	42a3      	cmp	r3, r4
 800d512:	d9fa      	bls.n	800d50a <_free_r+0x42>
 800d514:	6811      	ldr	r1, [r2, #0]
 800d516:	1850      	adds	r0, r2, r1
 800d518:	42a0      	cmp	r0, r4
 800d51a:	d10b      	bne.n	800d534 <_free_r+0x6c>
 800d51c:	6820      	ldr	r0, [r4, #0]
 800d51e:	4401      	add	r1, r0
 800d520:	1850      	adds	r0, r2, r1
 800d522:	4283      	cmp	r3, r0
 800d524:	6011      	str	r1, [r2, #0]
 800d526:	d1e0      	bne.n	800d4ea <_free_r+0x22>
 800d528:	6818      	ldr	r0, [r3, #0]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	6053      	str	r3, [r2, #4]
 800d52e:	4408      	add	r0, r1
 800d530:	6010      	str	r0, [r2, #0]
 800d532:	e7da      	b.n	800d4ea <_free_r+0x22>
 800d534:	d902      	bls.n	800d53c <_free_r+0x74>
 800d536:	230c      	movs	r3, #12
 800d538:	602b      	str	r3, [r5, #0]
 800d53a:	e7d6      	b.n	800d4ea <_free_r+0x22>
 800d53c:	6820      	ldr	r0, [r4, #0]
 800d53e:	1821      	adds	r1, r4, r0
 800d540:	428b      	cmp	r3, r1
 800d542:	bf04      	itt	eq
 800d544:	6819      	ldreq	r1, [r3, #0]
 800d546:	685b      	ldreq	r3, [r3, #4]
 800d548:	6063      	str	r3, [r4, #4]
 800d54a:	bf04      	itt	eq
 800d54c:	1809      	addeq	r1, r1, r0
 800d54e:	6021      	streq	r1, [r4, #0]
 800d550:	6054      	str	r4, [r2, #4]
 800d552:	e7ca      	b.n	800d4ea <_free_r+0x22>
 800d554:	bd38      	pop	{r3, r4, r5, pc}
 800d556:	bf00      	nop
 800d558:	20002bc0 	.word	0x20002bc0

0800d55c <malloc>:
 800d55c:	4b02      	ldr	r3, [pc, #8]	@ (800d568 <malloc+0xc>)
 800d55e:	4601      	mov	r1, r0
 800d560:	6818      	ldr	r0, [r3, #0]
 800d562:	f000 b825 	b.w	800d5b0 <_malloc_r>
 800d566:	bf00      	nop
 800d568:	20000150 	.word	0x20000150

0800d56c <sbrk_aligned>:
 800d56c:	b570      	push	{r4, r5, r6, lr}
 800d56e:	4e0f      	ldr	r6, [pc, #60]	@ (800d5ac <sbrk_aligned+0x40>)
 800d570:	460c      	mov	r4, r1
 800d572:	6831      	ldr	r1, [r6, #0]
 800d574:	4605      	mov	r5, r0
 800d576:	b911      	cbnz	r1, 800d57e <sbrk_aligned+0x12>
 800d578:	f000 fe46 	bl	800e208 <_sbrk_r>
 800d57c:	6030      	str	r0, [r6, #0]
 800d57e:	4621      	mov	r1, r4
 800d580:	4628      	mov	r0, r5
 800d582:	f000 fe41 	bl	800e208 <_sbrk_r>
 800d586:	1c43      	adds	r3, r0, #1
 800d588:	d103      	bne.n	800d592 <sbrk_aligned+0x26>
 800d58a:	f04f 34ff 	mov.w	r4, #4294967295
 800d58e:	4620      	mov	r0, r4
 800d590:	bd70      	pop	{r4, r5, r6, pc}
 800d592:	1cc4      	adds	r4, r0, #3
 800d594:	f024 0403 	bic.w	r4, r4, #3
 800d598:	42a0      	cmp	r0, r4
 800d59a:	d0f8      	beq.n	800d58e <sbrk_aligned+0x22>
 800d59c:	1a21      	subs	r1, r4, r0
 800d59e:	4628      	mov	r0, r5
 800d5a0:	f000 fe32 	bl	800e208 <_sbrk_r>
 800d5a4:	3001      	adds	r0, #1
 800d5a6:	d1f2      	bne.n	800d58e <sbrk_aligned+0x22>
 800d5a8:	e7ef      	b.n	800d58a <sbrk_aligned+0x1e>
 800d5aa:	bf00      	nop
 800d5ac:	20002bbc 	.word	0x20002bbc

0800d5b0 <_malloc_r>:
 800d5b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5b4:	1ccd      	adds	r5, r1, #3
 800d5b6:	f025 0503 	bic.w	r5, r5, #3
 800d5ba:	3508      	adds	r5, #8
 800d5bc:	2d0c      	cmp	r5, #12
 800d5be:	bf38      	it	cc
 800d5c0:	250c      	movcc	r5, #12
 800d5c2:	2d00      	cmp	r5, #0
 800d5c4:	4606      	mov	r6, r0
 800d5c6:	db01      	blt.n	800d5cc <_malloc_r+0x1c>
 800d5c8:	42a9      	cmp	r1, r5
 800d5ca:	d904      	bls.n	800d5d6 <_malloc_r+0x26>
 800d5cc:	230c      	movs	r3, #12
 800d5ce:	6033      	str	r3, [r6, #0]
 800d5d0:	2000      	movs	r0, #0
 800d5d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d6ac <_malloc_r+0xfc>
 800d5da:	f000 f869 	bl	800d6b0 <__malloc_lock>
 800d5de:	f8d8 3000 	ldr.w	r3, [r8]
 800d5e2:	461c      	mov	r4, r3
 800d5e4:	bb44      	cbnz	r4, 800d638 <_malloc_r+0x88>
 800d5e6:	4629      	mov	r1, r5
 800d5e8:	4630      	mov	r0, r6
 800d5ea:	f7ff ffbf 	bl	800d56c <sbrk_aligned>
 800d5ee:	1c43      	adds	r3, r0, #1
 800d5f0:	4604      	mov	r4, r0
 800d5f2:	d158      	bne.n	800d6a6 <_malloc_r+0xf6>
 800d5f4:	f8d8 4000 	ldr.w	r4, [r8]
 800d5f8:	4627      	mov	r7, r4
 800d5fa:	2f00      	cmp	r7, #0
 800d5fc:	d143      	bne.n	800d686 <_malloc_r+0xd6>
 800d5fe:	2c00      	cmp	r4, #0
 800d600:	d04b      	beq.n	800d69a <_malloc_r+0xea>
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	4639      	mov	r1, r7
 800d606:	4630      	mov	r0, r6
 800d608:	eb04 0903 	add.w	r9, r4, r3
 800d60c:	f000 fdfc 	bl	800e208 <_sbrk_r>
 800d610:	4581      	cmp	r9, r0
 800d612:	d142      	bne.n	800d69a <_malloc_r+0xea>
 800d614:	6821      	ldr	r1, [r4, #0]
 800d616:	1a6d      	subs	r5, r5, r1
 800d618:	4629      	mov	r1, r5
 800d61a:	4630      	mov	r0, r6
 800d61c:	f7ff ffa6 	bl	800d56c <sbrk_aligned>
 800d620:	3001      	adds	r0, #1
 800d622:	d03a      	beq.n	800d69a <_malloc_r+0xea>
 800d624:	6823      	ldr	r3, [r4, #0]
 800d626:	442b      	add	r3, r5
 800d628:	6023      	str	r3, [r4, #0]
 800d62a:	f8d8 3000 	ldr.w	r3, [r8]
 800d62e:	685a      	ldr	r2, [r3, #4]
 800d630:	bb62      	cbnz	r2, 800d68c <_malloc_r+0xdc>
 800d632:	f8c8 7000 	str.w	r7, [r8]
 800d636:	e00f      	b.n	800d658 <_malloc_r+0xa8>
 800d638:	6822      	ldr	r2, [r4, #0]
 800d63a:	1b52      	subs	r2, r2, r5
 800d63c:	d420      	bmi.n	800d680 <_malloc_r+0xd0>
 800d63e:	2a0b      	cmp	r2, #11
 800d640:	d917      	bls.n	800d672 <_malloc_r+0xc2>
 800d642:	1961      	adds	r1, r4, r5
 800d644:	42a3      	cmp	r3, r4
 800d646:	6025      	str	r5, [r4, #0]
 800d648:	bf18      	it	ne
 800d64a:	6059      	strne	r1, [r3, #4]
 800d64c:	6863      	ldr	r3, [r4, #4]
 800d64e:	bf08      	it	eq
 800d650:	f8c8 1000 	streq.w	r1, [r8]
 800d654:	5162      	str	r2, [r4, r5]
 800d656:	604b      	str	r3, [r1, #4]
 800d658:	4630      	mov	r0, r6
 800d65a:	f000 f82f 	bl	800d6bc <__malloc_unlock>
 800d65e:	f104 000b 	add.w	r0, r4, #11
 800d662:	1d23      	adds	r3, r4, #4
 800d664:	f020 0007 	bic.w	r0, r0, #7
 800d668:	1ac2      	subs	r2, r0, r3
 800d66a:	bf1c      	itt	ne
 800d66c:	1a1b      	subne	r3, r3, r0
 800d66e:	50a3      	strne	r3, [r4, r2]
 800d670:	e7af      	b.n	800d5d2 <_malloc_r+0x22>
 800d672:	6862      	ldr	r2, [r4, #4]
 800d674:	42a3      	cmp	r3, r4
 800d676:	bf0c      	ite	eq
 800d678:	f8c8 2000 	streq.w	r2, [r8]
 800d67c:	605a      	strne	r2, [r3, #4]
 800d67e:	e7eb      	b.n	800d658 <_malloc_r+0xa8>
 800d680:	4623      	mov	r3, r4
 800d682:	6864      	ldr	r4, [r4, #4]
 800d684:	e7ae      	b.n	800d5e4 <_malloc_r+0x34>
 800d686:	463c      	mov	r4, r7
 800d688:	687f      	ldr	r7, [r7, #4]
 800d68a:	e7b6      	b.n	800d5fa <_malloc_r+0x4a>
 800d68c:	461a      	mov	r2, r3
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	42a3      	cmp	r3, r4
 800d692:	d1fb      	bne.n	800d68c <_malloc_r+0xdc>
 800d694:	2300      	movs	r3, #0
 800d696:	6053      	str	r3, [r2, #4]
 800d698:	e7de      	b.n	800d658 <_malloc_r+0xa8>
 800d69a:	230c      	movs	r3, #12
 800d69c:	6033      	str	r3, [r6, #0]
 800d69e:	4630      	mov	r0, r6
 800d6a0:	f000 f80c 	bl	800d6bc <__malloc_unlock>
 800d6a4:	e794      	b.n	800d5d0 <_malloc_r+0x20>
 800d6a6:	6005      	str	r5, [r0, #0]
 800d6a8:	e7d6      	b.n	800d658 <_malloc_r+0xa8>
 800d6aa:	bf00      	nop
 800d6ac:	20002bc0 	.word	0x20002bc0

0800d6b0 <__malloc_lock>:
 800d6b0:	4801      	ldr	r0, [pc, #4]	@ (800d6b8 <__malloc_lock+0x8>)
 800d6b2:	f7ff b8aa 	b.w	800c80a <__retarget_lock_acquire_recursive>
 800d6b6:	bf00      	nop
 800d6b8:	20002bb8 	.word	0x20002bb8

0800d6bc <__malloc_unlock>:
 800d6bc:	4801      	ldr	r0, [pc, #4]	@ (800d6c4 <__malloc_unlock+0x8>)
 800d6be:	f7ff b8a5 	b.w	800c80c <__retarget_lock_release_recursive>
 800d6c2:	bf00      	nop
 800d6c4:	20002bb8 	.word	0x20002bb8

0800d6c8 <_Balloc>:
 800d6c8:	b570      	push	{r4, r5, r6, lr}
 800d6ca:	69c6      	ldr	r6, [r0, #28]
 800d6cc:	4604      	mov	r4, r0
 800d6ce:	460d      	mov	r5, r1
 800d6d0:	b976      	cbnz	r6, 800d6f0 <_Balloc+0x28>
 800d6d2:	2010      	movs	r0, #16
 800d6d4:	f7ff ff42 	bl	800d55c <malloc>
 800d6d8:	4602      	mov	r2, r0
 800d6da:	61e0      	str	r0, [r4, #28]
 800d6dc:	b920      	cbnz	r0, 800d6e8 <_Balloc+0x20>
 800d6de:	4b18      	ldr	r3, [pc, #96]	@ (800d740 <_Balloc+0x78>)
 800d6e0:	4818      	ldr	r0, [pc, #96]	@ (800d744 <_Balloc+0x7c>)
 800d6e2:	216b      	movs	r1, #107	@ 0x6b
 800d6e4:	f000 fda0 	bl	800e228 <__assert_func>
 800d6e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6ec:	6006      	str	r6, [r0, #0]
 800d6ee:	60c6      	str	r6, [r0, #12]
 800d6f0:	69e6      	ldr	r6, [r4, #28]
 800d6f2:	68f3      	ldr	r3, [r6, #12]
 800d6f4:	b183      	cbz	r3, 800d718 <_Balloc+0x50>
 800d6f6:	69e3      	ldr	r3, [r4, #28]
 800d6f8:	68db      	ldr	r3, [r3, #12]
 800d6fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d6fe:	b9b8      	cbnz	r0, 800d730 <_Balloc+0x68>
 800d700:	2101      	movs	r1, #1
 800d702:	fa01 f605 	lsl.w	r6, r1, r5
 800d706:	1d72      	adds	r2, r6, #5
 800d708:	0092      	lsls	r2, r2, #2
 800d70a:	4620      	mov	r0, r4
 800d70c:	f000 fdaa 	bl	800e264 <_calloc_r>
 800d710:	b160      	cbz	r0, 800d72c <_Balloc+0x64>
 800d712:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d716:	e00e      	b.n	800d736 <_Balloc+0x6e>
 800d718:	2221      	movs	r2, #33	@ 0x21
 800d71a:	2104      	movs	r1, #4
 800d71c:	4620      	mov	r0, r4
 800d71e:	f000 fda1 	bl	800e264 <_calloc_r>
 800d722:	69e3      	ldr	r3, [r4, #28]
 800d724:	60f0      	str	r0, [r6, #12]
 800d726:	68db      	ldr	r3, [r3, #12]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d1e4      	bne.n	800d6f6 <_Balloc+0x2e>
 800d72c:	2000      	movs	r0, #0
 800d72e:	bd70      	pop	{r4, r5, r6, pc}
 800d730:	6802      	ldr	r2, [r0, #0]
 800d732:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d736:	2300      	movs	r3, #0
 800d738:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d73c:	e7f7      	b.n	800d72e <_Balloc+0x66>
 800d73e:	bf00      	nop
 800d740:	0800f6b9 	.word	0x0800f6b9
 800d744:	0800f739 	.word	0x0800f739

0800d748 <_Bfree>:
 800d748:	b570      	push	{r4, r5, r6, lr}
 800d74a:	69c6      	ldr	r6, [r0, #28]
 800d74c:	4605      	mov	r5, r0
 800d74e:	460c      	mov	r4, r1
 800d750:	b976      	cbnz	r6, 800d770 <_Bfree+0x28>
 800d752:	2010      	movs	r0, #16
 800d754:	f7ff ff02 	bl	800d55c <malloc>
 800d758:	4602      	mov	r2, r0
 800d75a:	61e8      	str	r0, [r5, #28]
 800d75c:	b920      	cbnz	r0, 800d768 <_Bfree+0x20>
 800d75e:	4b09      	ldr	r3, [pc, #36]	@ (800d784 <_Bfree+0x3c>)
 800d760:	4809      	ldr	r0, [pc, #36]	@ (800d788 <_Bfree+0x40>)
 800d762:	218f      	movs	r1, #143	@ 0x8f
 800d764:	f000 fd60 	bl	800e228 <__assert_func>
 800d768:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d76c:	6006      	str	r6, [r0, #0]
 800d76e:	60c6      	str	r6, [r0, #12]
 800d770:	b13c      	cbz	r4, 800d782 <_Bfree+0x3a>
 800d772:	69eb      	ldr	r3, [r5, #28]
 800d774:	6862      	ldr	r2, [r4, #4]
 800d776:	68db      	ldr	r3, [r3, #12]
 800d778:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d77c:	6021      	str	r1, [r4, #0]
 800d77e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d782:	bd70      	pop	{r4, r5, r6, pc}
 800d784:	0800f6b9 	.word	0x0800f6b9
 800d788:	0800f739 	.word	0x0800f739

0800d78c <__multadd>:
 800d78c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d790:	690d      	ldr	r5, [r1, #16]
 800d792:	4607      	mov	r7, r0
 800d794:	460c      	mov	r4, r1
 800d796:	461e      	mov	r6, r3
 800d798:	f101 0c14 	add.w	ip, r1, #20
 800d79c:	2000      	movs	r0, #0
 800d79e:	f8dc 3000 	ldr.w	r3, [ip]
 800d7a2:	b299      	uxth	r1, r3
 800d7a4:	fb02 6101 	mla	r1, r2, r1, r6
 800d7a8:	0c1e      	lsrs	r6, r3, #16
 800d7aa:	0c0b      	lsrs	r3, r1, #16
 800d7ac:	fb02 3306 	mla	r3, r2, r6, r3
 800d7b0:	b289      	uxth	r1, r1
 800d7b2:	3001      	adds	r0, #1
 800d7b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d7b8:	4285      	cmp	r5, r0
 800d7ba:	f84c 1b04 	str.w	r1, [ip], #4
 800d7be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d7c2:	dcec      	bgt.n	800d79e <__multadd+0x12>
 800d7c4:	b30e      	cbz	r6, 800d80a <__multadd+0x7e>
 800d7c6:	68a3      	ldr	r3, [r4, #8]
 800d7c8:	42ab      	cmp	r3, r5
 800d7ca:	dc19      	bgt.n	800d800 <__multadd+0x74>
 800d7cc:	6861      	ldr	r1, [r4, #4]
 800d7ce:	4638      	mov	r0, r7
 800d7d0:	3101      	adds	r1, #1
 800d7d2:	f7ff ff79 	bl	800d6c8 <_Balloc>
 800d7d6:	4680      	mov	r8, r0
 800d7d8:	b928      	cbnz	r0, 800d7e6 <__multadd+0x5a>
 800d7da:	4602      	mov	r2, r0
 800d7dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d810 <__multadd+0x84>)
 800d7de:	480d      	ldr	r0, [pc, #52]	@ (800d814 <__multadd+0x88>)
 800d7e0:	21ba      	movs	r1, #186	@ 0xba
 800d7e2:	f000 fd21 	bl	800e228 <__assert_func>
 800d7e6:	6922      	ldr	r2, [r4, #16]
 800d7e8:	3202      	adds	r2, #2
 800d7ea:	f104 010c 	add.w	r1, r4, #12
 800d7ee:	0092      	lsls	r2, r2, #2
 800d7f0:	300c      	adds	r0, #12
 800d7f2:	f7ff f80c 	bl	800c80e <memcpy>
 800d7f6:	4621      	mov	r1, r4
 800d7f8:	4638      	mov	r0, r7
 800d7fa:	f7ff ffa5 	bl	800d748 <_Bfree>
 800d7fe:	4644      	mov	r4, r8
 800d800:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d804:	3501      	adds	r5, #1
 800d806:	615e      	str	r6, [r3, #20]
 800d808:	6125      	str	r5, [r4, #16]
 800d80a:	4620      	mov	r0, r4
 800d80c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d810:	0800f728 	.word	0x0800f728
 800d814:	0800f739 	.word	0x0800f739

0800d818 <__hi0bits>:
 800d818:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d81c:	4603      	mov	r3, r0
 800d81e:	bf36      	itet	cc
 800d820:	0403      	lslcc	r3, r0, #16
 800d822:	2000      	movcs	r0, #0
 800d824:	2010      	movcc	r0, #16
 800d826:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d82a:	bf3c      	itt	cc
 800d82c:	021b      	lslcc	r3, r3, #8
 800d82e:	3008      	addcc	r0, #8
 800d830:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d834:	bf3c      	itt	cc
 800d836:	011b      	lslcc	r3, r3, #4
 800d838:	3004      	addcc	r0, #4
 800d83a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d83e:	bf3c      	itt	cc
 800d840:	009b      	lslcc	r3, r3, #2
 800d842:	3002      	addcc	r0, #2
 800d844:	2b00      	cmp	r3, #0
 800d846:	db05      	blt.n	800d854 <__hi0bits+0x3c>
 800d848:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d84c:	f100 0001 	add.w	r0, r0, #1
 800d850:	bf08      	it	eq
 800d852:	2020      	moveq	r0, #32
 800d854:	4770      	bx	lr

0800d856 <__lo0bits>:
 800d856:	6803      	ldr	r3, [r0, #0]
 800d858:	4602      	mov	r2, r0
 800d85a:	f013 0007 	ands.w	r0, r3, #7
 800d85e:	d00b      	beq.n	800d878 <__lo0bits+0x22>
 800d860:	07d9      	lsls	r1, r3, #31
 800d862:	d421      	bmi.n	800d8a8 <__lo0bits+0x52>
 800d864:	0798      	lsls	r0, r3, #30
 800d866:	bf49      	itett	mi
 800d868:	085b      	lsrmi	r3, r3, #1
 800d86a:	089b      	lsrpl	r3, r3, #2
 800d86c:	2001      	movmi	r0, #1
 800d86e:	6013      	strmi	r3, [r2, #0]
 800d870:	bf5c      	itt	pl
 800d872:	6013      	strpl	r3, [r2, #0]
 800d874:	2002      	movpl	r0, #2
 800d876:	4770      	bx	lr
 800d878:	b299      	uxth	r1, r3
 800d87a:	b909      	cbnz	r1, 800d880 <__lo0bits+0x2a>
 800d87c:	0c1b      	lsrs	r3, r3, #16
 800d87e:	2010      	movs	r0, #16
 800d880:	b2d9      	uxtb	r1, r3
 800d882:	b909      	cbnz	r1, 800d888 <__lo0bits+0x32>
 800d884:	3008      	adds	r0, #8
 800d886:	0a1b      	lsrs	r3, r3, #8
 800d888:	0719      	lsls	r1, r3, #28
 800d88a:	bf04      	itt	eq
 800d88c:	091b      	lsreq	r3, r3, #4
 800d88e:	3004      	addeq	r0, #4
 800d890:	0799      	lsls	r1, r3, #30
 800d892:	bf04      	itt	eq
 800d894:	089b      	lsreq	r3, r3, #2
 800d896:	3002      	addeq	r0, #2
 800d898:	07d9      	lsls	r1, r3, #31
 800d89a:	d403      	bmi.n	800d8a4 <__lo0bits+0x4e>
 800d89c:	085b      	lsrs	r3, r3, #1
 800d89e:	f100 0001 	add.w	r0, r0, #1
 800d8a2:	d003      	beq.n	800d8ac <__lo0bits+0x56>
 800d8a4:	6013      	str	r3, [r2, #0]
 800d8a6:	4770      	bx	lr
 800d8a8:	2000      	movs	r0, #0
 800d8aa:	4770      	bx	lr
 800d8ac:	2020      	movs	r0, #32
 800d8ae:	4770      	bx	lr

0800d8b0 <__i2b>:
 800d8b0:	b510      	push	{r4, lr}
 800d8b2:	460c      	mov	r4, r1
 800d8b4:	2101      	movs	r1, #1
 800d8b6:	f7ff ff07 	bl	800d6c8 <_Balloc>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	b928      	cbnz	r0, 800d8ca <__i2b+0x1a>
 800d8be:	4b05      	ldr	r3, [pc, #20]	@ (800d8d4 <__i2b+0x24>)
 800d8c0:	4805      	ldr	r0, [pc, #20]	@ (800d8d8 <__i2b+0x28>)
 800d8c2:	f240 1145 	movw	r1, #325	@ 0x145
 800d8c6:	f000 fcaf 	bl	800e228 <__assert_func>
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	6144      	str	r4, [r0, #20]
 800d8ce:	6103      	str	r3, [r0, #16]
 800d8d0:	bd10      	pop	{r4, pc}
 800d8d2:	bf00      	nop
 800d8d4:	0800f728 	.word	0x0800f728
 800d8d8:	0800f739 	.word	0x0800f739

0800d8dc <__multiply>:
 800d8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e0:	4614      	mov	r4, r2
 800d8e2:	690a      	ldr	r2, [r1, #16]
 800d8e4:	6923      	ldr	r3, [r4, #16]
 800d8e6:	429a      	cmp	r2, r3
 800d8e8:	bfa8      	it	ge
 800d8ea:	4623      	movge	r3, r4
 800d8ec:	460f      	mov	r7, r1
 800d8ee:	bfa4      	itt	ge
 800d8f0:	460c      	movge	r4, r1
 800d8f2:	461f      	movge	r7, r3
 800d8f4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d8f8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d8fc:	68a3      	ldr	r3, [r4, #8]
 800d8fe:	6861      	ldr	r1, [r4, #4]
 800d900:	eb0a 0609 	add.w	r6, sl, r9
 800d904:	42b3      	cmp	r3, r6
 800d906:	b085      	sub	sp, #20
 800d908:	bfb8      	it	lt
 800d90a:	3101      	addlt	r1, #1
 800d90c:	f7ff fedc 	bl	800d6c8 <_Balloc>
 800d910:	b930      	cbnz	r0, 800d920 <__multiply+0x44>
 800d912:	4602      	mov	r2, r0
 800d914:	4b44      	ldr	r3, [pc, #272]	@ (800da28 <__multiply+0x14c>)
 800d916:	4845      	ldr	r0, [pc, #276]	@ (800da2c <__multiply+0x150>)
 800d918:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d91c:	f000 fc84 	bl	800e228 <__assert_func>
 800d920:	f100 0514 	add.w	r5, r0, #20
 800d924:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d928:	462b      	mov	r3, r5
 800d92a:	2200      	movs	r2, #0
 800d92c:	4543      	cmp	r3, r8
 800d92e:	d321      	bcc.n	800d974 <__multiply+0x98>
 800d930:	f107 0114 	add.w	r1, r7, #20
 800d934:	f104 0214 	add.w	r2, r4, #20
 800d938:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d93c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d940:	9302      	str	r3, [sp, #8]
 800d942:	1b13      	subs	r3, r2, r4
 800d944:	3b15      	subs	r3, #21
 800d946:	f023 0303 	bic.w	r3, r3, #3
 800d94a:	3304      	adds	r3, #4
 800d94c:	f104 0715 	add.w	r7, r4, #21
 800d950:	42ba      	cmp	r2, r7
 800d952:	bf38      	it	cc
 800d954:	2304      	movcc	r3, #4
 800d956:	9301      	str	r3, [sp, #4]
 800d958:	9b02      	ldr	r3, [sp, #8]
 800d95a:	9103      	str	r1, [sp, #12]
 800d95c:	428b      	cmp	r3, r1
 800d95e:	d80c      	bhi.n	800d97a <__multiply+0x9e>
 800d960:	2e00      	cmp	r6, #0
 800d962:	dd03      	ble.n	800d96c <__multiply+0x90>
 800d964:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d05b      	beq.n	800da24 <__multiply+0x148>
 800d96c:	6106      	str	r6, [r0, #16]
 800d96e:	b005      	add	sp, #20
 800d970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d974:	f843 2b04 	str.w	r2, [r3], #4
 800d978:	e7d8      	b.n	800d92c <__multiply+0x50>
 800d97a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d97e:	f1ba 0f00 	cmp.w	sl, #0
 800d982:	d024      	beq.n	800d9ce <__multiply+0xf2>
 800d984:	f104 0e14 	add.w	lr, r4, #20
 800d988:	46a9      	mov	r9, r5
 800d98a:	f04f 0c00 	mov.w	ip, #0
 800d98e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d992:	f8d9 3000 	ldr.w	r3, [r9]
 800d996:	fa1f fb87 	uxth.w	fp, r7
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d9a0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d9a4:	f8d9 7000 	ldr.w	r7, [r9]
 800d9a8:	4463      	add	r3, ip
 800d9aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d9ae:	fb0a c70b 	mla	r7, sl, fp, ip
 800d9b2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d9bc:	4572      	cmp	r2, lr
 800d9be:	f849 3b04 	str.w	r3, [r9], #4
 800d9c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d9c6:	d8e2      	bhi.n	800d98e <__multiply+0xb2>
 800d9c8:	9b01      	ldr	r3, [sp, #4]
 800d9ca:	f845 c003 	str.w	ip, [r5, r3]
 800d9ce:	9b03      	ldr	r3, [sp, #12]
 800d9d0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d9d4:	3104      	adds	r1, #4
 800d9d6:	f1b9 0f00 	cmp.w	r9, #0
 800d9da:	d021      	beq.n	800da20 <__multiply+0x144>
 800d9dc:	682b      	ldr	r3, [r5, #0]
 800d9de:	f104 0c14 	add.w	ip, r4, #20
 800d9e2:	46ae      	mov	lr, r5
 800d9e4:	f04f 0a00 	mov.w	sl, #0
 800d9e8:	f8bc b000 	ldrh.w	fp, [ip]
 800d9ec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d9f0:	fb09 770b 	mla	r7, r9, fp, r7
 800d9f4:	4457      	add	r7, sl
 800d9f6:	b29b      	uxth	r3, r3
 800d9f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d9fc:	f84e 3b04 	str.w	r3, [lr], #4
 800da00:	f85c 3b04 	ldr.w	r3, [ip], #4
 800da04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da08:	f8be 3000 	ldrh.w	r3, [lr]
 800da0c:	fb09 330a 	mla	r3, r9, sl, r3
 800da10:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800da14:	4562      	cmp	r2, ip
 800da16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da1a:	d8e5      	bhi.n	800d9e8 <__multiply+0x10c>
 800da1c:	9f01      	ldr	r7, [sp, #4]
 800da1e:	51eb      	str	r3, [r5, r7]
 800da20:	3504      	adds	r5, #4
 800da22:	e799      	b.n	800d958 <__multiply+0x7c>
 800da24:	3e01      	subs	r6, #1
 800da26:	e79b      	b.n	800d960 <__multiply+0x84>
 800da28:	0800f728 	.word	0x0800f728
 800da2c:	0800f739 	.word	0x0800f739

0800da30 <__pow5mult>:
 800da30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da34:	4615      	mov	r5, r2
 800da36:	f012 0203 	ands.w	r2, r2, #3
 800da3a:	4607      	mov	r7, r0
 800da3c:	460e      	mov	r6, r1
 800da3e:	d007      	beq.n	800da50 <__pow5mult+0x20>
 800da40:	4c25      	ldr	r4, [pc, #148]	@ (800dad8 <__pow5mult+0xa8>)
 800da42:	3a01      	subs	r2, #1
 800da44:	2300      	movs	r3, #0
 800da46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da4a:	f7ff fe9f 	bl	800d78c <__multadd>
 800da4e:	4606      	mov	r6, r0
 800da50:	10ad      	asrs	r5, r5, #2
 800da52:	d03d      	beq.n	800dad0 <__pow5mult+0xa0>
 800da54:	69fc      	ldr	r4, [r7, #28]
 800da56:	b97c      	cbnz	r4, 800da78 <__pow5mult+0x48>
 800da58:	2010      	movs	r0, #16
 800da5a:	f7ff fd7f 	bl	800d55c <malloc>
 800da5e:	4602      	mov	r2, r0
 800da60:	61f8      	str	r0, [r7, #28]
 800da62:	b928      	cbnz	r0, 800da70 <__pow5mult+0x40>
 800da64:	4b1d      	ldr	r3, [pc, #116]	@ (800dadc <__pow5mult+0xac>)
 800da66:	481e      	ldr	r0, [pc, #120]	@ (800dae0 <__pow5mult+0xb0>)
 800da68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800da6c:	f000 fbdc 	bl	800e228 <__assert_func>
 800da70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da74:	6004      	str	r4, [r0, #0]
 800da76:	60c4      	str	r4, [r0, #12]
 800da78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800da7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da80:	b94c      	cbnz	r4, 800da96 <__pow5mult+0x66>
 800da82:	f240 2171 	movw	r1, #625	@ 0x271
 800da86:	4638      	mov	r0, r7
 800da88:	f7ff ff12 	bl	800d8b0 <__i2b>
 800da8c:	2300      	movs	r3, #0
 800da8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800da92:	4604      	mov	r4, r0
 800da94:	6003      	str	r3, [r0, #0]
 800da96:	f04f 0900 	mov.w	r9, #0
 800da9a:	07eb      	lsls	r3, r5, #31
 800da9c:	d50a      	bpl.n	800dab4 <__pow5mult+0x84>
 800da9e:	4631      	mov	r1, r6
 800daa0:	4622      	mov	r2, r4
 800daa2:	4638      	mov	r0, r7
 800daa4:	f7ff ff1a 	bl	800d8dc <__multiply>
 800daa8:	4631      	mov	r1, r6
 800daaa:	4680      	mov	r8, r0
 800daac:	4638      	mov	r0, r7
 800daae:	f7ff fe4b 	bl	800d748 <_Bfree>
 800dab2:	4646      	mov	r6, r8
 800dab4:	106d      	asrs	r5, r5, #1
 800dab6:	d00b      	beq.n	800dad0 <__pow5mult+0xa0>
 800dab8:	6820      	ldr	r0, [r4, #0]
 800daba:	b938      	cbnz	r0, 800dacc <__pow5mult+0x9c>
 800dabc:	4622      	mov	r2, r4
 800dabe:	4621      	mov	r1, r4
 800dac0:	4638      	mov	r0, r7
 800dac2:	f7ff ff0b 	bl	800d8dc <__multiply>
 800dac6:	6020      	str	r0, [r4, #0]
 800dac8:	f8c0 9000 	str.w	r9, [r0]
 800dacc:	4604      	mov	r4, r0
 800dace:	e7e4      	b.n	800da9a <__pow5mult+0x6a>
 800dad0:	4630      	mov	r0, r6
 800dad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dad6:	bf00      	nop
 800dad8:	0800f794 	.word	0x0800f794
 800dadc:	0800f6b9 	.word	0x0800f6b9
 800dae0:	0800f739 	.word	0x0800f739

0800dae4 <__lshift>:
 800dae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dae8:	460c      	mov	r4, r1
 800daea:	6849      	ldr	r1, [r1, #4]
 800daec:	6923      	ldr	r3, [r4, #16]
 800daee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800daf2:	68a3      	ldr	r3, [r4, #8]
 800daf4:	4607      	mov	r7, r0
 800daf6:	4691      	mov	r9, r2
 800daf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dafc:	f108 0601 	add.w	r6, r8, #1
 800db00:	42b3      	cmp	r3, r6
 800db02:	db0b      	blt.n	800db1c <__lshift+0x38>
 800db04:	4638      	mov	r0, r7
 800db06:	f7ff fddf 	bl	800d6c8 <_Balloc>
 800db0a:	4605      	mov	r5, r0
 800db0c:	b948      	cbnz	r0, 800db22 <__lshift+0x3e>
 800db0e:	4602      	mov	r2, r0
 800db10:	4b28      	ldr	r3, [pc, #160]	@ (800dbb4 <__lshift+0xd0>)
 800db12:	4829      	ldr	r0, [pc, #164]	@ (800dbb8 <__lshift+0xd4>)
 800db14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800db18:	f000 fb86 	bl	800e228 <__assert_func>
 800db1c:	3101      	adds	r1, #1
 800db1e:	005b      	lsls	r3, r3, #1
 800db20:	e7ee      	b.n	800db00 <__lshift+0x1c>
 800db22:	2300      	movs	r3, #0
 800db24:	f100 0114 	add.w	r1, r0, #20
 800db28:	f100 0210 	add.w	r2, r0, #16
 800db2c:	4618      	mov	r0, r3
 800db2e:	4553      	cmp	r3, sl
 800db30:	db33      	blt.n	800db9a <__lshift+0xb6>
 800db32:	6920      	ldr	r0, [r4, #16]
 800db34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db38:	f104 0314 	add.w	r3, r4, #20
 800db3c:	f019 091f 	ands.w	r9, r9, #31
 800db40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db48:	d02b      	beq.n	800dba2 <__lshift+0xbe>
 800db4a:	f1c9 0e20 	rsb	lr, r9, #32
 800db4e:	468a      	mov	sl, r1
 800db50:	2200      	movs	r2, #0
 800db52:	6818      	ldr	r0, [r3, #0]
 800db54:	fa00 f009 	lsl.w	r0, r0, r9
 800db58:	4310      	orrs	r0, r2
 800db5a:	f84a 0b04 	str.w	r0, [sl], #4
 800db5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800db62:	459c      	cmp	ip, r3
 800db64:	fa22 f20e 	lsr.w	r2, r2, lr
 800db68:	d8f3      	bhi.n	800db52 <__lshift+0x6e>
 800db6a:	ebac 0304 	sub.w	r3, ip, r4
 800db6e:	3b15      	subs	r3, #21
 800db70:	f023 0303 	bic.w	r3, r3, #3
 800db74:	3304      	adds	r3, #4
 800db76:	f104 0015 	add.w	r0, r4, #21
 800db7a:	4584      	cmp	ip, r0
 800db7c:	bf38      	it	cc
 800db7e:	2304      	movcc	r3, #4
 800db80:	50ca      	str	r2, [r1, r3]
 800db82:	b10a      	cbz	r2, 800db88 <__lshift+0xa4>
 800db84:	f108 0602 	add.w	r6, r8, #2
 800db88:	3e01      	subs	r6, #1
 800db8a:	4638      	mov	r0, r7
 800db8c:	612e      	str	r6, [r5, #16]
 800db8e:	4621      	mov	r1, r4
 800db90:	f7ff fdda 	bl	800d748 <_Bfree>
 800db94:	4628      	mov	r0, r5
 800db96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db9a:	f842 0f04 	str.w	r0, [r2, #4]!
 800db9e:	3301      	adds	r3, #1
 800dba0:	e7c5      	b.n	800db2e <__lshift+0x4a>
 800dba2:	3904      	subs	r1, #4
 800dba4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dba8:	f841 2f04 	str.w	r2, [r1, #4]!
 800dbac:	459c      	cmp	ip, r3
 800dbae:	d8f9      	bhi.n	800dba4 <__lshift+0xc0>
 800dbb0:	e7ea      	b.n	800db88 <__lshift+0xa4>
 800dbb2:	bf00      	nop
 800dbb4:	0800f728 	.word	0x0800f728
 800dbb8:	0800f739 	.word	0x0800f739

0800dbbc <__mcmp>:
 800dbbc:	690a      	ldr	r2, [r1, #16]
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	6900      	ldr	r0, [r0, #16]
 800dbc2:	1a80      	subs	r0, r0, r2
 800dbc4:	b530      	push	{r4, r5, lr}
 800dbc6:	d10e      	bne.n	800dbe6 <__mcmp+0x2a>
 800dbc8:	3314      	adds	r3, #20
 800dbca:	3114      	adds	r1, #20
 800dbcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dbd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dbd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbdc:	4295      	cmp	r5, r2
 800dbde:	d003      	beq.n	800dbe8 <__mcmp+0x2c>
 800dbe0:	d205      	bcs.n	800dbee <__mcmp+0x32>
 800dbe2:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe6:	bd30      	pop	{r4, r5, pc}
 800dbe8:	42a3      	cmp	r3, r4
 800dbea:	d3f3      	bcc.n	800dbd4 <__mcmp+0x18>
 800dbec:	e7fb      	b.n	800dbe6 <__mcmp+0x2a>
 800dbee:	2001      	movs	r0, #1
 800dbf0:	e7f9      	b.n	800dbe6 <__mcmp+0x2a>
	...

0800dbf4 <__mdiff>:
 800dbf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbf8:	4689      	mov	r9, r1
 800dbfa:	4606      	mov	r6, r0
 800dbfc:	4611      	mov	r1, r2
 800dbfe:	4648      	mov	r0, r9
 800dc00:	4614      	mov	r4, r2
 800dc02:	f7ff ffdb 	bl	800dbbc <__mcmp>
 800dc06:	1e05      	subs	r5, r0, #0
 800dc08:	d112      	bne.n	800dc30 <__mdiff+0x3c>
 800dc0a:	4629      	mov	r1, r5
 800dc0c:	4630      	mov	r0, r6
 800dc0e:	f7ff fd5b 	bl	800d6c8 <_Balloc>
 800dc12:	4602      	mov	r2, r0
 800dc14:	b928      	cbnz	r0, 800dc22 <__mdiff+0x2e>
 800dc16:	4b3f      	ldr	r3, [pc, #252]	@ (800dd14 <__mdiff+0x120>)
 800dc18:	f240 2137 	movw	r1, #567	@ 0x237
 800dc1c:	483e      	ldr	r0, [pc, #248]	@ (800dd18 <__mdiff+0x124>)
 800dc1e:	f000 fb03 	bl	800e228 <__assert_func>
 800dc22:	2301      	movs	r3, #1
 800dc24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc28:	4610      	mov	r0, r2
 800dc2a:	b003      	add	sp, #12
 800dc2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc30:	bfbc      	itt	lt
 800dc32:	464b      	movlt	r3, r9
 800dc34:	46a1      	movlt	r9, r4
 800dc36:	4630      	mov	r0, r6
 800dc38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dc3c:	bfba      	itte	lt
 800dc3e:	461c      	movlt	r4, r3
 800dc40:	2501      	movlt	r5, #1
 800dc42:	2500      	movge	r5, #0
 800dc44:	f7ff fd40 	bl	800d6c8 <_Balloc>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	b918      	cbnz	r0, 800dc54 <__mdiff+0x60>
 800dc4c:	4b31      	ldr	r3, [pc, #196]	@ (800dd14 <__mdiff+0x120>)
 800dc4e:	f240 2145 	movw	r1, #581	@ 0x245
 800dc52:	e7e3      	b.n	800dc1c <__mdiff+0x28>
 800dc54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dc58:	6926      	ldr	r6, [r4, #16]
 800dc5a:	60c5      	str	r5, [r0, #12]
 800dc5c:	f109 0310 	add.w	r3, r9, #16
 800dc60:	f109 0514 	add.w	r5, r9, #20
 800dc64:	f104 0e14 	add.w	lr, r4, #20
 800dc68:	f100 0b14 	add.w	fp, r0, #20
 800dc6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dc70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dc74:	9301      	str	r3, [sp, #4]
 800dc76:	46d9      	mov	r9, fp
 800dc78:	f04f 0c00 	mov.w	ip, #0
 800dc7c:	9b01      	ldr	r3, [sp, #4]
 800dc7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dc82:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dc86:	9301      	str	r3, [sp, #4]
 800dc88:	fa1f f38a 	uxth.w	r3, sl
 800dc8c:	4619      	mov	r1, r3
 800dc8e:	b283      	uxth	r3, r0
 800dc90:	1acb      	subs	r3, r1, r3
 800dc92:	0c00      	lsrs	r0, r0, #16
 800dc94:	4463      	add	r3, ip
 800dc96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dc9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dca4:	4576      	cmp	r6, lr
 800dca6:	f849 3b04 	str.w	r3, [r9], #4
 800dcaa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dcae:	d8e5      	bhi.n	800dc7c <__mdiff+0x88>
 800dcb0:	1b33      	subs	r3, r6, r4
 800dcb2:	3b15      	subs	r3, #21
 800dcb4:	f023 0303 	bic.w	r3, r3, #3
 800dcb8:	3415      	adds	r4, #21
 800dcba:	3304      	adds	r3, #4
 800dcbc:	42a6      	cmp	r6, r4
 800dcbe:	bf38      	it	cc
 800dcc0:	2304      	movcc	r3, #4
 800dcc2:	441d      	add	r5, r3
 800dcc4:	445b      	add	r3, fp
 800dcc6:	461e      	mov	r6, r3
 800dcc8:	462c      	mov	r4, r5
 800dcca:	4544      	cmp	r4, r8
 800dccc:	d30e      	bcc.n	800dcec <__mdiff+0xf8>
 800dcce:	f108 0103 	add.w	r1, r8, #3
 800dcd2:	1b49      	subs	r1, r1, r5
 800dcd4:	f021 0103 	bic.w	r1, r1, #3
 800dcd8:	3d03      	subs	r5, #3
 800dcda:	45a8      	cmp	r8, r5
 800dcdc:	bf38      	it	cc
 800dcde:	2100      	movcc	r1, #0
 800dce0:	440b      	add	r3, r1
 800dce2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dce6:	b191      	cbz	r1, 800dd0e <__mdiff+0x11a>
 800dce8:	6117      	str	r7, [r2, #16]
 800dcea:	e79d      	b.n	800dc28 <__mdiff+0x34>
 800dcec:	f854 1b04 	ldr.w	r1, [r4], #4
 800dcf0:	46e6      	mov	lr, ip
 800dcf2:	0c08      	lsrs	r0, r1, #16
 800dcf4:	fa1c fc81 	uxtah	ip, ip, r1
 800dcf8:	4471      	add	r1, lr
 800dcfa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dcfe:	b289      	uxth	r1, r1
 800dd00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dd04:	f846 1b04 	str.w	r1, [r6], #4
 800dd08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd0c:	e7dd      	b.n	800dcca <__mdiff+0xd6>
 800dd0e:	3f01      	subs	r7, #1
 800dd10:	e7e7      	b.n	800dce2 <__mdiff+0xee>
 800dd12:	bf00      	nop
 800dd14:	0800f728 	.word	0x0800f728
 800dd18:	0800f739 	.word	0x0800f739

0800dd1c <__d2b>:
 800dd1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd20:	460f      	mov	r7, r1
 800dd22:	2101      	movs	r1, #1
 800dd24:	ec59 8b10 	vmov	r8, r9, d0
 800dd28:	4616      	mov	r6, r2
 800dd2a:	f7ff fccd 	bl	800d6c8 <_Balloc>
 800dd2e:	4604      	mov	r4, r0
 800dd30:	b930      	cbnz	r0, 800dd40 <__d2b+0x24>
 800dd32:	4602      	mov	r2, r0
 800dd34:	4b23      	ldr	r3, [pc, #140]	@ (800ddc4 <__d2b+0xa8>)
 800dd36:	4824      	ldr	r0, [pc, #144]	@ (800ddc8 <__d2b+0xac>)
 800dd38:	f240 310f 	movw	r1, #783	@ 0x30f
 800dd3c:	f000 fa74 	bl	800e228 <__assert_func>
 800dd40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dd44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dd48:	b10d      	cbz	r5, 800dd4e <__d2b+0x32>
 800dd4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd4e:	9301      	str	r3, [sp, #4]
 800dd50:	f1b8 0300 	subs.w	r3, r8, #0
 800dd54:	d023      	beq.n	800dd9e <__d2b+0x82>
 800dd56:	4668      	mov	r0, sp
 800dd58:	9300      	str	r3, [sp, #0]
 800dd5a:	f7ff fd7c 	bl	800d856 <__lo0bits>
 800dd5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dd62:	b1d0      	cbz	r0, 800dd9a <__d2b+0x7e>
 800dd64:	f1c0 0320 	rsb	r3, r0, #32
 800dd68:	fa02 f303 	lsl.w	r3, r2, r3
 800dd6c:	430b      	orrs	r3, r1
 800dd6e:	40c2      	lsrs	r2, r0
 800dd70:	6163      	str	r3, [r4, #20]
 800dd72:	9201      	str	r2, [sp, #4]
 800dd74:	9b01      	ldr	r3, [sp, #4]
 800dd76:	61a3      	str	r3, [r4, #24]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	bf0c      	ite	eq
 800dd7c:	2201      	moveq	r2, #1
 800dd7e:	2202      	movne	r2, #2
 800dd80:	6122      	str	r2, [r4, #16]
 800dd82:	b1a5      	cbz	r5, 800ddae <__d2b+0x92>
 800dd84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dd88:	4405      	add	r5, r0
 800dd8a:	603d      	str	r5, [r7, #0]
 800dd8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dd90:	6030      	str	r0, [r6, #0]
 800dd92:	4620      	mov	r0, r4
 800dd94:	b003      	add	sp, #12
 800dd96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd9a:	6161      	str	r1, [r4, #20]
 800dd9c:	e7ea      	b.n	800dd74 <__d2b+0x58>
 800dd9e:	a801      	add	r0, sp, #4
 800dda0:	f7ff fd59 	bl	800d856 <__lo0bits>
 800dda4:	9b01      	ldr	r3, [sp, #4]
 800dda6:	6163      	str	r3, [r4, #20]
 800dda8:	3020      	adds	r0, #32
 800ddaa:	2201      	movs	r2, #1
 800ddac:	e7e8      	b.n	800dd80 <__d2b+0x64>
 800ddae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ddb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ddb6:	6038      	str	r0, [r7, #0]
 800ddb8:	6918      	ldr	r0, [r3, #16]
 800ddba:	f7ff fd2d 	bl	800d818 <__hi0bits>
 800ddbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ddc2:	e7e5      	b.n	800dd90 <__d2b+0x74>
 800ddc4:	0800f728 	.word	0x0800f728
 800ddc8:	0800f739 	.word	0x0800f739

0800ddcc <__ssputs_r>:
 800ddcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddd0:	688e      	ldr	r6, [r1, #8]
 800ddd2:	461f      	mov	r7, r3
 800ddd4:	42be      	cmp	r6, r7
 800ddd6:	680b      	ldr	r3, [r1, #0]
 800ddd8:	4682      	mov	sl, r0
 800ddda:	460c      	mov	r4, r1
 800dddc:	4690      	mov	r8, r2
 800ddde:	d82d      	bhi.n	800de3c <__ssputs_r+0x70>
 800dde0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dde4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dde8:	d026      	beq.n	800de38 <__ssputs_r+0x6c>
 800ddea:	6965      	ldr	r5, [r4, #20]
 800ddec:	6909      	ldr	r1, [r1, #16]
 800ddee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ddf2:	eba3 0901 	sub.w	r9, r3, r1
 800ddf6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ddfa:	1c7b      	adds	r3, r7, #1
 800ddfc:	444b      	add	r3, r9
 800ddfe:	106d      	asrs	r5, r5, #1
 800de00:	429d      	cmp	r5, r3
 800de02:	bf38      	it	cc
 800de04:	461d      	movcc	r5, r3
 800de06:	0553      	lsls	r3, r2, #21
 800de08:	d527      	bpl.n	800de5a <__ssputs_r+0x8e>
 800de0a:	4629      	mov	r1, r5
 800de0c:	f7ff fbd0 	bl	800d5b0 <_malloc_r>
 800de10:	4606      	mov	r6, r0
 800de12:	b360      	cbz	r0, 800de6e <__ssputs_r+0xa2>
 800de14:	6921      	ldr	r1, [r4, #16]
 800de16:	464a      	mov	r2, r9
 800de18:	f7fe fcf9 	bl	800c80e <memcpy>
 800de1c:	89a3      	ldrh	r3, [r4, #12]
 800de1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800de22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de26:	81a3      	strh	r3, [r4, #12]
 800de28:	6126      	str	r6, [r4, #16]
 800de2a:	6165      	str	r5, [r4, #20]
 800de2c:	444e      	add	r6, r9
 800de2e:	eba5 0509 	sub.w	r5, r5, r9
 800de32:	6026      	str	r6, [r4, #0]
 800de34:	60a5      	str	r5, [r4, #8]
 800de36:	463e      	mov	r6, r7
 800de38:	42be      	cmp	r6, r7
 800de3a:	d900      	bls.n	800de3e <__ssputs_r+0x72>
 800de3c:	463e      	mov	r6, r7
 800de3e:	6820      	ldr	r0, [r4, #0]
 800de40:	4632      	mov	r2, r6
 800de42:	4641      	mov	r1, r8
 800de44:	f000 f9c6 	bl	800e1d4 <memmove>
 800de48:	68a3      	ldr	r3, [r4, #8]
 800de4a:	1b9b      	subs	r3, r3, r6
 800de4c:	60a3      	str	r3, [r4, #8]
 800de4e:	6823      	ldr	r3, [r4, #0]
 800de50:	4433      	add	r3, r6
 800de52:	6023      	str	r3, [r4, #0]
 800de54:	2000      	movs	r0, #0
 800de56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de5a:	462a      	mov	r2, r5
 800de5c:	f000 fa28 	bl	800e2b0 <_realloc_r>
 800de60:	4606      	mov	r6, r0
 800de62:	2800      	cmp	r0, #0
 800de64:	d1e0      	bne.n	800de28 <__ssputs_r+0x5c>
 800de66:	6921      	ldr	r1, [r4, #16]
 800de68:	4650      	mov	r0, sl
 800de6a:	f7ff fb2d 	bl	800d4c8 <_free_r>
 800de6e:	230c      	movs	r3, #12
 800de70:	f8ca 3000 	str.w	r3, [sl]
 800de74:	89a3      	ldrh	r3, [r4, #12]
 800de76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de7a:	81a3      	strh	r3, [r4, #12]
 800de7c:	f04f 30ff 	mov.w	r0, #4294967295
 800de80:	e7e9      	b.n	800de56 <__ssputs_r+0x8a>
	...

0800de84 <_svfiprintf_r>:
 800de84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de88:	4698      	mov	r8, r3
 800de8a:	898b      	ldrh	r3, [r1, #12]
 800de8c:	061b      	lsls	r3, r3, #24
 800de8e:	b09d      	sub	sp, #116	@ 0x74
 800de90:	4607      	mov	r7, r0
 800de92:	460d      	mov	r5, r1
 800de94:	4614      	mov	r4, r2
 800de96:	d510      	bpl.n	800deba <_svfiprintf_r+0x36>
 800de98:	690b      	ldr	r3, [r1, #16]
 800de9a:	b973      	cbnz	r3, 800deba <_svfiprintf_r+0x36>
 800de9c:	2140      	movs	r1, #64	@ 0x40
 800de9e:	f7ff fb87 	bl	800d5b0 <_malloc_r>
 800dea2:	6028      	str	r0, [r5, #0]
 800dea4:	6128      	str	r0, [r5, #16]
 800dea6:	b930      	cbnz	r0, 800deb6 <_svfiprintf_r+0x32>
 800dea8:	230c      	movs	r3, #12
 800deaa:	603b      	str	r3, [r7, #0]
 800deac:	f04f 30ff 	mov.w	r0, #4294967295
 800deb0:	b01d      	add	sp, #116	@ 0x74
 800deb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deb6:	2340      	movs	r3, #64	@ 0x40
 800deb8:	616b      	str	r3, [r5, #20]
 800deba:	2300      	movs	r3, #0
 800debc:	9309      	str	r3, [sp, #36]	@ 0x24
 800debe:	2320      	movs	r3, #32
 800dec0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dec4:	f8cd 800c 	str.w	r8, [sp, #12]
 800dec8:	2330      	movs	r3, #48	@ 0x30
 800deca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e068 <_svfiprintf_r+0x1e4>
 800dece:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ded2:	f04f 0901 	mov.w	r9, #1
 800ded6:	4623      	mov	r3, r4
 800ded8:	469a      	mov	sl, r3
 800deda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dede:	b10a      	cbz	r2, 800dee4 <_svfiprintf_r+0x60>
 800dee0:	2a25      	cmp	r2, #37	@ 0x25
 800dee2:	d1f9      	bne.n	800ded8 <_svfiprintf_r+0x54>
 800dee4:	ebba 0b04 	subs.w	fp, sl, r4
 800dee8:	d00b      	beq.n	800df02 <_svfiprintf_r+0x7e>
 800deea:	465b      	mov	r3, fp
 800deec:	4622      	mov	r2, r4
 800deee:	4629      	mov	r1, r5
 800def0:	4638      	mov	r0, r7
 800def2:	f7ff ff6b 	bl	800ddcc <__ssputs_r>
 800def6:	3001      	adds	r0, #1
 800def8:	f000 80a7 	beq.w	800e04a <_svfiprintf_r+0x1c6>
 800defc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800defe:	445a      	add	r2, fp
 800df00:	9209      	str	r2, [sp, #36]	@ 0x24
 800df02:	f89a 3000 	ldrb.w	r3, [sl]
 800df06:	2b00      	cmp	r3, #0
 800df08:	f000 809f 	beq.w	800e04a <_svfiprintf_r+0x1c6>
 800df0c:	2300      	movs	r3, #0
 800df0e:	f04f 32ff 	mov.w	r2, #4294967295
 800df12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df16:	f10a 0a01 	add.w	sl, sl, #1
 800df1a:	9304      	str	r3, [sp, #16]
 800df1c:	9307      	str	r3, [sp, #28]
 800df1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df22:	931a      	str	r3, [sp, #104]	@ 0x68
 800df24:	4654      	mov	r4, sl
 800df26:	2205      	movs	r2, #5
 800df28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df2c:	484e      	ldr	r0, [pc, #312]	@ (800e068 <_svfiprintf_r+0x1e4>)
 800df2e:	f7f2 f94f 	bl	80001d0 <memchr>
 800df32:	9a04      	ldr	r2, [sp, #16]
 800df34:	b9d8      	cbnz	r0, 800df6e <_svfiprintf_r+0xea>
 800df36:	06d0      	lsls	r0, r2, #27
 800df38:	bf44      	itt	mi
 800df3a:	2320      	movmi	r3, #32
 800df3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df40:	0711      	lsls	r1, r2, #28
 800df42:	bf44      	itt	mi
 800df44:	232b      	movmi	r3, #43	@ 0x2b
 800df46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df4a:	f89a 3000 	ldrb.w	r3, [sl]
 800df4e:	2b2a      	cmp	r3, #42	@ 0x2a
 800df50:	d015      	beq.n	800df7e <_svfiprintf_r+0xfa>
 800df52:	9a07      	ldr	r2, [sp, #28]
 800df54:	4654      	mov	r4, sl
 800df56:	2000      	movs	r0, #0
 800df58:	f04f 0c0a 	mov.w	ip, #10
 800df5c:	4621      	mov	r1, r4
 800df5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df62:	3b30      	subs	r3, #48	@ 0x30
 800df64:	2b09      	cmp	r3, #9
 800df66:	d94b      	bls.n	800e000 <_svfiprintf_r+0x17c>
 800df68:	b1b0      	cbz	r0, 800df98 <_svfiprintf_r+0x114>
 800df6a:	9207      	str	r2, [sp, #28]
 800df6c:	e014      	b.n	800df98 <_svfiprintf_r+0x114>
 800df6e:	eba0 0308 	sub.w	r3, r0, r8
 800df72:	fa09 f303 	lsl.w	r3, r9, r3
 800df76:	4313      	orrs	r3, r2
 800df78:	9304      	str	r3, [sp, #16]
 800df7a:	46a2      	mov	sl, r4
 800df7c:	e7d2      	b.n	800df24 <_svfiprintf_r+0xa0>
 800df7e:	9b03      	ldr	r3, [sp, #12]
 800df80:	1d19      	adds	r1, r3, #4
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	9103      	str	r1, [sp, #12]
 800df86:	2b00      	cmp	r3, #0
 800df88:	bfbb      	ittet	lt
 800df8a:	425b      	neglt	r3, r3
 800df8c:	f042 0202 	orrlt.w	r2, r2, #2
 800df90:	9307      	strge	r3, [sp, #28]
 800df92:	9307      	strlt	r3, [sp, #28]
 800df94:	bfb8      	it	lt
 800df96:	9204      	strlt	r2, [sp, #16]
 800df98:	7823      	ldrb	r3, [r4, #0]
 800df9a:	2b2e      	cmp	r3, #46	@ 0x2e
 800df9c:	d10a      	bne.n	800dfb4 <_svfiprintf_r+0x130>
 800df9e:	7863      	ldrb	r3, [r4, #1]
 800dfa0:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfa2:	d132      	bne.n	800e00a <_svfiprintf_r+0x186>
 800dfa4:	9b03      	ldr	r3, [sp, #12]
 800dfa6:	1d1a      	adds	r2, r3, #4
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	9203      	str	r2, [sp, #12]
 800dfac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dfb0:	3402      	adds	r4, #2
 800dfb2:	9305      	str	r3, [sp, #20]
 800dfb4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e078 <_svfiprintf_r+0x1f4>
 800dfb8:	7821      	ldrb	r1, [r4, #0]
 800dfba:	2203      	movs	r2, #3
 800dfbc:	4650      	mov	r0, sl
 800dfbe:	f7f2 f907 	bl	80001d0 <memchr>
 800dfc2:	b138      	cbz	r0, 800dfd4 <_svfiprintf_r+0x150>
 800dfc4:	9b04      	ldr	r3, [sp, #16]
 800dfc6:	eba0 000a 	sub.w	r0, r0, sl
 800dfca:	2240      	movs	r2, #64	@ 0x40
 800dfcc:	4082      	lsls	r2, r0
 800dfce:	4313      	orrs	r3, r2
 800dfd0:	3401      	adds	r4, #1
 800dfd2:	9304      	str	r3, [sp, #16]
 800dfd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfd8:	4824      	ldr	r0, [pc, #144]	@ (800e06c <_svfiprintf_r+0x1e8>)
 800dfda:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dfde:	2206      	movs	r2, #6
 800dfe0:	f7f2 f8f6 	bl	80001d0 <memchr>
 800dfe4:	2800      	cmp	r0, #0
 800dfe6:	d036      	beq.n	800e056 <_svfiprintf_r+0x1d2>
 800dfe8:	4b21      	ldr	r3, [pc, #132]	@ (800e070 <_svfiprintf_r+0x1ec>)
 800dfea:	bb1b      	cbnz	r3, 800e034 <_svfiprintf_r+0x1b0>
 800dfec:	9b03      	ldr	r3, [sp, #12]
 800dfee:	3307      	adds	r3, #7
 800dff0:	f023 0307 	bic.w	r3, r3, #7
 800dff4:	3308      	adds	r3, #8
 800dff6:	9303      	str	r3, [sp, #12]
 800dff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dffa:	4433      	add	r3, r6
 800dffc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dffe:	e76a      	b.n	800ded6 <_svfiprintf_r+0x52>
 800e000:	fb0c 3202 	mla	r2, ip, r2, r3
 800e004:	460c      	mov	r4, r1
 800e006:	2001      	movs	r0, #1
 800e008:	e7a8      	b.n	800df5c <_svfiprintf_r+0xd8>
 800e00a:	2300      	movs	r3, #0
 800e00c:	3401      	adds	r4, #1
 800e00e:	9305      	str	r3, [sp, #20]
 800e010:	4619      	mov	r1, r3
 800e012:	f04f 0c0a 	mov.w	ip, #10
 800e016:	4620      	mov	r0, r4
 800e018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e01c:	3a30      	subs	r2, #48	@ 0x30
 800e01e:	2a09      	cmp	r2, #9
 800e020:	d903      	bls.n	800e02a <_svfiprintf_r+0x1a6>
 800e022:	2b00      	cmp	r3, #0
 800e024:	d0c6      	beq.n	800dfb4 <_svfiprintf_r+0x130>
 800e026:	9105      	str	r1, [sp, #20]
 800e028:	e7c4      	b.n	800dfb4 <_svfiprintf_r+0x130>
 800e02a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e02e:	4604      	mov	r4, r0
 800e030:	2301      	movs	r3, #1
 800e032:	e7f0      	b.n	800e016 <_svfiprintf_r+0x192>
 800e034:	ab03      	add	r3, sp, #12
 800e036:	9300      	str	r3, [sp, #0]
 800e038:	462a      	mov	r2, r5
 800e03a:	4b0e      	ldr	r3, [pc, #56]	@ (800e074 <_svfiprintf_r+0x1f0>)
 800e03c:	a904      	add	r1, sp, #16
 800e03e:	4638      	mov	r0, r7
 800e040:	f7fd fe88 	bl	800bd54 <_printf_float>
 800e044:	1c42      	adds	r2, r0, #1
 800e046:	4606      	mov	r6, r0
 800e048:	d1d6      	bne.n	800dff8 <_svfiprintf_r+0x174>
 800e04a:	89ab      	ldrh	r3, [r5, #12]
 800e04c:	065b      	lsls	r3, r3, #25
 800e04e:	f53f af2d 	bmi.w	800deac <_svfiprintf_r+0x28>
 800e052:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e054:	e72c      	b.n	800deb0 <_svfiprintf_r+0x2c>
 800e056:	ab03      	add	r3, sp, #12
 800e058:	9300      	str	r3, [sp, #0]
 800e05a:	462a      	mov	r2, r5
 800e05c:	4b05      	ldr	r3, [pc, #20]	@ (800e074 <_svfiprintf_r+0x1f0>)
 800e05e:	a904      	add	r1, sp, #16
 800e060:	4638      	mov	r0, r7
 800e062:	f7fe f90f 	bl	800c284 <_printf_i>
 800e066:	e7ed      	b.n	800e044 <_svfiprintf_r+0x1c0>
 800e068:	0800f890 	.word	0x0800f890
 800e06c:	0800f89a 	.word	0x0800f89a
 800e070:	0800bd55 	.word	0x0800bd55
 800e074:	0800ddcd 	.word	0x0800ddcd
 800e078:	0800f896 	.word	0x0800f896

0800e07c <__sflush_r>:
 800e07c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e084:	0716      	lsls	r6, r2, #28
 800e086:	4605      	mov	r5, r0
 800e088:	460c      	mov	r4, r1
 800e08a:	d454      	bmi.n	800e136 <__sflush_r+0xba>
 800e08c:	684b      	ldr	r3, [r1, #4]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	dc02      	bgt.n	800e098 <__sflush_r+0x1c>
 800e092:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e094:	2b00      	cmp	r3, #0
 800e096:	dd48      	ble.n	800e12a <__sflush_r+0xae>
 800e098:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e09a:	2e00      	cmp	r6, #0
 800e09c:	d045      	beq.n	800e12a <__sflush_r+0xae>
 800e09e:	2300      	movs	r3, #0
 800e0a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e0a4:	682f      	ldr	r7, [r5, #0]
 800e0a6:	6a21      	ldr	r1, [r4, #32]
 800e0a8:	602b      	str	r3, [r5, #0]
 800e0aa:	d030      	beq.n	800e10e <__sflush_r+0x92>
 800e0ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e0ae:	89a3      	ldrh	r3, [r4, #12]
 800e0b0:	0759      	lsls	r1, r3, #29
 800e0b2:	d505      	bpl.n	800e0c0 <__sflush_r+0x44>
 800e0b4:	6863      	ldr	r3, [r4, #4]
 800e0b6:	1ad2      	subs	r2, r2, r3
 800e0b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e0ba:	b10b      	cbz	r3, 800e0c0 <__sflush_r+0x44>
 800e0bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e0be:	1ad2      	subs	r2, r2, r3
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e0c4:	6a21      	ldr	r1, [r4, #32]
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	47b0      	blx	r6
 800e0ca:	1c43      	adds	r3, r0, #1
 800e0cc:	89a3      	ldrh	r3, [r4, #12]
 800e0ce:	d106      	bne.n	800e0de <__sflush_r+0x62>
 800e0d0:	6829      	ldr	r1, [r5, #0]
 800e0d2:	291d      	cmp	r1, #29
 800e0d4:	d82b      	bhi.n	800e12e <__sflush_r+0xb2>
 800e0d6:	4a2a      	ldr	r2, [pc, #168]	@ (800e180 <__sflush_r+0x104>)
 800e0d8:	410a      	asrs	r2, r1
 800e0da:	07d6      	lsls	r6, r2, #31
 800e0dc:	d427      	bmi.n	800e12e <__sflush_r+0xb2>
 800e0de:	2200      	movs	r2, #0
 800e0e0:	6062      	str	r2, [r4, #4]
 800e0e2:	04d9      	lsls	r1, r3, #19
 800e0e4:	6922      	ldr	r2, [r4, #16]
 800e0e6:	6022      	str	r2, [r4, #0]
 800e0e8:	d504      	bpl.n	800e0f4 <__sflush_r+0x78>
 800e0ea:	1c42      	adds	r2, r0, #1
 800e0ec:	d101      	bne.n	800e0f2 <__sflush_r+0x76>
 800e0ee:	682b      	ldr	r3, [r5, #0]
 800e0f0:	b903      	cbnz	r3, 800e0f4 <__sflush_r+0x78>
 800e0f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800e0f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e0f6:	602f      	str	r7, [r5, #0]
 800e0f8:	b1b9      	cbz	r1, 800e12a <__sflush_r+0xae>
 800e0fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e0fe:	4299      	cmp	r1, r3
 800e100:	d002      	beq.n	800e108 <__sflush_r+0x8c>
 800e102:	4628      	mov	r0, r5
 800e104:	f7ff f9e0 	bl	800d4c8 <_free_r>
 800e108:	2300      	movs	r3, #0
 800e10a:	6363      	str	r3, [r4, #52]	@ 0x34
 800e10c:	e00d      	b.n	800e12a <__sflush_r+0xae>
 800e10e:	2301      	movs	r3, #1
 800e110:	4628      	mov	r0, r5
 800e112:	47b0      	blx	r6
 800e114:	4602      	mov	r2, r0
 800e116:	1c50      	adds	r0, r2, #1
 800e118:	d1c9      	bne.n	800e0ae <__sflush_r+0x32>
 800e11a:	682b      	ldr	r3, [r5, #0]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d0c6      	beq.n	800e0ae <__sflush_r+0x32>
 800e120:	2b1d      	cmp	r3, #29
 800e122:	d001      	beq.n	800e128 <__sflush_r+0xac>
 800e124:	2b16      	cmp	r3, #22
 800e126:	d11e      	bne.n	800e166 <__sflush_r+0xea>
 800e128:	602f      	str	r7, [r5, #0]
 800e12a:	2000      	movs	r0, #0
 800e12c:	e022      	b.n	800e174 <__sflush_r+0xf8>
 800e12e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e132:	b21b      	sxth	r3, r3
 800e134:	e01b      	b.n	800e16e <__sflush_r+0xf2>
 800e136:	690f      	ldr	r7, [r1, #16]
 800e138:	2f00      	cmp	r7, #0
 800e13a:	d0f6      	beq.n	800e12a <__sflush_r+0xae>
 800e13c:	0793      	lsls	r3, r2, #30
 800e13e:	680e      	ldr	r6, [r1, #0]
 800e140:	bf08      	it	eq
 800e142:	694b      	ldreq	r3, [r1, #20]
 800e144:	600f      	str	r7, [r1, #0]
 800e146:	bf18      	it	ne
 800e148:	2300      	movne	r3, #0
 800e14a:	eba6 0807 	sub.w	r8, r6, r7
 800e14e:	608b      	str	r3, [r1, #8]
 800e150:	f1b8 0f00 	cmp.w	r8, #0
 800e154:	dde9      	ble.n	800e12a <__sflush_r+0xae>
 800e156:	6a21      	ldr	r1, [r4, #32]
 800e158:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e15a:	4643      	mov	r3, r8
 800e15c:	463a      	mov	r2, r7
 800e15e:	4628      	mov	r0, r5
 800e160:	47b0      	blx	r6
 800e162:	2800      	cmp	r0, #0
 800e164:	dc08      	bgt.n	800e178 <__sflush_r+0xfc>
 800e166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e16a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e16e:	81a3      	strh	r3, [r4, #12]
 800e170:	f04f 30ff 	mov.w	r0, #4294967295
 800e174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e178:	4407      	add	r7, r0
 800e17a:	eba8 0800 	sub.w	r8, r8, r0
 800e17e:	e7e7      	b.n	800e150 <__sflush_r+0xd4>
 800e180:	dfbffffe 	.word	0xdfbffffe

0800e184 <_fflush_r>:
 800e184:	b538      	push	{r3, r4, r5, lr}
 800e186:	690b      	ldr	r3, [r1, #16]
 800e188:	4605      	mov	r5, r0
 800e18a:	460c      	mov	r4, r1
 800e18c:	b913      	cbnz	r3, 800e194 <_fflush_r+0x10>
 800e18e:	2500      	movs	r5, #0
 800e190:	4628      	mov	r0, r5
 800e192:	bd38      	pop	{r3, r4, r5, pc}
 800e194:	b118      	cbz	r0, 800e19e <_fflush_r+0x1a>
 800e196:	6a03      	ldr	r3, [r0, #32]
 800e198:	b90b      	cbnz	r3, 800e19e <_fflush_r+0x1a>
 800e19a:	f7fe fa1f 	bl	800c5dc <__sinit>
 800e19e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d0f3      	beq.n	800e18e <_fflush_r+0xa>
 800e1a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e1a8:	07d0      	lsls	r0, r2, #31
 800e1aa:	d404      	bmi.n	800e1b6 <_fflush_r+0x32>
 800e1ac:	0599      	lsls	r1, r3, #22
 800e1ae:	d402      	bmi.n	800e1b6 <_fflush_r+0x32>
 800e1b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1b2:	f7fe fb2a 	bl	800c80a <__retarget_lock_acquire_recursive>
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	4621      	mov	r1, r4
 800e1ba:	f7ff ff5f 	bl	800e07c <__sflush_r>
 800e1be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1c0:	07da      	lsls	r2, r3, #31
 800e1c2:	4605      	mov	r5, r0
 800e1c4:	d4e4      	bmi.n	800e190 <_fflush_r+0xc>
 800e1c6:	89a3      	ldrh	r3, [r4, #12]
 800e1c8:	059b      	lsls	r3, r3, #22
 800e1ca:	d4e1      	bmi.n	800e190 <_fflush_r+0xc>
 800e1cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1ce:	f7fe fb1d 	bl	800c80c <__retarget_lock_release_recursive>
 800e1d2:	e7dd      	b.n	800e190 <_fflush_r+0xc>

0800e1d4 <memmove>:
 800e1d4:	4288      	cmp	r0, r1
 800e1d6:	b510      	push	{r4, lr}
 800e1d8:	eb01 0402 	add.w	r4, r1, r2
 800e1dc:	d902      	bls.n	800e1e4 <memmove+0x10>
 800e1de:	4284      	cmp	r4, r0
 800e1e0:	4623      	mov	r3, r4
 800e1e2:	d807      	bhi.n	800e1f4 <memmove+0x20>
 800e1e4:	1e43      	subs	r3, r0, #1
 800e1e6:	42a1      	cmp	r1, r4
 800e1e8:	d008      	beq.n	800e1fc <memmove+0x28>
 800e1ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e1ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e1f2:	e7f8      	b.n	800e1e6 <memmove+0x12>
 800e1f4:	4402      	add	r2, r0
 800e1f6:	4601      	mov	r1, r0
 800e1f8:	428a      	cmp	r2, r1
 800e1fa:	d100      	bne.n	800e1fe <memmove+0x2a>
 800e1fc:	bd10      	pop	{r4, pc}
 800e1fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e202:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e206:	e7f7      	b.n	800e1f8 <memmove+0x24>

0800e208 <_sbrk_r>:
 800e208:	b538      	push	{r3, r4, r5, lr}
 800e20a:	4d06      	ldr	r5, [pc, #24]	@ (800e224 <_sbrk_r+0x1c>)
 800e20c:	2300      	movs	r3, #0
 800e20e:	4604      	mov	r4, r0
 800e210:	4608      	mov	r0, r1
 800e212:	602b      	str	r3, [r5, #0]
 800e214:	f7f4 fdae 	bl	8002d74 <_sbrk>
 800e218:	1c43      	adds	r3, r0, #1
 800e21a:	d102      	bne.n	800e222 <_sbrk_r+0x1a>
 800e21c:	682b      	ldr	r3, [r5, #0]
 800e21e:	b103      	cbz	r3, 800e222 <_sbrk_r+0x1a>
 800e220:	6023      	str	r3, [r4, #0]
 800e222:	bd38      	pop	{r3, r4, r5, pc}
 800e224:	20002bb4 	.word	0x20002bb4

0800e228 <__assert_func>:
 800e228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e22a:	4614      	mov	r4, r2
 800e22c:	461a      	mov	r2, r3
 800e22e:	4b09      	ldr	r3, [pc, #36]	@ (800e254 <__assert_func+0x2c>)
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	4605      	mov	r5, r0
 800e234:	68d8      	ldr	r0, [r3, #12]
 800e236:	b954      	cbnz	r4, 800e24e <__assert_func+0x26>
 800e238:	4b07      	ldr	r3, [pc, #28]	@ (800e258 <__assert_func+0x30>)
 800e23a:	461c      	mov	r4, r3
 800e23c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e240:	9100      	str	r1, [sp, #0]
 800e242:	462b      	mov	r3, r5
 800e244:	4905      	ldr	r1, [pc, #20]	@ (800e25c <__assert_func+0x34>)
 800e246:	f000 f86f 	bl	800e328 <fiprintf>
 800e24a:	f000 f87f 	bl	800e34c <abort>
 800e24e:	4b04      	ldr	r3, [pc, #16]	@ (800e260 <__assert_func+0x38>)
 800e250:	e7f4      	b.n	800e23c <__assert_func+0x14>
 800e252:	bf00      	nop
 800e254:	20000150 	.word	0x20000150
 800e258:	0800f8e6 	.word	0x0800f8e6
 800e25c:	0800f8b8 	.word	0x0800f8b8
 800e260:	0800f8ab 	.word	0x0800f8ab

0800e264 <_calloc_r>:
 800e264:	b570      	push	{r4, r5, r6, lr}
 800e266:	fba1 5402 	umull	r5, r4, r1, r2
 800e26a:	b93c      	cbnz	r4, 800e27c <_calloc_r+0x18>
 800e26c:	4629      	mov	r1, r5
 800e26e:	f7ff f99f 	bl	800d5b0 <_malloc_r>
 800e272:	4606      	mov	r6, r0
 800e274:	b928      	cbnz	r0, 800e282 <_calloc_r+0x1e>
 800e276:	2600      	movs	r6, #0
 800e278:	4630      	mov	r0, r6
 800e27a:	bd70      	pop	{r4, r5, r6, pc}
 800e27c:	220c      	movs	r2, #12
 800e27e:	6002      	str	r2, [r0, #0]
 800e280:	e7f9      	b.n	800e276 <_calloc_r+0x12>
 800e282:	462a      	mov	r2, r5
 800e284:	4621      	mov	r1, r4
 800e286:	f7fe fa42 	bl	800c70e <memset>
 800e28a:	e7f5      	b.n	800e278 <_calloc_r+0x14>

0800e28c <__ascii_mbtowc>:
 800e28c:	b082      	sub	sp, #8
 800e28e:	b901      	cbnz	r1, 800e292 <__ascii_mbtowc+0x6>
 800e290:	a901      	add	r1, sp, #4
 800e292:	b142      	cbz	r2, 800e2a6 <__ascii_mbtowc+0x1a>
 800e294:	b14b      	cbz	r3, 800e2aa <__ascii_mbtowc+0x1e>
 800e296:	7813      	ldrb	r3, [r2, #0]
 800e298:	600b      	str	r3, [r1, #0]
 800e29a:	7812      	ldrb	r2, [r2, #0]
 800e29c:	1e10      	subs	r0, r2, #0
 800e29e:	bf18      	it	ne
 800e2a0:	2001      	movne	r0, #1
 800e2a2:	b002      	add	sp, #8
 800e2a4:	4770      	bx	lr
 800e2a6:	4610      	mov	r0, r2
 800e2a8:	e7fb      	b.n	800e2a2 <__ascii_mbtowc+0x16>
 800e2aa:	f06f 0001 	mvn.w	r0, #1
 800e2ae:	e7f8      	b.n	800e2a2 <__ascii_mbtowc+0x16>

0800e2b0 <_realloc_r>:
 800e2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2b4:	4680      	mov	r8, r0
 800e2b6:	4615      	mov	r5, r2
 800e2b8:	460c      	mov	r4, r1
 800e2ba:	b921      	cbnz	r1, 800e2c6 <_realloc_r+0x16>
 800e2bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2c0:	4611      	mov	r1, r2
 800e2c2:	f7ff b975 	b.w	800d5b0 <_malloc_r>
 800e2c6:	b92a      	cbnz	r2, 800e2d4 <_realloc_r+0x24>
 800e2c8:	f7ff f8fe 	bl	800d4c8 <_free_r>
 800e2cc:	2400      	movs	r4, #0
 800e2ce:	4620      	mov	r0, r4
 800e2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2d4:	f000 f841 	bl	800e35a <_malloc_usable_size_r>
 800e2d8:	4285      	cmp	r5, r0
 800e2da:	4606      	mov	r6, r0
 800e2dc:	d802      	bhi.n	800e2e4 <_realloc_r+0x34>
 800e2de:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e2e2:	d8f4      	bhi.n	800e2ce <_realloc_r+0x1e>
 800e2e4:	4629      	mov	r1, r5
 800e2e6:	4640      	mov	r0, r8
 800e2e8:	f7ff f962 	bl	800d5b0 <_malloc_r>
 800e2ec:	4607      	mov	r7, r0
 800e2ee:	2800      	cmp	r0, #0
 800e2f0:	d0ec      	beq.n	800e2cc <_realloc_r+0x1c>
 800e2f2:	42b5      	cmp	r5, r6
 800e2f4:	462a      	mov	r2, r5
 800e2f6:	4621      	mov	r1, r4
 800e2f8:	bf28      	it	cs
 800e2fa:	4632      	movcs	r2, r6
 800e2fc:	f7fe fa87 	bl	800c80e <memcpy>
 800e300:	4621      	mov	r1, r4
 800e302:	4640      	mov	r0, r8
 800e304:	f7ff f8e0 	bl	800d4c8 <_free_r>
 800e308:	463c      	mov	r4, r7
 800e30a:	e7e0      	b.n	800e2ce <_realloc_r+0x1e>

0800e30c <__ascii_wctomb>:
 800e30c:	4603      	mov	r3, r0
 800e30e:	4608      	mov	r0, r1
 800e310:	b141      	cbz	r1, 800e324 <__ascii_wctomb+0x18>
 800e312:	2aff      	cmp	r2, #255	@ 0xff
 800e314:	d904      	bls.n	800e320 <__ascii_wctomb+0x14>
 800e316:	228a      	movs	r2, #138	@ 0x8a
 800e318:	601a      	str	r2, [r3, #0]
 800e31a:	f04f 30ff 	mov.w	r0, #4294967295
 800e31e:	4770      	bx	lr
 800e320:	700a      	strb	r2, [r1, #0]
 800e322:	2001      	movs	r0, #1
 800e324:	4770      	bx	lr
	...

0800e328 <fiprintf>:
 800e328:	b40e      	push	{r1, r2, r3}
 800e32a:	b503      	push	{r0, r1, lr}
 800e32c:	4601      	mov	r1, r0
 800e32e:	ab03      	add	r3, sp, #12
 800e330:	4805      	ldr	r0, [pc, #20]	@ (800e348 <fiprintf+0x20>)
 800e332:	f853 2b04 	ldr.w	r2, [r3], #4
 800e336:	6800      	ldr	r0, [r0, #0]
 800e338:	9301      	str	r3, [sp, #4]
 800e33a:	f000 f83f 	bl	800e3bc <_vfiprintf_r>
 800e33e:	b002      	add	sp, #8
 800e340:	f85d eb04 	ldr.w	lr, [sp], #4
 800e344:	b003      	add	sp, #12
 800e346:	4770      	bx	lr
 800e348:	20000150 	.word	0x20000150

0800e34c <abort>:
 800e34c:	b508      	push	{r3, lr}
 800e34e:	2006      	movs	r0, #6
 800e350:	f000 fa08 	bl	800e764 <raise>
 800e354:	2001      	movs	r0, #1
 800e356:	f7f4 fc95 	bl	8002c84 <_exit>

0800e35a <_malloc_usable_size_r>:
 800e35a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e35e:	1f18      	subs	r0, r3, #4
 800e360:	2b00      	cmp	r3, #0
 800e362:	bfbc      	itt	lt
 800e364:	580b      	ldrlt	r3, [r1, r0]
 800e366:	18c0      	addlt	r0, r0, r3
 800e368:	4770      	bx	lr

0800e36a <__sfputc_r>:
 800e36a:	6893      	ldr	r3, [r2, #8]
 800e36c:	3b01      	subs	r3, #1
 800e36e:	2b00      	cmp	r3, #0
 800e370:	b410      	push	{r4}
 800e372:	6093      	str	r3, [r2, #8]
 800e374:	da08      	bge.n	800e388 <__sfputc_r+0x1e>
 800e376:	6994      	ldr	r4, [r2, #24]
 800e378:	42a3      	cmp	r3, r4
 800e37a:	db01      	blt.n	800e380 <__sfputc_r+0x16>
 800e37c:	290a      	cmp	r1, #10
 800e37e:	d103      	bne.n	800e388 <__sfputc_r+0x1e>
 800e380:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e384:	f000 b932 	b.w	800e5ec <__swbuf_r>
 800e388:	6813      	ldr	r3, [r2, #0]
 800e38a:	1c58      	adds	r0, r3, #1
 800e38c:	6010      	str	r0, [r2, #0]
 800e38e:	7019      	strb	r1, [r3, #0]
 800e390:	4608      	mov	r0, r1
 800e392:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e396:	4770      	bx	lr

0800e398 <__sfputs_r>:
 800e398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e39a:	4606      	mov	r6, r0
 800e39c:	460f      	mov	r7, r1
 800e39e:	4614      	mov	r4, r2
 800e3a0:	18d5      	adds	r5, r2, r3
 800e3a2:	42ac      	cmp	r4, r5
 800e3a4:	d101      	bne.n	800e3aa <__sfputs_r+0x12>
 800e3a6:	2000      	movs	r0, #0
 800e3a8:	e007      	b.n	800e3ba <__sfputs_r+0x22>
 800e3aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3ae:	463a      	mov	r2, r7
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f7ff ffda 	bl	800e36a <__sfputc_r>
 800e3b6:	1c43      	adds	r3, r0, #1
 800e3b8:	d1f3      	bne.n	800e3a2 <__sfputs_r+0xa>
 800e3ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3bc <_vfiprintf_r>:
 800e3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3c0:	460d      	mov	r5, r1
 800e3c2:	b09d      	sub	sp, #116	@ 0x74
 800e3c4:	4614      	mov	r4, r2
 800e3c6:	4698      	mov	r8, r3
 800e3c8:	4606      	mov	r6, r0
 800e3ca:	b118      	cbz	r0, 800e3d4 <_vfiprintf_r+0x18>
 800e3cc:	6a03      	ldr	r3, [r0, #32]
 800e3ce:	b90b      	cbnz	r3, 800e3d4 <_vfiprintf_r+0x18>
 800e3d0:	f7fe f904 	bl	800c5dc <__sinit>
 800e3d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3d6:	07d9      	lsls	r1, r3, #31
 800e3d8:	d405      	bmi.n	800e3e6 <_vfiprintf_r+0x2a>
 800e3da:	89ab      	ldrh	r3, [r5, #12]
 800e3dc:	059a      	lsls	r2, r3, #22
 800e3de:	d402      	bmi.n	800e3e6 <_vfiprintf_r+0x2a>
 800e3e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3e2:	f7fe fa12 	bl	800c80a <__retarget_lock_acquire_recursive>
 800e3e6:	89ab      	ldrh	r3, [r5, #12]
 800e3e8:	071b      	lsls	r3, r3, #28
 800e3ea:	d501      	bpl.n	800e3f0 <_vfiprintf_r+0x34>
 800e3ec:	692b      	ldr	r3, [r5, #16]
 800e3ee:	b99b      	cbnz	r3, 800e418 <_vfiprintf_r+0x5c>
 800e3f0:	4629      	mov	r1, r5
 800e3f2:	4630      	mov	r0, r6
 800e3f4:	f000 f938 	bl	800e668 <__swsetup_r>
 800e3f8:	b170      	cbz	r0, 800e418 <_vfiprintf_r+0x5c>
 800e3fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3fc:	07dc      	lsls	r4, r3, #31
 800e3fe:	d504      	bpl.n	800e40a <_vfiprintf_r+0x4e>
 800e400:	f04f 30ff 	mov.w	r0, #4294967295
 800e404:	b01d      	add	sp, #116	@ 0x74
 800e406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e40a:	89ab      	ldrh	r3, [r5, #12]
 800e40c:	0598      	lsls	r0, r3, #22
 800e40e:	d4f7      	bmi.n	800e400 <_vfiprintf_r+0x44>
 800e410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e412:	f7fe f9fb 	bl	800c80c <__retarget_lock_release_recursive>
 800e416:	e7f3      	b.n	800e400 <_vfiprintf_r+0x44>
 800e418:	2300      	movs	r3, #0
 800e41a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e41c:	2320      	movs	r3, #32
 800e41e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e422:	f8cd 800c 	str.w	r8, [sp, #12]
 800e426:	2330      	movs	r3, #48	@ 0x30
 800e428:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e5d8 <_vfiprintf_r+0x21c>
 800e42c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e430:	f04f 0901 	mov.w	r9, #1
 800e434:	4623      	mov	r3, r4
 800e436:	469a      	mov	sl, r3
 800e438:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e43c:	b10a      	cbz	r2, 800e442 <_vfiprintf_r+0x86>
 800e43e:	2a25      	cmp	r2, #37	@ 0x25
 800e440:	d1f9      	bne.n	800e436 <_vfiprintf_r+0x7a>
 800e442:	ebba 0b04 	subs.w	fp, sl, r4
 800e446:	d00b      	beq.n	800e460 <_vfiprintf_r+0xa4>
 800e448:	465b      	mov	r3, fp
 800e44a:	4622      	mov	r2, r4
 800e44c:	4629      	mov	r1, r5
 800e44e:	4630      	mov	r0, r6
 800e450:	f7ff ffa2 	bl	800e398 <__sfputs_r>
 800e454:	3001      	adds	r0, #1
 800e456:	f000 80a7 	beq.w	800e5a8 <_vfiprintf_r+0x1ec>
 800e45a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e45c:	445a      	add	r2, fp
 800e45e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e460:	f89a 3000 	ldrb.w	r3, [sl]
 800e464:	2b00      	cmp	r3, #0
 800e466:	f000 809f 	beq.w	800e5a8 <_vfiprintf_r+0x1ec>
 800e46a:	2300      	movs	r3, #0
 800e46c:	f04f 32ff 	mov.w	r2, #4294967295
 800e470:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e474:	f10a 0a01 	add.w	sl, sl, #1
 800e478:	9304      	str	r3, [sp, #16]
 800e47a:	9307      	str	r3, [sp, #28]
 800e47c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e480:	931a      	str	r3, [sp, #104]	@ 0x68
 800e482:	4654      	mov	r4, sl
 800e484:	2205      	movs	r2, #5
 800e486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e48a:	4853      	ldr	r0, [pc, #332]	@ (800e5d8 <_vfiprintf_r+0x21c>)
 800e48c:	f7f1 fea0 	bl	80001d0 <memchr>
 800e490:	9a04      	ldr	r2, [sp, #16]
 800e492:	b9d8      	cbnz	r0, 800e4cc <_vfiprintf_r+0x110>
 800e494:	06d1      	lsls	r1, r2, #27
 800e496:	bf44      	itt	mi
 800e498:	2320      	movmi	r3, #32
 800e49a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e49e:	0713      	lsls	r3, r2, #28
 800e4a0:	bf44      	itt	mi
 800e4a2:	232b      	movmi	r3, #43	@ 0x2b
 800e4a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4a8:	f89a 3000 	ldrb.w	r3, [sl]
 800e4ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4ae:	d015      	beq.n	800e4dc <_vfiprintf_r+0x120>
 800e4b0:	9a07      	ldr	r2, [sp, #28]
 800e4b2:	4654      	mov	r4, sl
 800e4b4:	2000      	movs	r0, #0
 800e4b6:	f04f 0c0a 	mov.w	ip, #10
 800e4ba:	4621      	mov	r1, r4
 800e4bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4c0:	3b30      	subs	r3, #48	@ 0x30
 800e4c2:	2b09      	cmp	r3, #9
 800e4c4:	d94b      	bls.n	800e55e <_vfiprintf_r+0x1a2>
 800e4c6:	b1b0      	cbz	r0, 800e4f6 <_vfiprintf_r+0x13a>
 800e4c8:	9207      	str	r2, [sp, #28]
 800e4ca:	e014      	b.n	800e4f6 <_vfiprintf_r+0x13a>
 800e4cc:	eba0 0308 	sub.w	r3, r0, r8
 800e4d0:	fa09 f303 	lsl.w	r3, r9, r3
 800e4d4:	4313      	orrs	r3, r2
 800e4d6:	9304      	str	r3, [sp, #16]
 800e4d8:	46a2      	mov	sl, r4
 800e4da:	e7d2      	b.n	800e482 <_vfiprintf_r+0xc6>
 800e4dc:	9b03      	ldr	r3, [sp, #12]
 800e4de:	1d19      	adds	r1, r3, #4
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	9103      	str	r1, [sp, #12]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	bfbb      	ittet	lt
 800e4e8:	425b      	neglt	r3, r3
 800e4ea:	f042 0202 	orrlt.w	r2, r2, #2
 800e4ee:	9307      	strge	r3, [sp, #28]
 800e4f0:	9307      	strlt	r3, [sp, #28]
 800e4f2:	bfb8      	it	lt
 800e4f4:	9204      	strlt	r2, [sp, #16]
 800e4f6:	7823      	ldrb	r3, [r4, #0]
 800e4f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e4fa:	d10a      	bne.n	800e512 <_vfiprintf_r+0x156>
 800e4fc:	7863      	ldrb	r3, [r4, #1]
 800e4fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800e500:	d132      	bne.n	800e568 <_vfiprintf_r+0x1ac>
 800e502:	9b03      	ldr	r3, [sp, #12]
 800e504:	1d1a      	adds	r2, r3, #4
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	9203      	str	r2, [sp, #12]
 800e50a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e50e:	3402      	adds	r4, #2
 800e510:	9305      	str	r3, [sp, #20]
 800e512:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e5e8 <_vfiprintf_r+0x22c>
 800e516:	7821      	ldrb	r1, [r4, #0]
 800e518:	2203      	movs	r2, #3
 800e51a:	4650      	mov	r0, sl
 800e51c:	f7f1 fe58 	bl	80001d0 <memchr>
 800e520:	b138      	cbz	r0, 800e532 <_vfiprintf_r+0x176>
 800e522:	9b04      	ldr	r3, [sp, #16]
 800e524:	eba0 000a 	sub.w	r0, r0, sl
 800e528:	2240      	movs	r2, #64	@ 0x40
 800e52a:	4082      	lsls	r2, r0
 800e52c:	4313      	orrs	r3, r2
 800e52e:	3401      	adds	r4, #1
 800e530:	9304      	str	r3, [sp, #16]
 800e532:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e536:	4829      	ldr	r0, [pc, #164]	@ (800e5dc <_vfiprintf_r+0x220>)
 800e538:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e53c:	2206      	movs	r2, #6
 800e53e:	f7f1 fe47 	bl	80001d0 <memchr>
 800e542:	2800      	cmp	r0, #0
 800e544:	d03f      	beq.n	800e5c6 <_vfiprintf_r+0x20a>
 800e546:	4b26      	ldr	r3, [pc, #152]	@ (800e5e0 <_vfiprintf_r+0x224>)
 800e548:	bb1b      	cbnz	r3, 800e592 <_vfiprintf_r+0x1d6>
 800e54a:	9b03      	ldr	r3, [sp, #12]
 800e54c:	3307      	adds	r3, #7
 800e54e:	f023 0307 	bic.w	r3, r3, #7
 800e552:	3308      	adds	r3, #8
 800e554:	9303      	str	r3, [sp, #12]
 800e556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e558:	443b      	add	r3, r7
 800e55a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e55c:	e76a      	b.n	800e434 <_vfiprintf_r+0x78>
 800e55e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e562:	460c      	mov	r4, r1
 800e564:	2001      	movs	r0, #1
 800e566:	e7a8      	b.n	800e4ba <_vfiprintf_r+0xfe>
 800e568:	2300      	movs	r3, #0
 800e56a:	3401      	adds	r4, #1
 800e56c:	9305      	str	r3, [sp, #20]
 800e56e:	4619      	mov	r1, r3
 800e570:	f04f 0c0a 	mov.w	ip, #10
 800e574:	4620      	mov	r0, r4
 800e576:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e57a:	3a30      	subs	r2, #48	@ 0x30
 800e57c:	2a09      	cmp	r2, #9
 800e57e:	d903      	bls.n	800e588 <_vfiprintf_r+0x1cc>
 800e580:	2b00      	cmp	r3, #0
 800e582:	d0c6      	beq.n	800e512 <_vfiprintf_r+0x156>
 800e584:	9105      	str	r1, [sp, #20]
 800e586:	e7c4      	b.n	800e512 <_vfiprintf_r+0x156>
 800e588:	fb0c 2101 	mla	r1, ip, r1, r2
 800e58c:	4604      	mov	r4, r0
 800e58e:	2301      	movs	r3, #1
 800e590:	e7f0      	b.n	800e574 <_vfiprintf_r+0x1b8>
 800e592:	ab03      	add	r3, sp, #12
 800e594:	9300      	str	r3, [sp, #0]
 800e596:	462a      	mov	r2, r5
 800e598:	4b12      	ldr	r3, [pc, #72]	@ (800e5e4 <_vfiprintf_r+0x228>)
 800e59a:	a904      	add	r1, sp, #16
 800e59c:	4630      	mov	r0, r6
 800e59e:	f7fd fbd9 	bl	800bd54 <_printf_float>
 800e5a2:	4607      	mov	r7, r0
 800e5a4:	1c78      	adds	r0, r7, #1
 800e5a6:	d1d6      	bne.n	800e556 <_vfiprintf_r+0x19a>
 800e5a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5aa:	07d9      	lsls	r1, r3, #31
 800e5ac:	d405      	bmi.n	800e5ba <_vfiprintf_r+0x1fe>
 800e5ae:	89ab      	ldrh	r3, [r5, #12]
 800e5b0:	059a      	lsls	r2, r3, #22
 800e5b2:	d402      	bmi.n	800e5ba <_vfiprintf_r+0x1fe>
 800e5b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5b6:	f7fe f929 	bl	800c80c <__retarget_lock_release_recursive>
 800e5ba:	89ab      	ldrh	r3, [r5, #12]
 800e5bc:	065b      	lsls	r3, r3, #25
 800e5be:	f53f af1f 	bmi.w	800e400 <_vfiprintf_r+0x44>
 800e5c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5c4:	e71e      	b.n	800e404 <_vfiprintf_r+0x48>
 800e5c6:	ab03      	add	r3, sp, #12
 800e5c8:	9300      	str	r3, [sp, #0]
 800e5ca:	462a      	mov	r2, r5
 800e5cc:	4b05      	ldr	r3, [pc, #20]	@ (800e5e4 <_vfiprintf_r+0x228>)
 800e5ce:	a904      	add	r1, sp, #16
 800e5d0:	4630      	mov	r0, r6
 800e5d2:	f7fd fe57 	bl	800c284 <_printf_i>
 800e5d6:	e7e4      	b.n	800e5a2 <_vfiprintf_r+0x1e6>
 800e5d8:	0800f890 	.word	0x0800f890
 800e5dc:	0800f89a 	.word	0x0800f89a
 800e5e0:	0800bd55 	.word	0x0800bd55
 800e5e4:	0800e399 	.word	0x0800e399
 800e5e8:	0800f896 	.word	0x0800f896

0800e5ec <__swbuf_r>:
 800e5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5ee:	460e      	mov	r6, r1
 800e5f0:	4614      	mov	r4, r2
 800e5f2:	4605      	mov	r5, r0
 800e5f4:	b118      	cbz	r0, 800e5fe <__swbuf_r+0x12>
 800e5f6:	6a03      	ldr	r3, [r0, #32]
 800e5f8:	b90b      	cbnz	r3, 800e5fe <__swbuf_r+0x12>
 800e5fa:	f7fd ffef 	bl	800c5dc <__sinit>
 800e5fe:	69a3      	ldr	r3, [r4, #24]
 800e600:	60a3      	str	r3, [r4, #8]
 800e602:	89a3      	ldrh	r3, [r4, #12]
 800e604:	071a      	lsls	r2, r3, #28
 800e606:	d501      	bpl.n	800e60c <__swbuf_r+0x20>
 800e608:	6923      	ldr	r3, [r4, #16]
 800e60a:	b943      	cbnz	r3, 800e61e <__swbuf_r+0x32>
 800e60c:	4621      	mov	r1, r4
 800e60e:	4628      	mov	r0, r5
 800e610:	f000 f82a 	bl	800e668 <__swsetup_r>
 800e614:	b118      	cbz	r0, 800e61e <__swbuf_r+0x32>
 800e616:	f04f 37ff 	mov.w	r7, #4294967295
 800e61a:	4638      	mov	r0, r7
 800e61c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e61e:	6823      	ldr	r3, [r4, #0]
 800e620:	6922      	ldr	r2, [r4, #16]
 800e622:	1a98      	subs	r0, r3, r2
 800e624:	6963      	ldr	r3, [r4, #20]
 800e626:	b2f6      	uxtb	r6, r6
 800e628:	4283      	cmp	r3, r0
 800e62a:	4637      	mov	r7, r6
 800e62c:	dc05      	bgt.n	800e63a <__swbuf_r+0x4e>
 800e62e:	4621      	mov	r1, r4
 800e630:	4628      	mov	r0, r5
 800e632:	f7ff fda7 	bl	800e184 <_fflush_r>
 800e636:	2800      	cmp	r0, #0
 800e638:	d1ed      	bne.n	800e616 <__swbuf_r+0x2a>
 800e63a:	68a3      	ldr	r3, [r4, #8]
 800e63c:	3b01      	subs	r3, #1
 800e63e:	60a3      	str	r3, [r4, #8]
 800e640:	6823      	ldr	r3, [r4, #0]
 800e642:	1c5a      	adds	r2, r3, #1
 800e644:	6022      	str	r2, [r4, #0]
 800e646:	701e      	strb	r6, [r3, #0]
 800e648:	6962      	ldr	r2, [r4, #20]
 800e64a:	1c43      	adds	r3, r0, #1
 800e64c:	429a      	cmp	r2, r3
 800e64e:	d004      	beq.n	800e65a <__swbuf_r+0x6e>
 800e650:	89a3      	ldrh	r3, [r4, #12]
 800e652:	07db      	lsls	r3, r3, #31
 800e654:	d5e1      	bpl.n	800e61a <__swbuf_r+0x2e>
 800e656:	2e0a      	cmp	r6, #10
 800e658:	d1df      	bne.n	800e61a <__swbuf_r+0x2e>
 800e65a:	4621      	mov	r1, r4
 800e65c:	4628      	mov	r0, r5
 800e65e:	f7ff fd91 	bl	800e184 <_fflush_r>
 800e662:	2800      	cmp	r0, #0
 800e664:	d0d9      	beq.n	800e61a <__swbuf_r+0x2e>
 800e666:	e7d6      	b.n	800e616 <__swbuf_r+0x2a>

0800e668 <__swsetup_r>:
 800e668:	b538      	push	{r3, r4, r5, lr}
 800e66a:	4b29      	ldr	r3, [pc, #164]	@ (800e710 <__swsetup_r+0xa8>)
 800e66c:	4605      	mov	r5, r0
 800e66e:	6818      	ldr	r0, [r3, #0]
 800e670:	460c      	mov	r4, r1
 800e672:	b118      	cbz	r0, 800e67c <__swsetup_r+0x14>
 800e674:	6a03      	ldr	r3, [r0, #32]
 800e676:	b90b      	cbnz	r3, 800e67c <__swsetup_r+0x14>
 800e678:	f7fd ffb0 	bl	800c5dc <__sinit>
 800e67c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e680:	0719      	lsls	r1, r3, #28
 800e682:	d422      	bmi.n	800e6ca <__swsetup_r+0x62>
 800e684:	06da      	lsls	r2, r3, #27
 800e686:	d407      	bmi.n	800e698 <__swsetup_r+0x30>
 800e688:	2209      	movs	r2, #9
 800e68a:	602a      	str	r2, [r5, #0]
 800e68c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e690:	81a3      	strh	r3, [r4, #12]
 800e692:	f04f 30ff 	mov.w	r0, #4294967295
 800e696:	e033      	b.n	800e700 <__swsetup_r+0x98>
 800e698:	0758      	lsls	r0, r3, #29
 800e69a:	d512      	bpl.n	800e6c2 <__swsetup_r+0x5a>
 800e69c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e69e:	b141      	cbz	r1, 800e6b2 <__swsetup_r+0x4a>
 800e6a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6a4:	4299      	cmp	r1, r3
 800e6a6:	d002      	beq.n	800e6ae <__swsetup_r+0x46>
 800e6a8:	4628      	mov	r0, r5
 800e6aa:	f7fe ff0d 	bl	800d4c8 <_free_r>
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6b2:	89a3      	ldrh	r3, [r4, #12]
 800e6b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e6b8:	81a3      	strh	r3, [r4, #12]
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	6063      	str	r3, [r4, #4]
 800e6be:	6923      	ldr	r3, [r4, #16]
 800e6c0:	6023      	str	r3, [r4, #0]
 800e6c2:	89a3      	ldrh	r3, [r4, #12]
 800e6c4:	f043 0308 	orr.w	r3, r3, #8
 800e6c8:	81a3      	strh	r3, [r4, #12]
 800e6ca:	6923      	ldr	r3, [r4, #16]
 800e6cc:	b94b      	cbnz	r3, 800e6e2 <__swsetup_r+0x7a>
 800e6ce:	89a3      	ldrh	r3, [r4, #12]
 800e6d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e6d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e6d8:	d003      	beq.n	800e6e2 <__swsetup_r+0x7a>
 800e6da:	4621      	mov	r1, r4
 800e6dc:	4628      	mov	r0, r5
 800e6de:	f000 f883 	bl	800e7e8 <__smakebuf_r>
 800e6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6e6:	f013 0201 	ands.w	r2, r3, #1
 800e6ea:	d00a      	beq.n	800e702 <__swsetup_r+0x9a>
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	60a2      	str	r2, [r4, #8]
 800e6f0:	6962      	ldr	r2, [r4, #20]
 800e6f2:	4252      	negs	r2, r2
 800e6f4:	61a2      	str	r2, [r4, #24]
 800e6f6:	6922      	ldr	r2, [r4, #16]
 800e6f8:	b942      	cbnz	r2, 800e70c <__swsetup_r+0xa4>
 800e6fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e6fe:	d1c5      	bne.n	800e68c <__swsetup_r+0x24>
 800e700:	bd38      	pop	{r3, r4, r5, pc}
 800e702:	0799      	lsls	r1, r3, #30
 800e704:	bf58      	it	pl
 800e706:	6962      	ldrpl	r2, [r4, #20]
 800e708:	60a2      	str	r2, [r4, #8]
 800e70a:	e7f4      	b.n	800e6f6 <__swsetup_r+0x8e>
 800e70c:	2000      	movs	r0, #0
 800e70e:	e7f7      	b.n	800e700 <__swsetup_r+0x98>
 800e710:	20000150 	.word	0x20000150

0800e714 <_raise_r>:
 800e714:	291f      	cmp	r1, #31
 800e716:	b538      	push	{r3, r4, r5, lr}
 800e718:	4605      	mov	r5, r0
 800e71a:	460c      	mov	r4, r1
 800e71c:	d904      	bls.n	800e728 <_raise_r+0x14>
 800e71e:	2316      	movs	r3, #22
 800e720:	6003      	str	r3, [r0, #0]
 800e722:	f04f 30ff 	mov.w	r0, #4294967295
 800e726:	bd38      	pop	{r3, r4, r5, pc}
 800e728:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e72a:	b112      	cbz	r2, 800e732 <_raise_r+0x1e>
 800e72c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e730:	b94b      	cbnz	r3, 800e746 <_raise_r+0x32>
 800e732:	4628      	mov	r0, r5
 800e734:	f000 f830 	bl	800e798 <_getpid_r>
 800e738:	4622      	mov	r2, r4
 800e73a:	4601      	mov	r1, r0
 800e73c:	4628      	mov	r0, r5
 800e73e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e742:	f000 b817 	b.w	800e774 <_kill_r>
 800e746:	2b01      	cmp	r3, #1
 800e748:	d00a      	beq.n	800e760 <_raise_r+0x4c>
 800e74a:	1c59      	adds	r1, r3, #1
 800e74c:	d103      	bne.n	800e756 <_raise_r+0x42>
 800e74e:	2316      	movs	r3, #22
 800e750:	6003      	str	r3, [r0, #0]
 800e752:	2001      	movs	r0, #1
 800e754:	e7e7      	b.n	800e726 <_raise_r+0x12>
 800e756:	2100      	movs	r1, #0
 800e758:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e75c:	4620      	mov	r0, r4
 800e75e:	4798      	blx	r3
 800e760:	2000      	movs	r0, #0
 800e762:	e7e0      	b.n	800e726 <_raise_r+0x12>

0800e764 <raise>:
 800e764:	4b02      	ldr	r3, [pc, #8]	@ (800e770 <raise+0xc>)
 800e766:	4601      	mov	r1, r0
 800e768:	6818      	ldr	r0, [r3, #0]
 800e76a:	f7ff bfd3 	b.w	800e714 <_raise_r>
 800e76e:	bf00      	nop
 800e770:	20000150 	.word	0x20000150

0800e774 <_kill_r>:
 800e774:	b538      	push	{r3, r4, r5, lr}
 800e776:	4d07      	ldr	r5, [pc, #28]	@ (800e794 <_kill_r+0x20>)
 800e778:	2300      	movs	r3, #0
 800e77a:	4604      	mov	r4, r0
 800e77c:	4608      	mov	r0, r1
 800e77e:	4611      	mov	r1, r2
 800e780:	602b      	str	r3, [r5, #0]
 800e782:	f7f4 fa6f 	bl	8002c64 <_kill>
 800e786:	1c43      	adds	r3, r0, #1
 800e788:	d102      	bne.n	800e790 <_kill_r+0x1c>
 800e78a:	682b      	ldr	r3, [r5, #0]
 800e78c:	b103      	cbz	r3, 800e790 <_kill_r+0x1c>
 800e78e:	6023      	str	r3, [r4, #0]
 800e790:	bd38      	pop	{r3, r4, r5, pc}
 800e792:	bf00      	nop
 800e794:	20002bb4 	.word	0x20002bb4

0800e798 <_getpid_r>:
 800e798:	f7f4 ba5c 	b.w	8002c54 <_getpid>

0800e79c <__swhatbuf_r>:
 800e79c:	b570      	push	{r4, r5, r6, lr}
 800e79e:	460c      	mov	r4, r1
 800e7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7a4:	2900      	cmp	r1, #0
 800e7a6:	b096      	sub	sp, #88	@ 0x58
 800e7a8:	4615      	mov	r5, r2
 800e7aa:	461e      	mov	r6, r3
 800e7ac:	da0d      	bge.n	800e7ca <__swhatbuf_r+0x2e>
 800e7ae:	89a3      	ldrh	r3, [r4, #12]
 800e7b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e7b4:	f04f 0100 	mov.w	r1, #0
 800e7b8:	bf14      	ite	ne
 800e7ba:	2340      	movne	r3, #64	@ 0x40
 800e7bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e7c0:	2000      	movs	r0, #0
 800e7c2:	6031      	str	r1, [r6, #0]
 800e7c4:	602b      	str	r3, [r5, #0]
 800e7c6:	b016      	add	sp, #88	@ 0x58
 800e7c8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ca:	466a      	mov	r2, sp
 800e7cc:	f000 f848 	bl	800e860 <_fstat_r>
 800e7d0:	2800      	cmp	r0, #0
 800e7d2:	dbec      	blt.n	800e7ae <__swhatbuf_r+0x12>
 800e7d4:	9901      	ldr	r1, [sp, #4]
 800e7d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e7da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e7de:	4259      	negs	r1, r3
 800e7e0:	4159      	adcs	r1, r3
 800e7e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e7e6:	e7eb      	b.n	800e7c0 <__swhatbuf_r+0x24>

0800e7e8 <__smakebuf_r>:
 800e7e8:	898b      	ldrh	r3, [r1, #12]
 800e7ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e7ec:	079d      	lsls	r5, r3, #30
 800e7ee:	4606      	mov	r6, r0
 800e7f0:	460c      	mov	r4, r1
 800e7f2:	d507      	bpl.n	800e804 <__smakebuf_r+0x1c>
 800e7f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e7f8:	6023      	str	r3, [r4, #0]
 800e7fa:	6123      	str	r3, [r4, #16]
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	6163      	str	r3, [r4, #20]
 800e800:	b003      	add	sp, #12
 800e802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e804:	ab01      	add	r3, sp, #4
 800e806:	466a      	mov	r2, sp
 800e808:	f7ff ffc8 	bl	800e79c <__swhatbuf_r>
 800e80c:	9f00      	ldr	r7, [sp, #0]
 800e80e:	4605      	mov	r5, r0
 800e810:	4639      	mov	r1, r7
 800e812:	4630      	mov	r0, r6
 800e814:	f7fe fecc 	bl	800d5b0 <_malloc_r>
 800e818:	b948      	cbnz	r0, 800e82e <__smakebuf_r+0x46>
 800e81a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e81e:	059a      	lsls	r2, r3, #22
 800e820:	d4ee      	bmi.n	800e800 <__smakebuf_r+0x18>
 800e822:	f023 0303 	bic.w	r3, r3, #3
 800e826:	f043 0302 	orr.w	r3, r3, #2
 800e82a:	81a3      	strh	r3, [r4, #12]
 800e82c:	e7e2      	b.n	800e7f4 <__smakebuf_r+0xc>
 800e82e:	89a3      	ldrh	r3, [r4, #12]
 800e830:	6020      	str	r0, [r4, #0]
 800e832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e836:	81a3      	strh	r3, [r4, #12]
 800e838:	9b01      	ldr	r3, [sp, #4]
 800e83a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e83e:	b15b      	cbz	r3, 800e858 <__smakebuf_r+0x70>
 800e840:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e844:	4630      	mov	r0, r6
 800e846:	f000 f81d 	bl	800e884 <_isatty_r>
 800e84a:	b128      	cbz	r0, 800e858 <__smakebuf_r+0x70>
 800e84c:	89a3      	ldrh	r3, [r4, #12]
 800e84e:	f023 0303 	bic.w	r3, r3, #3
 800e852:	f043 0301 	orr.w	r3, r3, #1
 800e856:	81a3      	strh	r3, [r4, #12]
 800e858:	89a3      	ldrh	r3, [r4, #12]
 800e85a:	431d      	orrs	r5, r3
 800e85c:	81a5      	strh	r5, [r4, #12]
 800e85e:	e7cf      	b.n	800e800 <__smakebuf_r+0x18>

0800e860 <_fstat_r>:
 800e860:	b538      	push	{r3, r4, r5, lr}
 800e862:	4d07      	ldr	r5, [pc, #28]	@ (800e880 <_fstat_r+0x20>)
 800e864:	2300      	movs	r3, #0
 800e866:	4604      	mov	r4, r0
 800e868:	4608      	mov	r0, r1
 800e86a:	4611      	mov	r1, r2
 800e86c:	602b      	str	r3, [r5, #0]
 800e86e:	f7f4 fa59 	bl	8002d24 <_fstat>
 800e872:	1c43      	adds	r3, r0, #1
 800e874:	d102      	bne.n	800e87c <_fstat_r+0x1c>
 800e876:	682b      	ldr	r3, [r5, #0]
 800e878:	b103      	cbz	r3, 800e87c <_fstat_r+0x1c>
 800e87a:	6023      	str	r3, [r4, #0]
 800e87c:	bd38      	pop	{r3, r4, r5, pc}
 800e87e:	bf00      	nop
 800e880:	20002bb4 	.word	0x20002bb4

0800e884 <_isatty_r>:
 800e884:	b538      	push	{r3, r4, r5, lr}
 800e886:	4d06      	ldr	r5, [pc, #24]	@ (800e8a0 <_isatty_r+0x1c>)
 800e888:	2300      	movs	r3, #0
 800e88a:	4604      	mov	r4, r0
 800e88c:	4608      	mov	r0, r1
 800e88e:	602b      	str	r3, [r5, #0]
 800e890:	f7f4 fa58 	bl	8002d44 <_isatty>
 800e894:	1c43      	adds	r3, r0, #1
 800e896:	d102      	bne.n	800e89e <_isatty_r+0x1a>
 800e898:	682b      	ldr	r3, [r5, #0]
 800e89a:	b103      	cbz	r3, 800e89e <_isatty_r+0x1a>
 800e89c:	6023      	str	r3, [r4, #0]
 800e89e:	bd38      	pop	{r3, r4, r5, pc}
 800e8a0:	20002bb4 	.word	0x20002bb4

0800e8a4 <fmodf>:
 800e8a4:	b508      	push	{r3, lr}
 800e8a6:	ed2d 8b02 	vpush	{d8}
 800e8aa:	eef0 8a40 	vmov.f32	s17, s0
 800e8ae:	eeb0 8a60 	vmov.f32	s16, s1
 800e8b2:	f000 f997 	bl	800ebe4 <__ieee754_fmodf>
 800e8b6:	eef4 8a48 	vcmp.f32	s17, s16
 800e8ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8be:	d60c      	bvs.n	800e8da <fmodf+0x36>
 800e8c0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e8e0 <fmodf+0x3c>
 800e8c4:	eeb4 8a68 	vcmp.f32	s16, s17
 800e8c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8cc:	d105      	bne.n	800e8da <fmodf+0x36>
 800e8ce:	f7fd ff71 	bl	800c7b4 <__errno>
 800e8d2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e8d6:	2321      	movs	r3, #33	@ 0x21
 800e8d8:	6003      	str	r3, [r0, #0]
 800e8da:	ecbd 8b02 	vpop	{d8}
 800e8de:	bd08      	pop	{r3, pc}
 800e8e0:	00000000 	.word	0x00000000

0800e8e4 <cosf>:
 800e8e4:	ee10 3a10 	vmov	r3, s0
 800e8e8:	b507      	push	{r0, r1, r2, lr}
 800e8ea:	4a1e      	ldr	r2, [pc, #120]	@ (800e964 <cosf+0x80>)
 800e8ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d806      	bhi.n	800e902 <cosf+0x1e>
 800e8f4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e968 <cosf+0x84>
 800e8f8:	b003      	add	sp, #12
 800e8fa:	f85d eb04 	ldr.w	lr, [sp], #4
 800e8fe:	f000 b8d1 	b.w	800eaa4 <__kernel_cosf>
 800e902:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e906:	d304      	bcc.n	800e912 <cosf+0x2e>
 800e908:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e90c:	b003      	add	sp, #12
 800e90e:	f85d fb04 	ldr.w	pc, [sp], #4
 800e912:	4668      	mov	r0, sp
 800e914:	f000 f9e8 	bl	800ece8 <__ieee754_rem_pio2f>
 800e918:	f000 0003 	and.w	r0, r0, #3
 800e91c:	2801      	cmp	r0, #1
 800e91e:	d009      	beq.n	800e934 <cosf+0x50>
 800e920:	2802      	cmp	r0, #2
 800e922:	d010      	beq.n	800e946 <cosf+0x62>
 800e924:	b9b0      	cbnz	r0, 800e954 <cosf+0x70>
 800e926:	eddd 0a01 	vldr	s1, [sp, #4]
 800e92a:	ed9d 0a00 	vldr	s0, [sp]
 800e92e:	f000 f8b9 	bl	800eaa4 <__kernel_cosf>
 800e932:	e7eb      	b.n	800e90c <cosf+0x28>
 800e934:	eddd 0a01 	vldr	s1, [sp, #4]
 800e938:	ed9d 0a00 	vldr	s0, [sp]
 800e93c:	f000 f90a 	bl	800eb54 <__kernel_sinf>
 800e940:	eeb1 0a40 	vneg.f32	s0, s0
 800e944:	e7e2      	b.n	800e90c <cosf+0x28>
 800e946:	eddd 0a01 	vldr	s1, [sp, #4]
 800e94a:	ed9d 0a00 	vldr	s0, [sp]
 800e94e:	f000 f8a9 	bl	800eaa4 <__kernel_cosf>
 800e952:	e7f5      	b.n	800e940 <cosf+0x5c>
 800e954:	eddd 0a01 	vldr	s1, [sp, #4]
 800e958:	ed9d 0a00 	vldr	s0, [sp]
 800e95c:	2001      	movs	r0, #1
 800e95e:	f000 f8f9 	bl	800eb54 <__kernel_sinf>
 800e962:	e7d3      	b.n	800e90c <cosf+0x28>
 800e964:	3f490fd8 	.word	0x3f490fd8
 800e968:	00000000 	.word	0x00000000

0800e96c <sinf>:
 800e96c:	ee10 3a10 	vmov	r3, s0
 800e970:	b507      	push	{r0, r1, r2, lr}
 800e972:	4a1f      	ldr	r2, [pc, #124]	@ (800e9f0 <sinf+0x84>)
 800e974:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e978:	4293      	cmp	r3, r2
 800e97a:	d807      	bhi.n	800e98c <sinf+0x20>
 800e97c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e9f4 <sinf+0x88>
 800e980:	2000      	movs	r0, #0
 800e982:	b003      	add	sp, #12
 800e984:	f85d eb04 	ldr.w	lr, [sp], #4
 800e988:	f000 b8e4 	b.w	800eb54 <__kernel_sinf>
 800e98c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e990:	d304      	bcc.n	800e99c <sinf+0x30>
 800e992:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e996:	b003      	add	sp, #12
 800e998:	f85d fb04 	ldr.w	pc, [sp], #4
 800e99c:	4668      	mov	r0, sp
 800e99e:	f000 f9a3 	bl	800ece8 <__ieee754_rem_pio2f>
 800e9a2:	f000 0003 	and.w	r0, r0, #3
 800e9a6:	2801      	cmp	r0, #1
 800e9a8:	d00a      	beq.n	800e9c0 <sinf+0x54>
 800e9aa:	2802      	cmp	r0, #2
 800e9ac:	d00f      	beq.n	800e9ce <sinf+0x62>
 800e9ae:	b9c0      	cbnz	r0, 800e9e2 <sinf+0x76>
 800e9b0:	eddd 0a01 	vldr	s1, [sp, #4]
 800e9b4:	ed9d 0a00 	vldr	s0, [sp]
 800e9b8:	2001      	movs	r0, #1
 800e9ba:	f000 f8cb 	bl	800eb54 <__kernel_sinf>
 800e9be:	e7ea      	b.n	800e996 <sinf+0x2a>
 800e9c0:	eddd 0a01 	vldr	s1, [sp, #4]
 800e9c4:	ed9d 0a00 	vldr	s0, [sp]
 800e9c8:	f000 f86c 	bl	800eaa4 <__kernel_cosf>
 800e9cc:	e7e3      	b.n	800e996 <sinf+0x2a>
 800e9ce:	eddd 0a01 	vldr	s1, [sp, #4]
 800e9d2:	ed9d 0a00 	vldr	s0, [sp]
 800e9d6:	2001      	movs	r0, #1
 800e9d8:	f000 f8bc 	bl	800eb54 <__kernel_sinf>
 800e9dc:	eeb1 0a40 	vneg.f32	s0, s0
 800e9e0:	e7d9      	b.n	800e996 <sinf+0x2a>
 800e9e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e9e6:	ed9d 0a00 	vldr	s0, [sp]
 800e9ea:	f000 f85b 	bl	800eaa4 <__kernel_cosf>
 800e9ee:	e7f5      	b.n	800e9dc <sinf+0x70>
 800e9f0:	3f490fd8 	.word	0x3f490fd8
 800e9f4:	00000000 	.word	0x00000000

0800e9f8 <fmaxf>:
 800e9f8:	b508      	push	{r3, lr}
 800e9fa:	ed2d 8b02 	vpush	{d8}
 800e9fe:	eeb0 8a40 	vmov.f32	s16, s0
 800ea02:	eef0 8a60 	vmov.f32	s17, s1
 800ea06:	f000 f831 	bl	800ea6c <__fpclassifyf>
 800ea0a:	b930      	cbnz	r0, 800ea1a <fmaxf+0x22>
 800ea0c:	eeb0 8a68 	vmov.f32	s16, s17
 800ea10:	eeb0 0a48 	vmov.f32	s0, s16
 800ea14:	ecbd 8b02 	vpop	{d8}
 800ea18:	bd08      	pop	{r3, pc}
 800ea1a:	eeb0 0a68 	vmov.f32	s0, s17
 800ea1e:	f000 f825 	bl	800ea6c <__fpclassifyf>
 800ea22:	2800      	cmp	r0, #0
 800ea24:	d0f4      	beq.n	800ea10 <fmaxf+0x18>
 800ea26:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ea2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea2e:	dded      	ble.n	800ea0c <fmaxf+0x14>
 800ea30:	e7ee      	b.n	800ea10 <fmaxf+0x18>

0800ea32 <fminf>:
 800ea32:	b508      	push	{r3, lr}
 800ea34:	ed2d 8b02 	vpush	{d8}
 800ea38:	eeb0 8a40 	vmov.f32	s16, s0
 800ea3c:	eef0 8a60 	vmov.f32	s17, s1
 800ea40:	f000 f814 	bl	800ea6c <__fpclassifyf>
 800ea44:	b930      	cbnz	r0, 800ea54 <fminf+0x22>
 800ea46:	eeb0 8a68 	vmov.f32	s16, s17
 800ea4a:	eeb0 0a48 	vmov.f32	s0, s16
 800ea4e:	ecbd 8b02 	vpop	{d8}
 800ea52:	bd08      	pop	{r3, pc}
 800ea54:	eeb0 0a68 	vmov.f32	s0, s17
 800ea58:	f000 f808 	bl	800ea6c <__fpclassifyf>
 800ea5c:	2800      	cmp	r0, #0
 800ea5e:	d0f4      	beq.n	800ea4a <fminf+0x18>
 800ea60:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ea64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea68:	d5ed      	bpl.n	800ea46 <fminf+0x14>
 800ea6a:	e7ee      	b.n	800ea4a <fminf+0x18>

0800ea6c <__fpclassifyf>:
 800ea6c:	ee10 3a10 	vmov	r3, s0
 800ea70:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800ea74:	d00d      	beq.n	800ea92 <__fpclassifyf+0x26>
 800ea76:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800ea7a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800ea7e:	d30a      	bcc.n	800ea96 <__fpclassifyf+0x2a>
 800ea80:	4b07      	ldr	r3, [pc, #28]	@ (800eaa0 <__fpclassifyf+0x34>)
 800ea82:	1e42      	subs	r2, r0, #1
 800ea84:	429a      	cmp	r2, r3
 800ea86:	d908      	bls.n	800ea9a <__fpclassifyf+0x2e>
 800ea88:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800ea8c:	4258      	negs	r0, r3
 800ea8e:	4158      	adcs	r0, r3
 800ea90:	4770      	bx	lr
 800ea92:	2002      	movs	r0, #2
 800ea94:	4770      	bx	lr
 800ea96:	2004      	movs	r0, #4
 800ea98:	4770      	bx	lr
 800ea9a:	2003      	movs	r0, #3
 800ea9c:	4770      	bx	lr
 800ea9e:	bf00      	nop
 800eaa0:	007ffffe 	.word	0x007ffffe

0800eaa4 <__kernel_cosf>:
 800eaa4:	ee10 3a10 	vmov	r3, s0
 800eaa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eaac:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800eab0:	eef0 6a40 	vmov.f32	s13, s0
 800eab4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800eab8:	d204      	bcs.n	800eac4 <__kernel_cosf+0x20>
 800eaba:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800eabe:	ee17 2a90 	vmov	r2, s15
 800eac2:	b342      	cbz	r2, 800eb16 <__kernel_cosf+0x72>
 800eac4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800eac8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800eb34 <__kernel_cosf+0x90>
 800eacc:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800eb38 <__kernel_cosf+0x94>
 800ead0:	4a1a      	ldr	r2, [pc, #104]	@ (800eb3c <__kernel_cosf+0x98>)
 800ead2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ead6:	4293      	cmp	r3, r2
 800ead8:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800eb40 <__kernel_cosf+0x9c>
 800eadc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eae0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800eb44 <__kernel_cosf+0xa0>
 800eae4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800eae8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800eb48 <__kernel_cosf+0xa4>
 800eaec:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eaf0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800eb4c <__kernel_cosf+0xa8>
 800eaf4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800eaf8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800eafc:	ee26 6a07 	vmul.f32	s12, s12, s14
 800eb00:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eb04:	eee7 0a06 	vfma.f32	s1, s14, s12
 800eb08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb0c:	d804      	bhi.n	800eb18 <__kernel_cosf+0x74>
 800eb0e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800eb12:	ee30 0a67 	vsub.f32	s0, s0, s15
 800eb16:	4770      	bx	lr
 800eb18:	4a0d      	ldr	r2, [pc, #52]	@ (800eb50 <__kernel_cosf+0xac>)
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	bf9a      	itte	ls
 800eb1e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800eb22:	ee07 3a10 	vmovls	s14, r3
 800eb26:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800eb2a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800eb2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb32:	e7ec      	b.n	800eb0e <__kernel_cosf+0x6a>
 800eb34:	ad47d74e 	.word	0xad47d74e
 800eb38:	310f74f6 	.word	0x310f74f6
 800eb3c:	3e999999 	.word	0x3e999999
 800eb40:	b493f27c 	.word	0xb493f27c
 800eb44:	37d00d01 	.word	0x37d00d01
 800eb48:	bab60b61 	.word	0xbab60b61
 800eb4c:	3d2aaaab 	.word	0x3d2aaaab
 800eb50:	3f480000 	.word	0x3f480000

0800eb54 <__kernel_sinf>:
 800eb54:	ee10 3a10 	vmov	r3, s0
 800eb58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb5c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800eb60:	d204      	bcs.n	800eb6c <__kernel_sinf+0x18>
 800eb62:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800eb66:	ee17 3a90 	vmov	r3, s15
 800eb6a:	b35b      	cbz	r3, 800ebc4 <__kernel_sinf+0x70>
 800eb6c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800eb70:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ebc8 <__kernel_sinf+0x74>
 800eb74:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ebcc <__kernel_sinf+0x78>
 800eb78:	eea7 6a27 	vfma.f32	s12, s14, s15
 800eb7c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ebd0 <__kernel_sinf+0x7c>
 800eb80:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eb84:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ebd4 <__kernel_sinf+0x80>
 800eb88:	eea7 6a87 	vfma.f32	s12, s15, s14
 800eb8c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ebd8 <__kernel_sinf+0x84>
 800eb90:	ee60 6a07 	vmul.f32	s13, s0, s14
 800eb94:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eb98:	b930      	cbnz	r0, 800eba8 <__kernel_sinf+0x54>
 800eb9a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ebdc <__kernel_sinf+0x88>
 800eb9e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800eba2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800eba6:	4770      	bx	lr
 800eba8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ebac:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ebb0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ebb4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ebb8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ebe0 <__kernel_sinf+0x8c>
 800ebbc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ebc0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ebc4:	4770      	bx	lr
 800ebc6:	bf00      	nop
 800ebc8:	2f2ec9d3 	.word	0x2f2ec9d3
 800ebcc:	b2d72f34 	.word	0xb2d72f34
 800ebd0:	3638ef1b 	.word	0x3638ef1b
 800ebd4:	b9500d01 	.word	0xb9500d01
 800ebd8:	3c088889 	.word	0x3c088889
 800ebdc:	be2aaaab 	.word	0xbe2aaaab
 800ebe0:	3e2aaaab 	.word	0x3e2aaaab

0800ebe4 <__ieee754_fmodf>:
 800ebe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ebe6:	ee10 5a90 	vmov	r5, s1
 800ebea:	f025 4000 	bic.w	r0, r5, #2147483648	@ 0x80000000
 800ebee:	1e43      	subs	r3, r0, #1
 800ebf0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ebf4:	d206      	bcs.n	800ec04 <__ieee754_fmodf+0x20>
 800ebf6:	ee10 3a10 	vmov	r3, s0
 800ebfa:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 800ebfe:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800ec02:	d304      	bcc.n	800ec0e <__ieee754_fmodf+0x2a>
 800ec04:	ee60 0a20 	vmul.f32	s1, s0, s1
 800ec08:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800ec0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec0e:	4286      	cmp	r6, r0
 800ec10:	dbfc      	blt.n	800ec0c <__ieee754_fmodf+0x28>
 800ec12:	f003 4400 	and.w	r4, r3, #2147483648	@ 0x80000000
 800ec16:	d105      	bne.n	800ec24 <__ieee754_fmodf+0x40>
 800ec18:	4b32      	ldr	r3, [pc, #200]	@ (800ece4 <__ieee754_fmodf+0x100>)
 800ec1a:	eb03 7354 	add.w	r3, r3, r4, lsr #29
 800ec1e:	ed93 0a00 	vldr	s0, [r3]
 800ec22:	e7f3      	b.n	800ec0c <__ieee754_fmodf+0x28>
 800ec24:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ec28:	d140      	bne.n	800ecac <__ieee754_fmodf+0xc8>
 800ec2a:	0232      	lsls	r2, r6, #8
 800ec2c:	f06f 017d 	mvn.w	r1, #125	@ 0x7d
 800ec30:	2a00      	cmp	r2, #0
 800ec32:	dc38      	bgt.n	800eca6 <__ieee754_fmodf+0xc2>
 800ec34:	f015 4fff 	tst.w	r5, #2139095040	@ 0x7f800000
 800ec38:	d13e      	bne.n	800ecb8 <__ieee754_fmodf+0xd4>
 800ec3a:	0207      	lsls	r7, r0, #8
 800ec3c:	f06f 027d 	mvn.w	r2, #125	@ 0x7d
 800ec40:	2f00      	cmp	r7, #0
 800ec42:	da36      	bge.n	800ecb2 <__ieee754_fmodf+0xce>
 800ec44:	f111 0f7e 	cmn.w	r1, #126	@ 0x7e
 800ec48:	bfb9      	ittee	lt
 800ec4a:	f06f 037d 	mvnlt.w	r3, #125	@ 0x7d
 800ec4e:	1a5b      	sublt	r3, r3, r1
 800ec50:	f3c3 0316 	ubfxge	r3, r3, #0, #23
 800ec54:	f443 0300 	orrge.w	r3, r3, #8388608	@ 0x800000
 800ec58:	bfb8      	it	lt
 800ec5a:	fa06 f303 	lsllt.w	r3, r6, r3
 800ec5e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800ec62:	bfb5      	itete	lt
 800ec64:	f06f 057d 	mvnlt.w	r5, #125	@ 0x7d
 800ec68:	f3c5 0516 	ubfxge	r5, r5, #0, #23
 800ec6c:	1aad      	sublt	r5, r5, r2
 800ec6e:	f445 0000 	orrge.w	r0, r5, #8388608	@ 0x800000
 800ec72:	bfb8      	it	lt
 800ec74:	40a8      	lsllt	r0, r5
 800ec76:	1a89      	subs	r1, r1, r2
 800ec78:	1a1d      	subs	r5, r3, r0
 800ec7a:	bb01      	cbnz	r1, 800ecbe <__ieee754_fmodf+0xda>
 800ec7c:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 800ec80:	bf38      	it	cc
 800ec82:	462b      	movcc	r3, r5
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d0c7      	beq.n	800ec18 <__ieee754_fmodf+0x34>
 800ec88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ec8c:	db1f      	blt.n	800ecce <__ieee754_fmodf+0xea>
 800ec8e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800ec92:	db1f      	blt.n	800ecd4 <__ieee754_fmodf+0xf0>
 800ec94:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800ec98:	327f      	adds	r2, #127	@ 0x7f
 800ec9a:	4323      	orrs	r3, r4
 800ec9c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800eca0:	ee00 3a10 	vmov	s0, r3
 800eca4:	e7b2      	b.n	800ec0c <__ieee754_fmodf+0x28>
 800eca6:	3901      	subs	r1, #1
 800eca8:	0052      	lsls	r2, r2, #1
 800ecaa:	e7c1      	b.n	800ec30 <__ieee754_fmodf+0x4c>
 800ecac:	15f1      	asrs	r1, r6, #23
 800ecae:	397f      	subs	r1, #127	@ 0x7f
 800ecb0:	e7c0      	b.n	800ec34 <__ieee754_fmodf+0x50>
 800ecb2:	3a01      	subs	r2, #1
 800ecb4:	007f      	lsls	r7, r7, #1
 800ecb6:	e7c3      	b.n	800ec40 <__ieee754_fmodf+0x5c>
 800ecb8:	15c2      	asrs	r2, r0, #23
 800ecba:	3a7f      	subs	r2, #127	@ 0x7f
 800ecbc:	e7c2      	b.n	800ec44 <__ieee754_fmodf+0x60>
 800ecbe:	2d00      	cmp	r5, #0
 800ecc0:	da02      	bge.n	800ecc8 <__ieee754_fmodf+0xe4>
 800ecc2:	005b      	lsls	r3, r3, #1
 800ecc4:	3901      	subs	r1, #1
 800ecc6:	e7d7      	b.n	800ec78 <__ieee754_fmodf+0x94>
 800ecc8:	d0a6      	beq.n	800ec18 <__ieee754_fmodf+0x34>
 800ecca:	006b      	lsls	r3, r5, #1
 800eccc:	e7fa      	b.n	800ecc4 <__ieee754_fmodf+0xe0>
 800ecce:	005b      	lsls	r3, r3, #1
 800ecd0:	3a01      	subs	r2, #1
 800ecd2:	e7d9      	b.n	800ec88 <__ieee754_fmodf+0xa4>
 800ecd4:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800ecd8:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800ecdc:	3282      	adds	r2, #130	@ 0x82
 800ecde:	4113      	asrs	r3, r2
 800ece0:	4323      	orrs	r3, r4
 800ece2:	e7dd      	b.n	800eca0 <__ieee754_fmodf+0xbc>
 800ece4:	0800f9e8 	.word	0x0800f9e8

0800ece8 <__ieee754_rem_pio2f>:
 800ece8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ecea:	ee10 6a10 	vmov	r6, s0
 800ecee:	4b88      	ldr	r3, [pc, #544]	@ (800ef10 <__ieee754_rem_pio2f+0x228>)
 800ecf0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ecf4:	429d      	cmp	r5, r3
 800ecf6:	b087      	sub	sp, #28
 800ecf8:	4604      	mov	r4, r0
 800ecfa:	d805      	bhi.n	800ed08 <__ieee754_rem_pio2f+0x20>
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	ed80 0a00 	vstr	s0, [r0]
 800ed02:	6043      	str	r3, [r0, #4]
 800ed04:	2000      	movs	r0, #0
 800ed06:	e022      	b.n	800ed4e <__ieee754_rem_pio2f+0x66>
 800ed08:	4b82      	ldr	r3, [pc, #520]	@ (800ef14 <__ieee754_rem_pio2f+0x22c>)
 800ed0a:	429d      	cmp	r5, r3
 800ed0c:	d83a      	bhi.n	800ed84 <__ieee754_rem_pio2f+0x9c>
 800ed0e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ed12:	2e00      	cmp	r6, #0
 800ed14:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ef18 <__ieee754_rem_pio2f+0x230>
 800ed18:	4a80      	ldr	r2, [pc, #512]	@ (800ef1c <__ieee754_rem_pio2f+0x234>)
 800ed1a:	f023 030f 	bic.w	r3, r3, #15
 800ed1e:	dd18      	ble.n	800ed52 <__ieee754_rem_pio2f+0x6a>
 800ed20:	4293      	cmp	r3, r2
 800ed22:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ed26:	bf09      	itett	eq
 800ed28:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ef20 <__ieee754_rem_pio2f+0x238>
 800ed2c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ef24 <__ieee754_rem_pio2f+0x23c>
 800ed30:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ef28 <__ieee754_rem_pio2f+0x240>
 800ed34:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ed38:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ed3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed40:	ed80 7a00 	vstr	s14, [r0]
 800ed44:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ed48:	edc0 7a01 	vstr	s15, [r0, #4]
 800ed4c:	2001      	movs	r0, #1
 800ed4e:	b007      	add	sp, #28
 800ed50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed52:	4293      	cmp	r3, r2
 800ed54:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ed58:	bf09      	itett	eq
 800ed5a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ef20 <__ieee754_rem_pio2f+0x238>
 800ed5e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ef24 <__ieee754_rem_pio2f+0x23c>
 800ed62:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ef28 <__ieee754_rem_pio2f+0x240>
 800ed66:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ed6a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ed6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed72:	ed80 7a00 	vstr	s14, [r0]
 800ed76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed7a:	edc0 7a01 	vstr	s15, [r0, #4]
 800ed7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ed82:	e7e4      	b.n	800ed4e <__ieee754_rem_pio2f+0x66>
 800ed84:	4b69      	ldr	r3, [pc, #420]	@ (800ef2c <__ieee754_rem_pio2f+0x244>)
 800ed86:	429d      	cmp	r5, r3
 800ed88:	d873      	bhi.n	800ee72 <__ieee754_rem_pio2f+0x18a>
 800ed8a:	f000 f8dd 	bl	800ef48 <fabsf>
 800ed8e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ef30 <__ieee754_rem_pio2f+0x248>
 800ed92:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ed96:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ed9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ed9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eda2:	ee17 0a90 	vmov	r0, s15
 800eda6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ef18 <__ieee754_rem_pio2f+0x230>
 800edaa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800edae:	281f      	cmp	r0, #31
 800edb0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ef24 <__ieee754_rem_pio2f+0x23c>
 800edb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800edb8:	eeb1 6a47 	vneg.f32	s12, s14
 800edbc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800edc0:	ee16 1a90 	vmov	r1, s13
 800edc4:	dc09      	bgt.n	800edda <__ieee754_rem_pio2f+0xf2>
 800edc6:	4a5b      	ldr	r2, [pc, #364]	@ (800ef34 <__ieee754_rem_pio2f+0x24c>)
 800edc8:	1e47      	subs	r7, r0, #1
 800edca:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800edce:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800edd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d107      	bne.n	800edea <__ieee754_rem_pio2f+0x102>
 800edda:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800edde:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ede2:	2a08      	cmp	r2, #8
 800ede4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ede8:	dc14      	bgt.n	800ee14 <__ieee754_rem_pio2f+0x12c>
 800edea:	6021      	str	r1, [r4, #0]
 800edec:	ed94 7a00 	vldr	s14, [r4]
 800edf0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800edf4:	2e00      	cmp	r6, #0
 800edf6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800edfa:	ed84 0a01 	vstr	s0, [r4, #4]
 800edfe:	daa6      	bge.n	800ed4e <__ieee754_rem_pio2f+0x66>
 800ee00:	eeb1 7a47 	vneg.f32	s14, s14
 800ee04:	eeb1 0a40 	vneg.f32	s0, s0
 800ee08:	ed84 7a00 	vstr	s14, [r4]
 800ee0c:	ed84 0a01 	vstr	s0, [r4, #4]
 800ee10:	4240      	negs	r0, r0
 800ee12:	e79c      	b.n	800ed4e <__ieee754_rem_pio2f+0x66>
 800ee14:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ef20 <__ieee754_rem_pio2f+0x238>
 800ee18:	eef0 6a40 	vmov.f32	s13, s0
 800ee1c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ee20:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ee24:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ee28:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ef28 <__ieee754_rem_pio2f+0x240>
 800ee2c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ee30:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ee34:	ee15 2a90 	vmov	r2, s11
 800ee38:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ee3c:	1a5b      	subs	r3, r3, r1
 800ee3e:	2b19      	cmp	r3, #25
 800ee40:	dc04      	bgt.n	800ee4c <__ieee754_rem_pio2f+0x164>
 800ee42:	edc4 5a00 	vstr	s11, [r4]
 800ee46:	eeb0 0a66 	vmov.f32	s0, s13
 800ee4a:	e7cf      	b.n	800edec <__ieee754_rem_pio2f+0x104>
 800ee4c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ef38 <__ieee754_rem_pio2f+0x250>
 800ee50:	eeb0 0a66 	vmov.f32	s0, s13
 800ee54:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ee58:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ee5c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800ef3c <__ieee754_rem_pio2f+0x254>
 800ee60:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ee64:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ee68:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ee6c:	ed84 7a00 	vstr	s14, [r4]
 800ee70:	e7bc      	b.n	800edec <__ieee754_rem_pio2f+0x104>
 800ee72:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800ee76:	d306      	bcc.n	800ee86 <__ieee754_rem_pio2f+0x19e>
 800ee78:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ee7c:	edc0 7a01 	vstr	s15, [r0, #4]
 800ee80:	edc0 7a00 	vstr	s15, [r0]
 800ee84:	e73e      	b.n	800ed04 <__ieee754_rem_pio2f+0x1c>
 800ee86:	15ea      	asrs	r2, r5, #23
 800ee88:	3a86      	subs	r2, #134	@ 0x86
 800ee8a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ee8e:	ee07 3a90 	vmov	s15, r3
 800ee92:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ee96:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ef40 <__ieee754_rem_pio2f+0x258>
 800ee9a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eea2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800eea6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800eeaa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800eeae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800eeb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eeb6:	ed8d 7a04 	vstr	s14, [sp, #16]
 800eeba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800eebe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800eec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eec6:	edcd 7a05 	vstr	s15, [sp, #20]
 800eeca:	d11e      	bne.n	800ef0a <__ieee754_rem_pio2f+0x222>
 800eecc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800eed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eed4:	bf0c      	ite	eq
 800eed6:	2301      	moveq	r3, #1
 800eed8:	2302      	movne	r3, #2
 800eeda:	491a      	ldr	r1, [pc, #104]	@ (800ef44 <__ieee754_rem_pio2f+0x25c>)
 800eedc:	9101      	str	r1, [sp, #4]
 800eede:	2102      	movs	r1, #2
 800eee0:	9100      	str	r1, [sp, #0]
 800eee2:	a803      	add	r0, sp, #12
 800eee4:	4621      	mov	r1, r4
 800eee6:	f000 f837 	bl	800ef58 <__kernel_rem_pio2f>
 800eeea:	2e00      	cmp	r6, #0
 800eeec:	f6bf af2f 	bge.w	800ed4e <__ieee754_rem_pio2f+0x66>
 800eef0:	edd4 7a00 	vldr	s15, [r4]
 800eef4:	eef1 7a67 	vneg.f32	s15, s15
 800eef8:	edc4 7a00 	vstr	s15, [r4]
 800eefc:	edd4 7a01 	vldr	s15, [r4, #4]
 800ef00:	eef1 7a67 	vneg.f32	s15, s15
 800ef04:	edc4 7a01 	vstr	s15, [r4, #4]
 800ef08:	e782      	b.n	800ee10 <__ieee754_rem_pio2f+0x128>
 800ef0a:	2303      	movs	r3, #3
 800ef0c:	e7e5      	b.n	800eeda <__ieee754_rem_pio2f+0x1f2>
 800ef0e:	bf00      	nop
 800ef10:	3f490fd8 	.word	0x3f490fd8
 800ef14:	4016cbe3 	.word	0x4016cbe3
 800ef18:	3fc90f80 	.word	0x3fc90f80
 800ef1c:	3fc90fd0 	.word	0x3fc90fd0
 800ef20:	37354400 	.word	0x37354400
 800ef24:	37354443 	.word	0x37354443
 800ef28:	2e85a308 	.word	0x2e85a308
 800ef2c:	43490f80 	.word	0x43490f80
 800ef30:	3f22f984 	.word	0x3f22f984
 800ef34:	0800f9f0 	.word	0x0800f9f0
 800ef38:	2e85a300 	.word	0x2e85a300
 800ef3c:	248d3132 	.word	0x248d3132
 800ef40:	43800000 	.word	0x43800000
 800ef44:	0800fa70 	.word	0x0800fa70

0800ef48 <fabsf>:
 800ef48:	ee10 3a10 	vmov	r3, s0
 800ef4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ef50:	ee00 3a10 	vmov	s0, r3
 800ef54:	4770      	bx	lr
	...

0800ef58 <__kernel_rem_pio2f>:
 800ef58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef5c:	ed2d 8b04 	vpush	{d8-d9}
 800ef60:	b0d9      	sub	sp, #356	@ 0x164
 800ef62:	4690      	mov	r8, r2
 800ef64:	9001      	str	r0, [sp, #4]
 800ef66:	4ab9      	ldr	r2, [pc, #740]	@ (800f24c <__kernel_rem_pio2f+0x2f4>)
 800ef68:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800ef6a:	f118 0f04 	cmn.w	r8, #4
 800ef6e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800ef72:	460f      	mov	r7, r1
 800ef74:	f103 3bff 	add.w	fp, r3, #4294967295
 800ef78:	db27      	blt.n	800efca <__kernel_rem_pio2f+0x72>
 800ef7a:	f1b8 0203 	subs.w	r2, r8, #3
 800ef7e:	bf48      	it	mi
 800ef80:	f108 0204 	addmi.w	r2, r8, #4
 800ef84:	10d2      	asrs	r2, r2, #3
 800ef86:	1c55      	adds	r5, r2, #1
 800ef88:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ef8a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800ef8e:	00e8      	lsls	r0, r5, #3
 800ef90:	eba2 060b 	sub.w	r6, r2, fp
 800ef94:	9002      	str	r0, [sp, #8]
 800ef96:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800ef9a:	eb0a 0c0b 	add.w	ip, sl, fp
 800ef9e:	ac1c      	add	r4, sp, #112	@ 0x70
 800efa0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800efa4:	2000      	movs	r0, #0
 800efa6:	4560      	cmp	r0, ip
 800efa8:	dd11      	ble.n	800efce <__kernel_rem_pio2f+0x76>
 800efaa:	a91c      	add	r1, sp, #112	@ 0x70
 800efac:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800efb0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800efb4:	f04f 0c00 	mov.w	ip, #0
 800efb8:	45d4      	cmp	ip, sl
 800efba:	dc27      	bgt.n	800f00c <__kernel_rem_pio2f+0xb4>
 800efbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 800efc0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800efc4:	4606      	mov	r6, r0
 800efc6:	2400      	movs	r4, #0
 800efc8:	e016      	b.n	800eff8 <__kernel_rem_pio2f+0xa0>
 800efca:	2200      	movs	r2, #0
 800efcc:	e7db      	b.n	800ef86 <__kernel_rem_pio2f+0x2e>
 800efce:	42c6      	cmn	r6, r0
 800efd0:	bf5d      	ittte	pl
 800efd2:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800efd6:	ee07 1a90 	vmovpl	s15, r1
 800efda:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800efde:	eef0 7a47 	vmovmi.f32	s15, s14
 800efe2:	ece4 7a01 	vstmia	r4!, {s15}
 800efe6:	3001      	adds	r0, #1
 800efe8:	e7dd      	b.n	800efa6 <__kernel_rem_pio2f+0x4e>
 800efea:	ecfe 6a01 	vldmia	lr!, {s13}
 800efee:	ed96 7a00 	vldr	s14, [r6]
 800eff2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800eff6:	3401      	adds	r4, #1
 800eff8:	455c      	cmp	r4, fp
 800effa:	f1a6 0604 	sub.w	r6, r6, #4
 800effe:	ddf4      	ble.n	800efea <__kernel_rem_pio2f+0x92>
 800f000:	ece9 7a01 	vstmia	r9!, {s15}
 800f004:	f10c 0c01 	add.w	ip, ip, #1
 800f008:	3004      	adds	r0, #4
 800f00a:	e7d5      	b.n	800efb8 <__kernel_rem_pio2f+0x60>
 800f00c:	a908      	add	r1, sp, #32
 800f00e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f012:	9104      	str	r1, [sp, #16]
 800f014:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f016:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800f258 <__kernel_rem_pio2f+0x300>
 800f01a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800f254 <__kernel_rem_pio2f+0x2fc>
 800f01e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f022:	9203      	str	r2, [sp, #12]
 800f024:	4654      	mov	r4, sl
 800f026:	00a2      	lsls	r2, r4, #2
 800f028:	9205      	str	r2, [sp, #20]
 800f02a:	aa58      	add	r2, sp, #352	@ 0x160
 800f02c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f030:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f034:	a944      	add	r1, sp, #272	@ 0x110
 800f036:	aa08      	add	r2, sp, #32
 800f038:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f03c:	4694      	mov	ip, r2
 800f03e:	4626      	mov	r6, r4
 800f040:	2e00      	cmp	r6, #0
 800f042:	f1a0 0004 	sub.w	r0, r0, #4
 800f046:	dc4c      	bgt.n	800f0e2 <__kernel_rem_pio2f+0x18a>
 800f048:	4628      	mov	r0, r5
 800f04a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f04e:	f000 f9f5 	bl	800f43c <scalbnf>
 800f052:	eeb0 8a40 	vmov.f32	s16, s0
 800f056:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f05a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f05e:	f000 fa53 	bl	800f508 <floorf>
 800f062:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f066:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f06a:	2d00      	cmp	r5, #0
 800f06c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f070:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f074:	ee17 9a90 	vmov	r9, s15
 800f078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f07c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f080:	dd41      	ble.n	800f106 <__kernel_rem_pio2f+0x1ae>
 800f082:	f104 3cff 	add.w	ip, r4, #4294967295
 800f086:	a908      	add	r1, sp, #32
 800f088:	f1c5 0e08 	rsb	lr, r5, #8
 800f08c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f090:	fa46 f00e 	asr.w	r0, r6, lr
 800f094:	4481      	add	r9, r0
 800f096:	fa00 f00e 	lsl.w	r0, r0, lr
 800f09a:	1a36      	subs	r6, r6, r0
 800f09c:	f1c5 0007 	rsb	r0, r5, #7
 800f0a0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f0a4:	4106      	asrs	r6, r0
 800f0a6:	2e00      	cmp	r6, #0
 800f0a8:	dd3c      	ble.n	800f124 <__kernel_rem_pio2f+0x1cc>
 800f0aa:	f04f 0e00 	mov.w	lr, #0
 800f0ae:	f109 0901 	add.w	r9, r9, #1
 800f0b2:	4670      	mov	r0, lr
 800f0b4:	4574      	cmp	r4, lr
 800f0b6:	dc68      	bgt.n	800f18a <__kernel_rem_pio2f+0x232>
 800f0b8:	2d00      	cmp	r5, #0
 800f0ba:	dd03      	ble.n	800f0c4 <__kernel_rem_pio2f+0x16c>
 800f0bc:	2d01      	cmp	r5, #1
 800f0be:	d074      	beq.n	800f1aa <__kernel_rem_pio2f+0x252>
 800f0c0:	2d02      	cmp	r5, #2
 800f0c2:	d07d      	beq.n	800f1c0 <__kernel_rem_pio2f+0x268>
 800f0c4:	2e02      	cmp	r6, #2
 800f0c6:	d12d      	bne.n	800f124 <__kernel_rem_pio2f+0x1cc>
 800f0c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f0cc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f0d0:	b340      	cbz	r0, 800f124 <__kernel_rem_pio2f+0x1cc>
 800f0d2:	4628      	mov	r0, r5
 800f0d4:	9306      	str	r3, [sp, #24]
 800f0d6:	f000 f9b1 	bl	800f43c <scalbnf>
 800f0da:	9b06      	ldr	r3, [sp, #24]
 800f0dc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f0e0:	e020      	b.n	800f124 <__kernel_rem_pio2f+0x1cc>
 800f0e2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f0e6:	3e01      	subs	r6, #1
 800f0e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0f0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f0f4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f0f8:	ecac 0a01 	vstmia	ip!, {s0}
 800f0fc:	ed90 0a00 	vldr	s0, [r0]
 800f100:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f104:	e79c      	b.n	800f040 <__kernel_rem_pio2f+0xe8>
 800f106:	d105      	bne.n	800f114 <__kernel_rem_pio2f+0x1bc>
 800f108:	1e60      	subs	r0, r4, #1
 800f10a:	a908      	add	r1, sp, #32
 800f10c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f110:	11f6      	asrs	r6, r6, #7
 800f112:	e7c8      	b.n	800f0a6 <__kernel_rem_pio2f+0x14e>
 800f114:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f118:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f11c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f120:	da31      	bge.n	800f186 <__kernel_rem_pio2f+0x22e>
 800f122:	2600      	movs	r6, #0
 800f124:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f12c:	f040 8098 	bne.w	800f260 <__kernel_rem_pio2f+0x308>
 800f130:	1e60      	subs	r0, r4, #1
 800f132:	2200      	movs	r2, #0
 800f134:	4550      	cmp	r0, sl
 800f136:	da4b      	bge.n	800f1d0 <__kernel_rem_pio2f+0x278>
 800f138:	2a00      	cmp	r2, #0
 800f13a:	d065      	beq.n	800f208 <__kernel_rem_pio2f+0x2b0>
 800f13c:	3c01      	subs	r4, #1
 800f13e:	ab08      	add	r3, sp, #32
 800f140:	3d08      	subs	r5, #8
 800f142:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d0f8      	beq.n	800f13c <__kernel_rem_pio2f+0x1e4>
 800f14a:	4628      	mov	r0, r5
 800f14c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f150:	f000 f974 	bl	800f43c <scalbnf>
 800f154:	1c63      	adds	r3, r4, #1
 800f156:	aa44      	add	r2, sp, #272	@ 0x110
 800f158:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f258 <__kernel_rem_pio2f+0x300>
 800f15c:	0099      	lsls	r1, r3, #2
 800f15e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f162:	4623      	mov	r3, r4
 800f164:	2b00      	cmp	r3, #0
 800f166:	f280 80a9 	bge.w	800f2bc <__kernel_rem_pio2f+0x364>
 800f16a:	4623      	mov	r3, r4
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	f2c0 80c7 	blt.w	800f300 <__kernel_rem_pio2f+0x3a8>
 800f172:	aa44      	add	r2, sp, #272	@ 0x110
 800f174:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f178:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f250 <__kernel_rem_pio2f+0x2f8>
 800f17c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800f180:	2000      	movs	r0, #0
 800f182:	1ae2      	subs	r2, r4, r3
 800f184:	e0b1      	b.n	800f2ea <__kernel_rem_pio2f+0x392>
 800f186:	2602      	movs	r6, #2
 800f188:	e78f      	b.n	800f0aa <__kernel_rem_pio2f+0x152>
 800f18a:	f852 1b04 	ldr.w	r1, [r2], #4
 800f18e:	b948      	cbnz	r0, 800f1a4 <__kernel_rem_pio2f+0x24c>
 800f190:	b121      	cbz	r1, 800f19c <__kernel_rem_pio2f+0x244>
 800f192:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f196:	f842 1c04 	str.w	r1, [r2, #-4]
 800f19a:	2101      	movs	r1, #1
 800f19c:	f10e 0e01 	add.w	lr, lr, #1
 800f1a0:	4608      	mov	r0, r1
 800f1a2:	e787      	b.n	800f0b4 <__kernel_rem_pio2f+0x15c>
 800f1a4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f1a8:	e7f5      	b.n	800f196 <__kernel_rem_pio2f+0x23e>
 800f1aa:	f104 3cff 	add.w	ip, r4, #4294967295
 800f1ae:	aa08      	add	r2, sp, #32
 800f1b0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f1b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f1b8:	a908      	add	r1, sp, #32
 800f1ba:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f1be:	e781      	b.n	800f0c4 <__kernel_rem_pio2f+0x16c>
 800f1c0:	f104 3cff 	add.w	ip, r4, #4294967295
 800f1c4:	aa08      	add	r2, sp, #32
 800f1c6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f1ca:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f1ce:	e7f3      	b.n	800f1b8 <__kernel_rem_pio2f+0x260>
 800f1d0:	a908      	add	r1, sp, #32
 800f1d2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f1d6:	3801      	subs	r0, #1
 800f1d8:	430a      	orrs	r2, r1
 800f1da:	e7ab      	b.n	800f134 <__kernel_rem_pio2f+0x1dc>
 800f1dc:	3201      	adds	r2, #1
 800f1de:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f1e2:	2e00      	cmp	r6, #0
 800f1e4:	d0fa      	beq.n	800f1dc <__kernel_rem_pio2f+0x284>
 800f1e6:	9905      	ldr	r1, [sp, #20]
 800f1e8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f1ec:	eb0d 0001 	add.w	r0, sp, r1
 800f1f0:	18e6      	adds	r6, r4, r3
 800f1f2:	a91c      	add	r1, sp, #112	@ 0x70
 800f1f4:	f104 0c01 	add.w	ip, r4, #1
 800f1f8:	384c      	subs	r0, #76	@ 0x4c
 800f1fa:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f1fe:	4422      	add	r2, r4
 800f200:	4562      	cmp	r2, ip
 800f202:	da04      	bge.n	800f20e <__kernel_rem_pio2f+0x2b6>
 800f204:	4614      	mov	r4, r2
 800f206:	e70e      	b.n	800f026 <__kernel_rem_pio2f+0xce>
 800f208:	9804      	ldr	r0, [sp, #16]
 800f20a:	2201      	movs	r2, #1
 800f20c:	e7e7      	b.n	800f1de <__kernel_rem_pio2f+0x286>
 800f20e:	9903      	ldr	r1, [sp, #12]
 800f210:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f214:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f218:	9105      	str	r1, [sp, #20]
 800f21a:	ee07 1a90 	vmov	s15, r1
 800f21e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f222:	2400      	movs	r4, #0
 800f224:	ece6 7a01 	vstmia	r6!, {s15}
 800f228:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800f22c:	46b1      	mov	r9, r6
 800f22e:	455c      	cmp	r4, fp
 800f230:	dd04      	ble.n	800f23c <__kernel_rem_pio2f+0x2e4>
 800f232:	ece0 7a01 	vstmia	r0!, {s15}
 800f236:	f10c 0c01 	add.w	ip, ip, #1
 800f23a:	e7e1      	b.n	800f200 <__kernel_rem_pio2f+0x2a8>
 800f23c:	ecfe 6a01 	vldmia	lr!, {s13}
 800f240:	ed39 7a01 	vldmdb	r9!, {s14}
 800f244:	3401      	adds	r4, #1
 800f246:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f24a:	e7f0      	b.n	800f22e <__kernel_rem_pio2f+0x2d6>
 800f24c:	0800fdb4 	.word	0x0800fdb4
 800f250:	0800fd88 	.word	0x0800fd88
 800f254:	43800000 	.word	0x43800000
 800f258:	3b800000 	.word	0x3b800000
 800f25c:	00000000 	.word	0x00000000
 800f260:	9b02      	ldr	r3, [sp, #8]
 800f262:	eeb0 0a48 	vmov.f32	s0, s16
 800f266:	eba3 0008 	sub.w	r0, r3, r8
 800f26a:	f000 f8e7 	bl	800f43c <scalbnf>
 800f26e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f254 <__kernel_rem_pio2f+0x2fc>
 800f272:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f27a:	db19      	blt.n	800f2b0 <__kernel_rem_pio2f+0x358>
 800f27c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f258 <__kernel_rem_pio2f+0x300>
 800f280:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f284:	aa08      	add	r2, sp, #32
 800f286:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f28a:	3508      	adds	r5, #8
 800f28c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f290:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f294:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f298:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f29c:	ee10 3a10 	vmov	r3, s0
 800f2a0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f2a4:	ee17 3a90 	vmov	r3, s15
 800f2a8:	3401      	adds	r4, #1
 800f2aa:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f2ae:	e74c      	b.n	800f14a <__kernel_rem_pio2f+0x1f2>
 800f2b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f2b4:	aa08      	add	r2, sp, #32
 800f2b6:	ee10 3a10 	vmov	r3, s0
 800f2ba:	e7f6      	b.n	800f2aa <__kernel_rem_pio2f+0x352>
 800f2bc:	a808      	add	r0, sp, #32
 800f2be:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f2c2:	9001      	str	r0, [sp, #4]
 800f2c4:	ee07 0a90 	vmov	s15, r0
 800f2c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f2cc:	3b01      	subs	r3, #1
 800f2ce:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f2d2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f2d6:	ed62 7a01 	vstmdb	r2!, {s15}
 800f2da:	e743      	b.n	800f164 <__kernel_rem_pio2f+0x20c>
 800f2dc:	ecfc 6a01 	vldmia	ip!, {s13}
 800f2e0:	ecb5 7a01 	vldmia	r5!, {s14}
 800f2e4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f2e8:	3001      	adds	r0, #1
 800f2ea:	4550      	cmp	r0, sl
 800f2ec:	dc01      	bgt.n	800f2f2 <__kernel_rem_pio2f+0x39a>
 800f2ee:	4282      	cmp	r2, r0
 800f2f0:	daf4      	bge.n	800f2dc <__kernel_rem_pio2f+0x384>
 800f2f2:	a858      	add	r0, sp, #352	@ 0x160
 800f2f4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f2f8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f2fc:	3b01      	subs	r3, #1
 800f2fe:	e735      	b.n	800f16c <__kernel_rem_pio2f+0x214>
 800f300:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f302:	2b02      	cmp	r3, #2
 800f304:	dc09      	bgt.n	800f31a <__kernel_rem_pio2f+0x3c2>
 800f306:	2b00      	cmp	r3, #0
 800f308:	dc2b      	bgt.n	800f362 <__kernel_rem_pio2f+0x40a>
 800f30a:	d044      	beq.n	800f396 <__kernel_rem_pio2f+0x43e>
 800f30c:	f009 0007 	and.w	r0, r9, #7
 800f310:	b059      	add	sp, #356	@ 0x164
 800f312:	ecbd 8b04 	vpop	{d8-d9}
 800f316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f31a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f31c:	2b03      	cmp	r3, #3
 800f31e:	d1f5      	bne.n	800f30c <__kernel_rem_pio2f+0x3b4>
 800f320:	aa30      	add	r2, sp, #192	@ 0xc0
 800f322:	1f0b      	subs	r3, r1, #4
 800f324:	4413      	add	r3, r2
 800f326:	461a      	mov	r2, r3
 800f328:	4620      	mov	r0, r4
 800f32a:	2800      	cmp	r0, #0
 800f32c:	f1a2 0204 	sub.w	r2, r2, #4
 800f330:	dc52      	bgt.n	800f3d8 <__kernel_rem_pio2f+0x480>
 800f332:	4622      	mov	r2, r4
 800f334:	2a01      	cmp	r2, #1
 800f336:	f1a3 0304 	sub.w	r3, r3, #4
 800f33a:	dc5d      	bgt.n	800f3f8 <__kernel_rem_pio2f+0x4a0>
 800f33c:	ab30      	add	r3, sp, #192	@ 0xc0
 800f33e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800f342:	440b      	add	r3, r1
 800f344:	2c01      	cmp	r4, #1
 800f346:	dc67      	bgt.n	800f418 <__kernel_rem_pio2f+0x4c0>
 800f348:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f34c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f350:	2e00      	cmp	r6, #0
 800f352:	d167      	bne.n	800f424 <__kernel_rem_pio2f+0x4cc>
 800f354:	edc7 6a00 	vstr	s13, [r7]
 800f358:	ed87 7a01 	vstr	s14, [r7, #4]
 800f35c:	edc7 7a02 	vstr	s15, [r7, #8]
 800f360:	e7d4      	b.n	800f30c <__kernel_rem_pio2f+0x3b4>
 800f362:	ab30      	add	r3, sp, #192	@ 0xc0
 800f364:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800f368:	440b      	add	r3, r1
 800f36a:	4622      	mov	r2, r4
 800f36c:	2a00      	cmp	r2, #0
 800f36e:	da24      	bge.n	800f3ba <__kernel_rem_pio2f+0x462>
 800f370:	b34e      	cbz	r6, 800f3c6 <__kernel_rem_pio2f+0x46e>
 800f372:	eef1 7a47 	vneg.f32	s15, s14
 800f376:	edc7 7a00 	vstr	s15, [r7]
 800f37a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f37e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f382:	aa31      	add	r2, sp, #196	@ 0xc4
 800f384:	2301      	movs	r3, #1
 800f386:	429c      	cmp	r4, r3
 800f388:	da20      	bge.n	800f3cc <__kernel_rem_pio2f+0x474>
 800f38a:	b10e      	cbz	r6, 800f390 <__kernel_rem_pio2f+0x438>
 800f38c:	eef1 7a67 	vneg.f32	s15, s15
 800f390:	edc7 7a01 	vstr	s15, [r7, #4]
 800f394:	e7ba      	b.n	800f30c <__kernel_rem_pio2f+0x3b4>
 800f396:	ab30      	add	r3, sp, #192	@ 0xc0
 800f398:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800f25c <__kernel_rem_pio2f+0x304>
 800f39c:	440b      	add	r3, r1
 800f39e:	2c00      	cmp	r4, #0
 800f3a0:	da05      	bge.n	800f3ae <__kernel_rem_pio2f+0x456>
 800f3a2:	b10e      	cbz	r6, 800f3a8 <__kernel_rem_pio2f+0x450>
 800f3a4:	eef1 7a67 	vneg.f32	s15, s15
 800f3a8:	edc7 7a00 	vstr	s15, [r7]
 800f3ac:	e7ae      	b.n	800f30c <__kernel_rem_pio2f+0x3b4>
 800f3ae:	ed33 7a01 	vldmdb	r3!, {s14}
 800f3b2:	3c01      	subs	r4, #1
 800f3b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f3b8:	e7f1      	b.n	800f39e <__kernel_rem_pio2f+0x446>
 800f3ba:	ed73 7a01 	vldmdb	r3!, {s15}
 800f3be:	3a01      	subs	r2, #1
 800f3c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f3c4:	e7d2      	b.n	800f36c <__kernel_rem_pio2f+0x414>
 800f3c6:	eef0 7a47 	vmov.f32	s15, s14
 800f3ca:	e7d4      	b.n	800f376 <__kernel_rem_pio2f+0x41e>
 800f3cc:	ecb2 7a01 	vldmia	r2!, {s14}
 800f3d0:	3301      	adds	r3, #1
 800f3d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f3d6:	e7d6      	b.n	800f386 <__kernel_rem_pio2f+0x42e>
 800f3d8:	edd2 7a00 	vldr	s15, [r2]
 800f3dc:	edd2 6a01 	vldr	s13, [r2, #4]
 800f3e0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f3e4:	3801      	subs	r0, #1
 800f3e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f3ea:	ed82 7a00 	vstr	s14, [r2]
 800f3ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3f2:	edc2 7a01 	vstr	s15, [r2, #4]
 800f3f6:	e798      	b.n	800f32a <__kernel_rem_pio2f+0x3d2>
 800f3f8:	edd3 7a00 	vldr	s15, [r3]
 800f3fc:	edd3 6a01 	vldr	s13, [r3, #4]
 800f400:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f404:	3a01      	subs	r2, #1
 800f406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f40a:	ed83 7a00 	vstr	s14, [r3]
 800f40e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f412:	edc3 7a01 	vstr	s15, [r3, #4]
 800f416:	e78d      	b.n	800f334 <__kernel_rem_pio2f+0x3dc>
 800f418:	ed33 7a01 	vldmdb	r3!, {s14}
 800f41c:	3c01      	subs	r4, #1
 800f41e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f422:	e78f      	b.n	800f344 <__kernel_rem_pio2f+0x3ec>
 800f424:	eef1 6a66 	vneg.f32	s13, s13
 800f428:	eeb1 7a47 	vneg.f32	s14, s14
 800f42c:	edc7 6a00 	vstr	s13, [r7]
 800f430:	ed87 7a01 	vstr	s14, [r7, #4]
 800f434:	eef1 7a67 	vneg.f32	s15, s15
 800f438:	e790      	b.n	800f35c <__kernel_rem_pio2f+0x404>
 800f43a:	bf00      	nop

0800f43c <scalbnf>:
 800f43c:	ee10 3a10 	vmov	r3, s0
 800f440:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f444:	d02b      	beq.n	800f49e <scalbnf+0x62>
 800f446:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f44a:	d302      	bcc.n	800f452 <scalbnf+0x16>
 800f44c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f450:	4770      	bx	lr
 800f452:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f456:	d123      	bne.n	800f4a0 <scalbnf+0x64>
 800f458:	4b24      	ldr	r3, [pc, #144]	@ (800f4ec <scalbnf+0xb0>)
 800f45a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f4f0 <scalbnf+0xb4>
 800f45e:	4298      	cmp	r0, r3
 800f460:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f464:	db17      	blt.n	800f496 <scalbnf+0x5a>
 800f466:	ee10 3a10 	vmov	r3, s0
 800f46a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f46e:	3a19      	subs	r2, #25
 800f470:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f474:	4288      	cmp	r0, r1
 800f476:	dd15      	ble.n	800f4a4 <scalbnf+0x68>
 800f478:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f4f4 <scalbnf+0xb8>
 800f47c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f4f8 <scalbnf+0xbc>
 800f480:	ee10 3a10 	vmov	r3, s0
 800f484:	eeb0 7a67 	vmov.f32	s14, s15
 800f488:	2b00      	cmp	r3, #0
 800f48a:	bfb8      	it	lt
 800f48c:	eef0 7a66 	vmovlt.f32	s15, s13
 800f490:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f494:	4770      	bx	lr
 800f496:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f4fc <scalbnf+0xc0>
 800f49a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f49e:	4770      	bx	lr
 800f4a0:	0dd2      	lsrs	r2, r2, #23
 800f4a2:	e7e5      	b.n	800f470 <scalbnf+0x34>
 800f4a4:	4410      	add	r0, r2
 800f4a6:	28fe      	cmp	r0, #254	@ 0xfe
 800f4a8:	dce6      	bgt.n	800f478 <scalbnf+0x3c>
 800f4aa:	2800      	cmp	r0, #0
 800f4ac:	dd06      	ble.n	800f4bc <scalbnf+0x80>
 800f4ae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f4b2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f4b6:	ee00 3a10 	vmov	s0, r3
 800f4ba:	4770      	bx	lr
 800f4bc:	f110 0f16 	cmn.w	r0, #22
 800f4c0:	da09      	bge.n	800f4d6 <scalbnf+0x9a>
 800f4c2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f4fc <scalbnf+0xc0>
 800f4c6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f500 <scalbnf+0xc4>
 800f4ca:	ee10 3a10 	vmov	r3, s0
 800f4ce:	eeb0 7a67 	vmov.f32	s14, s15
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	e7d9      	b.n	800f48a <scalbnf+0x4e>
 800f4d6:	3019      	adds	r0, #25
 800f4d8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f4dc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f4e0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f504 <scalbnf+0xc8>
 800f4e4:	ee07 3a90 	vmov	s15, r3
 800f4e8:	e7d7      	b.n	800f49a <scalbnf+0x5e>
 800f4ea:	bf00      	nop
 800f4ec:	ffff3cb0 	.word	0xffff3cb0
 800f4f0:	4c000000 	.word	0x4c000000
 800f4f4:	7149f2ca 	.word	0x7149f2ca
 800f4f8:	f149f2ca 	.word	0xf149f2ca
 800f4fc:	0da24260 	.word	0x0da24260
 800f500:	8da24260 	.word	0x8da24260
 800f504:	33000000 	.word	0x33000000

0800f508 <floorf>:
 800f508:	ee10 3a10 	vmov	r3, s0
 800f50c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f510:	3a7f      	subs	r2, #127	@ 0x7f
 800f512:	2a16      	cmp	r2, #22
 800f514:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f518:	dc2b      	bgt.n	800f572 <floorf+0x6a>
 800f51a:	2a00      	cmp	r2, #0
 800f51c:	da12      	bge.n	800f544 <floorf+0x3c>
 800f51e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f584 <floorf+0x7c>
 800f522:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f526:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f52a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f52e:	dd06      	ble.n	800f53e <floorf+0x36>
 800f530:	2b00      	cmp	r3, #0
 800f532:	da24      	bge.n	800f57e <floorf+0x76>
 800f534:	2900      	cmp	r1, #0
 800f536:	4b14      	ldr	r3, [pc, #80]	@ (800f588 <floorf+0x80>)
 800f538:	bf08      	it	eq
 800f53a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f53e:	ee00 3a10 	vmov	s0, r3
 800f542:	4770      	bx	lr
 800f544:	4911      	ldr	r1, [pc, #68]	@ (800f58c <floorf+0x84>)
 800f546:	4111      	asrs	r1, r2
 800f548:	420b      	tst	r3, r1
 800f54a:	d0fa      	beq.n	800f542 <floorf+0x3a>
 800f54c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f584 <floorf+0x7c>
 800f550:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f554:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f55c:	ddef      	ble.n	800f53e <floorf+0x36>
 800f55e:	2b00      	cmp	r3, #0
 800f560:	bfbe      	ittt	lt
 800f562:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f566:	fa40 f202 	asrlt.w	r2, r0, r2
 800f56a:	189b      	addlt	r3, r3, r2
 800f56c:	ea23 0301 	bic.w	r3, r3, r1
 800f570:	e7e5      	b.n	800f53e <floorf+0x36>
 800f572:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f576:	d3e4      	bcc.n	800f542 <floorf+0x3a>
 800f578:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f57c:	4770      	bx	lr
 800f57e:	2300      	movs	r3, #0
 800f580:	e7dd      	b.n	800f53e <floorf+0x36>
 800f582:	bf00      	nop
 800f584:	7149f2ca 	.word	0x7149f2ca
 800f588:	bf800000 	.word	0xbf800000
 800f58c:	007fffff 	.word	0x007fffff

0800f590 <_init>:
 800f590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f592:	bf00      	nop
 800f594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f596:	bc08      	pop	{r3}
 800f598:	469e      	mov	lr, r3
 800f59a:	4770      	bx	lr

0800f59c <_fini>:
 800f59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f59e:	bf00      	nop
 800f5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5a2:	bc08      	pop	{r3}
 800f5a4:	469e      	mov	lr, r3
 800f5a6:	4770      	bx	lr
