// Seed: 1669743669
module module_0 (
    input wire id_0,
    input wor  id_1,
    id_4,
    input tri0 id_2
);
  assign id_5 = ((1));
  supply1 id_6, id_7;
  always_comb @(1'b0) id_6 = 1;
  assign id_6 = -1;
  tri0 id_8 = (id_1), id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    output wire id_2
);
  assign id_2 = id_1;
  tri id_4 = id_1;
  tri0 id_5;
  logic [7:0] id_6;
  assign id_5 = 1;
  assign id_0 = id_6[-1];
  assign id_5.id_1 = 1 * -1;
  wire id_7;
  assign id_5 = id_1;
  logic [7:0] id_8;
  assign id_6 = id_8[1];
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4
  );
  assign id_2 = id_10;
  wire id_13, id_14, id_15, id_16, id_17;
endmodule
