{
    "name": "cv32e40s",
    "folder": "cv32e40s",
    "sim_files": [],
    "files": [
        "bhv/cv32e40s_core_log.sv",
        "bhv/cv32e40s_dbg_helper.sv",
        "bhv/cv32e40s_rvfi.sv",
        "bhv/cv32e40s_rvfi_data_obi.sv",
        "bhv/cv32e40s_rvfi_instr_obi.sv",
        "bhv/cv32e40s_wrapper.sv",
        "bhv/include/cv32e40s_rvfi_pkg.sv",
        "rtl/cv32e40s_alert.sv",
        "rtl/cv32e40s_alignment_buffer.sv",
        "rtl/cv32e40s_alu.sv",
        "rtl/cv32e40s_alu_b_cpop.sv",
        "rtl/cv32e40s_b_decoder.sv",
        "rtl/cv32e40s_clic_int_controller.sv",
        "rtl/cv32e40s_compressed_decoder.sv",
        "rtl/cv32e40s_controller.sv",
        "rtl/cv32e40s_controller_bypass.sv",
        "rtl/cv32e40s_controller_fsm.sv",
        "rtl/cv32e40s_core.sv",
        "rtl/cv32e40s_cs_registers.sv",
        "rtl/cv32e40s_csr.sv",
        "rtl/cv32e40s_data_obi_interface.sv",
        "rtl/cv32e40s_debug_triggers.sv",
        "rtl/cv32e40s_decoder.sv",
        "rtl/cv32e40s_div.sv",
        "rtl/cv32e40s_dummy_instr.sv",
        "rtl/cv32e40s_ex_stage.sv",
        "rtl/cv32e40s_ff_one.sv",
        "rtl/cv32e40s_i_decoder.sv",
        "rtl/cv32e40s_id_stage.sv",
        "rtl/cv32e40s_if_c_obi.sv",
        "rtl/cv32e40s_if_stage.sv",
        "rtl/cv32e40s_instr_obi_interface.sv",
        "rtl/cv32e40s_int_controller.sv",
        "rtl/cv32e40s_lfsr.sv",
        "rtl/cv32e40s_load_store_unit.sv",
        "rtl/cv32e40s_lsu_response_filter.sv",
        "rtl/cv32e40s_m_decoder.sv",
        "rtl/cv32e40s_mpu.sv",
        "rtl/cv32e40s_mult.sv",
        "rtl/cv32e40s_obi_integrity_fifo.sv",
        "rtl/cv32e40s_pc_check.sv",
        "rtl/cv32e40s_pc_target.sv",
        "rtl/cv32e40s_pma.sv",
        "rtl/cv32e40s_pmp.sv",
        "rtl/cv32e40s_popcnt.sv",
        "rtl/cv32e40s_prefetch_unit.sv",
        "rtl/cv32e40s_prefetcher.sv",
        "rtl/cv32e40s_rchk_check.sv",
        "rtl/cv32e40s_register_file.sv",
        "rtl/cv32e40s_register_file_ecc.sv",
        "rtl/cv32e40s_register_file_wrapper.sv",
        "rtl/cv32e40s_sleep_unit.sv",
        "rtl/cv32e40s_wb_stage.sv",
        "rtl/cv32e40s_wpt.sv",
        "rtl/cv32e40s_write_buffer.sv",
        "rtl/include/cv32e40s_pkg.sv",
        "sva/cv32e40s_alignment_buffer_sva.sv",
        "sva/cv32e40s_clic_int_controller_sva.sv",
        "sva/cv32e40s_controller_fsm_sva.sv",
        "sva/cv32e40s_core_sva.sv",
        "sva/cv32e40s_cs_registers_sva.sv",
        "sva/cv32e40s_data_obi_interface_sva.sv",
        "sva/cv32e40s_debug_triggers_sva.sv",
        "sva/cv32e40s_decoder_sva.sv",
        "sva/cv32e40s_div_sva.sv",
        "sva/cv32e40s_dummy_instr_sva.sv",
        "sva/cv32e40s_ex_stage_sva.sv",
        "sva/cv32e40s_id_stage_sva.sv",
        "sva/cv32e40s_if_stage_sva.sv",
        "sva/cv32e40s_instr_obi_interface_sva.sv",
        "sva/cv32e40s_load_store_unit_sva.sv",
        "sva/cv32e40s_lsu_response_filter_sva.sv",
        "sva/cv32e40s_mpu_sva.sv",
        "sva/cv32e40s_mult_sva.sv",
        "sva/cv32e40s_parameter_sva.sv",
        "sva/cv32e40s_pc_check_sva.sv",
        "sva/cv32e40s_prefetch_unit_sva.sv",
        "sva/cv32e40s_prefetcher_sva.sv",
        "sva/cv32e40s_register_file_sva.sv",
        "sva/cv32e40s_rvfi_sva.sv",
        "sva/cv32e40s_sleep_unit_sva.sv",
        "sva/cv32e40s_wb_stage_sva.sv",
        "sva/cv32e40s_wpt_sva.sv",
        "sva/cv32e40s_write_buffer_sva.sv"
    ],
    "include_dirs": [
        "bhv/include"
    ],
    "repository": "https://github.com/openhwgroup/cv32e40s",
    "top_module": "",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}