\hypertarget{struct_l_p_c___p_m_c___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}
\label{struct_l_p_c___p_m_c___t}\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}


Power Management Controller register block structure.  




{\ttfamily \#include $<$pmc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_m_c___t_a179694e15b55b5bc4d82b43a61f6def6}{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___p_m_c___t_a68314c84c664e7f67d241a789299ceee}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___p_m_c___t_a316f4f2e318a0caf15cb8e2f9fa51ab4}{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Power Management Controller register block structure. 

Definición en la línea 47 del archivo pmc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}!P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}}
\index{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}{PD0_SLEEP0_HW_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+H\+W\+\_\+\+E\+NA}\hypertarget{struct_l_p_c___p_m_c___t_a179694e15b55b5bc4d82b43a61f6def6}{}\label{struct_l_p_c___p_m_c___t_a179694e15b55b5bc4d82b43a61f6def6}
$<$ P\+MC Structure Hardware sleep event enable register 

Definición en la línea 48 del archivo pmc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}!P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}}
\index{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE@{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}{PD0_SLEEP0_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+D0\+\_\+\+S\+L\+E\+E\+P0\+\_\+\+M\+O\+DE}\hypertarget{struct_l_p_c___p_m_c___t_a316f4f2e318a0caf15cb8e2f9fa51ab4}{}\label{struct_l_p_c___p_m_c___t_a316f4f2e318a0caf15cb8e2f9fa51ab4}
Sleep power mode register 

Definición en la línea 50 del archivo pmc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+P\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+P\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}6\mbox{]}}\hypertarget{struct_l_p_c___p_m_c___t_a68314c84c664e7f67d241a789299ceee}{}\label{struct_l_p_c___p_m_c___t_a68314c84c664e7f67d241a789299ceee}


Definición en la línea 49 del archivo pmc\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{pmc__18xx__43xx_8h}{pmc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
