Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : top_LCD

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/top_LCD.v" into library work
Parsing module <top_LCD>.
Analyzing Verilog file "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" into library work
Parsing module <datapath_LCD>.
Analyzing Verilog file "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/fsm_LCD.v" into library work
Parsing module <fsm_LCD>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_LCD>.

Elaborating module <datapath_LCD>.
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 30: Using initial value of instruccion10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 31: Using initial value of instruccion11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 32: Using initial value of instruccion12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 33: Using initial value of instruccion13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 34: Using initial value of instruccion14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 35: Using initial value of instruccion15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 36: Using initial value of instruccion16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 37: Using initial value of instruccion17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 38: Using initial value of instruccion18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 39: Using initial value of instruccion19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 40: Using initial value of instruccion20 since it is never assigned
WARNING:HDLCompiler:413 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v" Line 106: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <fsm_LCD>.
WARNING:HDLCompiler:413 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/fsm_LCD.v" Line 101: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/fsm_LCD.v" Line 110: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/fsm_LCD.v" Line 126: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/fsm_LCD.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_LCD>.
    Related source file is "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/top_LCD.v".
    Summary:
	no macro.
Unit <top_LCD> synthesized.

Synthesizing Unit <datapath_LCD>.
    Related source file is "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/datapath_LCD.v".
    Found 6-bit register for signal <contadorInstrucciones>.
    Found 11-bit register for signal <salida>.
    Found 11-bit register for signal <instruccionAEjecutar>.
    Found 1-bit register for signal <C1>.
    Found 1-bit register for signal <C2>.
    Found 1-bit register for signal <C3>.
    Found 1-bit register for signal <C5>.
    Found 1-bit register for signal <C4>.
    Found 32-bit register for signal <contadorNano>.
    Found 32-bit adder for signal <contadorNano[31]_GND_2_o_add_1_OUT> created at line 94.
    Found 6-bit adder for signal <contadorInstrucciones[5]_GND_2_o_add_4_OUT> created at line 106.
    Found 6-bit comparator equal for signal <contadorInstrucciones[5]_GND_2_o_equal_56_o> created at line 252
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <datapath_LCD> synthesized.

Synthesizing Unit <fsm_LCD>.
    Related source file is "/home/juan/Documents/DIGITAL_II/sie/rtl/wb_LCD/fsm_LCD.v".
        INICIO = 4'b0000
        ASIGNARINS = 4'b0001
        ASIGNARDAT = 4'b0010
        CONTADOR1 = 4'b0011
        ACTIVARE = 4'b0100
        CONTADOR2 = 4'b0101
        DESACTIVARE = 4'b0110
        CONTADOR3 = 4'b0111
        CONTADORINS = 4'b1000
        TERMINADO = 4'b1001
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm_LCD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 5
 11-bit register                                       : 2
 32-bit register                                       : 1
 6-bit register                                        : 1
# Comparators                                          : 1
 6-bit comparator equal                                : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 23
 11-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 1
 6-bit comparator equal                                : 1
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 61
 11-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------
WARNING:Xst:1293 - FF/Latch <contadorNano_0> has a constant value of 0 in block <datapath_LCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_LCD> ...

Optimizing unit <datapath_LCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top_LCD, actual ratio is 0.
FlipFlop datapath_LCD/salida_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datapath_LCD/salida_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fsm/state_FSM_FFd1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 256
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 29
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 58
#      LUT5                        : 27
#      LUT6                        : 67
#      MUXCY                       : 30
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 86
#      FD_1                        : 75
#      FDR                         : 10
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 130
#      IBUF                        : 117
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  126800     0%  
 Number of Slice LUTs:                  192  out of  63400     0%  
    Number used as Logic:               192  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    194
   Number with an unused Flip Flop:     120  out of    194    61%  
   Number with an unused LUT:             2  out of    194     1%  
   Number of fully used LUT-FF pairs:    72  out of    194    37%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         131
 Number of bonded IOBs:                 131  out of    210    62%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.072ns (Maximum Frequency: 123.884MHz)
   Minimum input arrival time before clock: 2.765ns
   Maximum output required time after clock: 1.047ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.072ns (frequency: 123.884MHz)
  Total number of paths / destination ports: 7765 / 89
-------------------------------------------------------------------------
Delay:               4.036ns (Levels of Logic = 5)
  Source:            fsm/state_FSM_FFd4 (FF)
  Destination:       datapath_LCD/C3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: fsm/state_FSM_FFd4 to datapath_LCD/C3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.566  fsm/state_FSM_FFd4 (fsm/state_FSM_FFd4)
     LUT4:I0->O           33   0.097   0.663  fsm/state__n0048<6>1 (RESET1)
     LUT4:I0->O            3   0.097   0.703  datapath_LCD/Mmux_contadorNano[31]_GND_2_o_mux_3_OUT111 (datapath_LCD/contadorNano[31]_GND_2_o_mux_3_OUT<19>)
     LUT6:I0->O            1   0.097   0.693  datapath_LCD/contadorNano[31]_GND_2_o_equal_54_o<31>1 (datapath_LCD/contadorNano[31]_GND_2_o_equal_54_o<31>)
     LUT6:I0->O            1   0.097   0.556  datapath_LCD/contadorNano[31]_GND_2_o_equal_54_o<31>2 (datapath_LCD/contadorNano[31]_GND_2_o_equal_54_o<31>1)
     LUT6:I2->O            1   0.097   0.000  datapath_LCD/contadorNano[31]_GND_2_o_equal_54_o<31>3 (datapath_LCD/contadorNano[31]_GND_2_o_equal_54_o)
     FD_1:D                    0.008          datapath_LCD/C3
    ----------------------------------------
    Total                      4.036ns (0.854ns logic, 3.182ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 348 / 47
-------------------------------------------------------------------------
Offset:              2.765ns (Levels of Logic = 7)
  Source:            instruccion0<10> (PAD)
  Destination:       datapath_LCD/salida_10 (FF)
  Destination Clock: clk falling

  Data Path: instruccion0<10> to datapath_LCD/salida_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  instruccion0_10_IBUF (instruccion0_10_IBUF)
     LUT6:I0->O            1   0.097   0.295  datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT21 (datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT2)
     LUT6:I5->O            1   0.097   0.295  datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT22 (datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT21)
     LUT6:I5->O            1   0.097   0.295  datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT24 (datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT23)
     LUT6:I5->O            1   0.097   0.295  datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT25 (datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT24)
     LUT5:I4->O            2   0.097   0.299  datapath_LCD/Mmux_instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT26 (datapath_LCD/instruccionAEjecutar[10]_instruccionAEjecutar[10]_mux_50_OUT<10>)
     LUT4:I3->O            2   0.097   0.000  datapath_LCD/Mmux_salida[10]_instruccionAEjecutar[10]_MUX_50_o110 (datapath_LCD/salida[10]_instruccionAEjecutar[10]_MUX_50_o)
     FD_1:D                    0.008          datapath_LCD/salida_10
    ----------------------------------------
    Total                      2.765ns (0.591ns logic, 2.174ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              1.047ns (Levels of Logic = 2)
  Source:            fsm/state_FSM_FFd10 (FF)
  Destination:       OCUPADO (PAD)
  Source Clock:      clk rising

  Data Path: fsm/state_FSM_FFd10 to OCUPADO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.361   0.293  fsm/state_FSM_FFd10 (fsm/state_FSM_FFd10)
     INV:I->O              1   0.113   0.279  fsm/state__n0048<8>1_INV_0 (OCUPADO_OBUF)
     OBUF:I->O                 0.000          OCUPADO_OBUF (OCUPADO)
    ----------------------------------------
    Total                      1.047ns (0.474ns logic, 0.573ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.086|    1.389|    4.568|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.24 secs
 
--> 


Total memory usage is 497908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    0 (   0 filtered)

