# RISC-V Pipeline
## Contributors
 - Ashutosh Anand
 - Sudarshan Sundarrajan

## Brief Description
This is a Pipelined RISC-V Processor built in Verilog for the course CS250, Computer Organisation and Architecture

## Tools
 - Xilinx Vivado
 - Icarus Verilog
