// Seed: 2437999994
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
  always begin : LABEL_0
    id_2 = id_2 == 1;
  end
  assign module_1.id_6 = 0;
  tri id_6;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd54,
    parameter id_7 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_6.id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_5
  );
endmodule
