Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: -legacy_ui 
Date:    Fri Jul 25 12:41:54 2025
Host:    vlsidaug8.jiit.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (16cores*24cpus*1physical cpu*13th Gen Intel(R) Core(TM) i7-13700 30720KB) (15942804KB)
PID:     7158
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (5 seconds elapsed).

WARNING: This version of the tool is 1550 days old.
legacy_genus:/> source setup.g
Sourcing './setup.g' (Fri Jul 25 12:42:11 IST 2025)...
Sourcing '/home/install/GENUS201/tools.lnx86/lib/etc/load_etc.tcl' (Fri Jul 25 12:42:11 IST 2025)...
Sourcing '/home/install/GENUS201/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Fri Jul 25 12:42:11 IST 2025)...
Sourcing '/home/install/GENUS201/tools.lnx86/lib/etc/toolbox/performance_statistics.tcl' (Fri Jul 25 12:42:11 IST 2025)...
The output file  PREFIX is 0725.1242 

  Setting attribute of root '/': 'information_level' = 9
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = /home/user/Desktop/Priyanshu_Project/verilog
  Setting attribute of root '/': 'lib_search_path' = /home/user/Desktop/Priyanshu_Project/library
legacy_genus:/> source template.tcl
Sourcing './template.tcl' (Fri Jul 25 12:42:17 IST 2025)...
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
model name	: 13th Gen Intel(R) Core(TM) i7-13700
cpu MHz		: 1786.743
cpu MHz		: 3738.061
cpu MHz		: 1424.908
cpu MHz		: 4335.864
cpu MHz		: 2789.831
cpu MHz		: 1134.338
cpu MHz		: 4279.467
cpu MHz		: 1971.826
cpu MHz		: 1019.622
cpu MHz		: 854.278
cpu MHz		: 2309.564
cpu MHz		: 2289.440
cpu MHz		: 1572.692
cpu MHz		: 2741.638
cpu MHz		: 800.189
cpu MHz		: 2417.486
cpu MHz		: 1249.566
cpu MHz		: 815.698
cpu MHz		: 3911.993
cpu MHz		: 4023.889
cpu MHz		: 3707.171
cpu MHz		: 1197.912
cpu MHz		: 4097.717
cpu MHz		: 1201.629
Hostname : localhost
  Setting attribute of root '/': 'information_level' = 7

Threads Configured:3
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /home/user/Desktop/Priyanshu_Project/library/fast.lib, Line 8)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/user/Desktop/Priyanshu_Project/library/fast.lib, Line 32486)

  Message Summary for Library fast.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
            Reading file '/home/user/Desktop/Priyanshu_Project/library/fast.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFHX2'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFHX4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDFXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/ADDHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND2X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND2X6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND2XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND3X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND3X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND3XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AND4XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO21X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO21X2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO21XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast/AO22X1'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
  Setting attribute of root '/': 'library' = fast.lib
            Reading Verilog file './Project.v'
    localparam LOCK_TIME = 20'd15_000_000; // Adjust as per clock frequency (e.g., ~5 min for 50MHz)
                                        |
Warning : Truncation in sized number. [VLOGPT-16]
        : 20'd15_000_000 in file './Project.v' on line 21, column 41.
        : The number of bits specified is larger than the number of declared bits, e.g. 3'b1001.  In this case, the resulting number will be pruned to 3'b001 which may not be the intent of the user.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
  Library has 324 usable logic and 126 usable sequential lib-cells.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'digital_safe' from file './Project.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'attempts' [2] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 26.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'locked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lock_timer' [20] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'unlocked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'alert' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'lock_timer' [20] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 34.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'locked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 36.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'attempts' [2] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 37.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'unlocked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'alert' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 44.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'attempts' [2] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 45.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'unlocked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 47.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'alert' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'attempts' [2] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'attempts' [2] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 51.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'locked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'unlocked' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 55.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'alert' [1] doesn't match the width of right hand side [32] in assignment in file './Project.v' on line 56.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'digital_safe'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: digital_safe, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: digital_safe, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
        Applying wireload models.
        Computing net loads.
Runtime & Memory after 'read_hdl'
===========================================
The RUNTIME after Elaboration is 5.000000 secs
and the MEMORY_USAGE after Elaboration is 1038.67 MB
===========================================


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'digital_safe'

No empty modules in design 'digital_safe'

  Done Checking the design.
The number of exceptions is 0
Creating directory logs_Jul25-12:42:17
Creating directory outputs_Jul25-12:42:17
Creating directory reports_Jul25-12:42:17
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 25 2025  12:42:17 pm
  Module:                 digital_safe
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/digital_safe/instances_seq/alert_reg/pins_in/clk
/designs/digital_safe/instances_seq/attempts_reg[0]/pins_in/clk
/designs/digital_safe/instances_seq/attempts_reg[1]/pins_in/clk
  ... 54 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/digital_safe/ports_in/clk
/designs/digital_safe/ports_in/confirm_reset
/designs/digital_safe/ports_in/duress_code[0]
  ... 129 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/digital_safe/ports_out/alert
/designs/digital_safe/ports_out/unlocked
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/digital_safe/ports_in/clk
/designs/digital_safe/ports_in/confirm_reset
/designs/digital_safe/ports_in/duress_code[0]
  ... 129 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/digital_safe/ports_out/alert
/designs/digital_safe/ports_out/unlocked
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    57
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                         132
 Outputs without clocked external delays                          2
 Inputs without external driver/transition                      132
 Outputs without external load                                    2
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        325

Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_outs' will be obsolete in the next major release. Use 'all_outputs' to return all output ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_inps' will be obsolete in the next major release. Use 'all_inputs' to return all input ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_inps' will be obsolete in the next major release. Use 'all_inputs' to return all input ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_outs' will be obsolete in the next major release. Use 'all_outputs' to return all output ports.
        Computing arrivals and requireds.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: digital_safe, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_unlocked_46_43'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: digital_safe, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'digital_safe' to generic gates using 'high' effort.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 6, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.011s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: digital_safe, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'digital_safe'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'digital_safe'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned...
      Timing csa_tree...
      Timing add_signed_carry...
      Timing increment_unsigned_49...
      Timing decrement_unsigned...
      Timing addsub_unsigned_57...
      Timing decrement_unsigned_74...
      Timing gt_unsigned_20_rtlopto_model_76...
      Timing increment_unsigned_77...
      Timing decrement_unsigned_102...
      Timing gt_unsigned_20_rtlopto_model_104...
      Timing increment_unsigned_105...
      Timing decrement_unsigned_130...
      Timing gt_unsigned_20_rtlopto_model_132...
      Timing increment_unsigned_133...
      Timing decrement_unsigned_158...
      Timing gt_unsigned_20_rtlopto_model_160...
      Timing increment_unsigned_161...
      Timing decrement_unsigned_186...
      Timing gt_unsigned_20_rtlopto_model_188...
      Timing increment_unsigned_189...
      Timing decrement_unsigned_228...
      Timing gt_unsigned_20_rtlopto_model_230...
      Timing increment_unsigned_231...
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c7 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_0_c7 in digital_safe: area: 0 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 0.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area                0                  0                  0                  0                  0                  0                  0                  0  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START                      0 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) equal_from_uns --> equal_to_uns
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) greater_than_from_uns --> greater_than_to_uns
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>  rewrite                       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'digital_safe'.
      Removing temporary intermediate hierarchies under digital_safe
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: digital_safe, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: digital_safe, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
              Optimizing muxes in design 'digital_safe'.
              Post blast muxes in design 'digital_safe'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: digital_safe, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.027s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-372  |Info    |   18 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CWD-19    |Info    |   44 |An implementation was inferred.                   |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| GB-6      |Info    |    1 |A datapath component has been ungrouped.          |
| GLO-34    |Info    |    1 |Deleting instances not driving any primary        |
|           |        |      | outputs.                                         |
|           |        |      |Optimizations such as constant propagation or     |
|           |        |      | redundancy removal could change the connections  |
|           |        |      | so a hierarchical instance does not drive any    |
|           |        |      | primary outputs anymore. To see the list of      |
|           |        |      | deleted hierarchical instances, set the          |
|           |        |      | 'information_level' attribute to 2 or above. If  |
|           |        |      | the message is truncated set the message         |
|           |        |      | attribute 'truncate' to false to see the         |
|           |        |      | complete list. To prevent this optimization, set |
|           |        |      | the 'delete_unloaded_insts' root/subdesign       |
|           |        |      | attribute to 'false' or 'preserve' instance      |
|           |        |      | attribute to 'true'.                             |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute. |
|           |        |      |If the remainder of this library cell's semantic  |
|           |        |      | checks are successful, it will be considered as  |
|           |        |      | a timing-model                                   |
|           |        |      | (because one of its outputs does not have a vali |
|           |        |      | d function.                                      |
| LBR-43    |Warning |  485 |Libcell has no area attribute.  Defaulting to 0   |
|           |        |      | area.                                            |
|           |        |      |Specify a valid area value for the libcell.       |
| LBR-155   |Info    |  248 |Mismatch in unateness between 'timing_sense'      |
|           |        |      | attribute and the function.                      |
|           |        |      |The 'timing_sense' attribute will be respected.   |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense     |
|           |        |      | arcs have been processed.                        |
|           |        |      |Setting the 'timing_sense' to non_unate.          |
| LBR-170   |Info    |   64 |Ignoring specified timing sense.                  |
|           |        |      |Timing sense should never be set with             |
|           |        |      | 'rising_edge' or 'falling_edge' timing type.     |
| LBR-412   |Info    |    1 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| LBR-516   |Info    |    1 |Missing library level attribute.                  |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin    |
|           |        |      | definition.                                      |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TUI-32    |Warning |    1 |This attribute will be obsolete in a next major   |
|           |        |      | release.                                         |
| TUI-37    |Warning |    5 |This command will be obsolete in a next major     |
|           |        |      | release.                                         |
|           |        |      |The synthesize command is obsolete. Use the       |
|           |        |      | syn_gen, syn_map or syn_opt commands instead.    |
| VLOGPT-16 |Warning |    1 |Truncation in sized number.                       |
|           |        |      |The number of bits specified is larger than the   |
|           |        |      | number of declared bits, e.g. 3'b1001.  In this  |
|           |        |      | case, the resulting number will be pruned to     |
|           |        |      | 3'b001 which may not be the intent of the user.  |
--------------------------------------------------------------------------------
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'digital_safe' to generic gates.
        Applying wireload models.
        Computing net loads.
Runtime & Memory after 'synthesize -to_generic'
===========================================
The RUNTIME after GENERIC is 8.000000 secs
and the MEMORY_USAGE after GENERIC is 1222.51 MB
===========================================
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Applying wireload models.
        Computing net loads.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
Info    : Mapping. [SYNTH-4]
        : Mapping 'digital_safe' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
      Mapping 'digital_safe'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'lock_timer_reg[19]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'lock_timer_reg[19]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'lock_timer_reg[19]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=0  new_slack=214748364.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) digital_safe...
          Done structuring (delay-based) digital_safe
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 24 CPUs usable)
        Rebalancing component 'csa_tree_ADD_TC_OP16_groupi'...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP16_group_8...
            Starting partial collapsing (xors only) csa_tree_ADD_TC_OP16_group_8
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_ADD_TC_OP16_group_8
            Finished partial collapsing.
          Done structuring (delay-based) csa_tree_ADD_TC_OP16_group_8
        Mapping component csa_tree_ADD_TC_OP16_group_8...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) sub_signed_23...
            Starting partial collapsing  sub_signed_23
            Finished partial collapsing.
          Done structuring (delay-based) sub_signed_23
        Mapping component sub_signed_23...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_2_group_5...
            Starting partial collapsing (xors only) csa_tree_ADD_TC_OP_2_group_5
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_ADD_TC_OP_2_group_5
            Finished partial collapsing.
          Done structuring (delay-based) csa_tree_ADD_TC_OP_2_group_5
        Mapping component csa_tree_ADD_TC_OP_2_group_5...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                 Message Text                  |
--------------------------------------------------------------------------------
| DATABASE-103 |Warning |    8 |The database contains a field that the reader  |
|              |        |      | does not support.                             |
| GB-6         |Info    |    3 |A datapath component has been ungrouped.       |
| GLO-12       |Info    |    1 |Replacing a flip-flop with a logic constant 0. |
|              |        |      |To prevent this optimization, set the          |
|              |        |      | 'optimize_constant_0_flops' root attribute to |
|              |        |      | 'false' or 'optimize_constant_0_seq' instance |
|              |        |      | attribute to 'false'. You can also see the    |
|              |        |      | complete list of deleted sequential with      |
|              |        |      | command 'report sequential -deleted'          |
|              |        |      | (on Reason 'constant0').                      |
| GLO-32       |Info    |    1 |Deleting sequential instances not driving any  |
|              |        |      | primary outputs.                              |
|              |        |      |Optimizations such as constant propagation or  |
|              |        |      | redundancy removal could change the           |
|              |        |      | connections so an instance does not drive any |
|              |        |      | primary outputs anymore. To see the list of   |
|              |        |      | deleted sequential, set the                   |
|              |        |      | 'information_level' attribute to 2 or above.  |
|              |        |      | If the message is truncated set the message   |
|              |        |      | attribute 'truncate' to false to see the      |
|              |        |      | complete list.                                |
| GLO-45       |Info    |    1 |Replacing the synchronous part of an always    |
|              |        |      | feeding back flip-flop with a logic constant. |
|              |        |      |To prevent this optimization, set              |
|              |        |      | 'optimize_constant_feedback_seqs' root        |
|              |        |      | attribute to 'false'. The instance attribute  |
|              |        |      | 'optimize_constant_feedback_seq' controls     |
|              |        |      | this optimization.                            |
| RPT_DP-100   |Warning |    1 |The filename, column and line number           |
|              |        |      | information will not be available in the      |
|              |        |      | report.                                       |
|              |        |      |You must set the 'hdl_track_filename_row_col'  |
|              |        |      | attribute to 'true' (before elaborate)        |
|              |        |      | to enable filename, column, and line number   |
|              |        |      | tracking in the datapath report.              |
| SYNTH-2      |Info    |    1 |Done synthesizing.                             |
| SYNTH-4      |Info    |    1 |Mapping.                                       |
| TUI-37       |Warning |    1 |This command will be obsolete in a next major  |
|              |        |      | release.                                      |
|              |        |      |The synthesize command is obsolete. Use the    |
|              |        |      | syn_gen, syn_map or syn_opt commands instead. |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) digital_safe...
          Done structuring (delay-based) digital_safe
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 24 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_2_group_5...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_2_group_5
        Mapping component csa_tree_ADD_TC_OP_2_group_5...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP16_group_8...
          Done structuring (delay-based) csa_tree_ADD_TC_OP16_group_8
        Mapping component csa_tree_ADD_TC_OP16_group_8...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) sub_signed_23...
          Done structuring (delay-based) sub_signed_23
        Mapping component sub_signed_23...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) mux_ctl_0x...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 24 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) csa_tree_ADD_TC_OP_2_group_5...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_2_group_5
        Optimizing component csa_tree_ADD_TC_OP_2_group_5...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) csa_tree_ADD_TC_OP16_group_8...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP16_group_8
        Optimizing component csa_tree_ADD_TC_OP16_group_8...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) sub_signed_23...
          Done restructuring (delay-based) sub_signed_23
        Optimizing component sub_signed_23...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                    0        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                 Message Text                  |
--------------------------------------------------------------------------------
| DATABASE-103 |Warning |   16 |The database contains a field that the reader  |
|              |        |      | does not support.                             |
| PA-7         |Info    |    8 |Resetting power analysis results.              |
|              |        |      |All computed switching activities are removed. |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                   0        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'SUB_TC_OP_4' in module 'digital_safe' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
          There are 1 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    56        100.0
Excluded from State Retention      56        100.0
    - Will not convert             56        100.0
      - Preserved                   0          0.0
      - Power intent excluded      56        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'digital_safe'.
        Applying wireload models.
        Computing net loads.
Runtime & Memory after 'synthesize -to_map -no_incr'
===========================================
The RUNTIME after MAPPED is 12.000000 secs
and the MEMORY_USAGE after MAPPED is 1226.13 MB
===========================================
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/digital_safe/digital_safe_intermediatev.fv.json' for netlist 'outputs_Jul25-12:42:17/digital_safe_intermediate.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jul25-12:42:17/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'digital_safe' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_iopt                     0        0         0         0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.006 seconds.

-------------------------------------------------------------------------------
 const_prop                    0        0         0         0
-------------------------------------------------------------------------------
 hi_fo_buf                     0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                     0        0         0         0
 rem_inv_qb                    0        0         0         0
 io_phase                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        38  (        1 /        1 )  0.03
    seq_res_area         7  (        0 /        0 )  0.21
        io_phase         6  (        6 /        6 )  0.01
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        45  (        0 /       45 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                     0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        45  (        0 /       45 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CFM-1      |Info    |    1 |Wrote dofile.                                    |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.   |
|            |        |      |Hierarchical instances can be automatically      |
|            |        |      | ungrouped to allow for better area or timing    |
|            |        |      | optimization. To prevent this ungroup, set the  |
|            |        |      | root-level attribute 'auto_ungroup' to 'none'.  |
|            |        |      | You can also prevent individual ungroup with    |
|            |        |      | setting the attribute 'ungroup_ok' of instances |
|            |        |      | or modules to 'false'.                          |
| PA-7       |Info    |    2 |Resetting power analysis results.                |
|            |        |      |All computed switching activities are removed.   |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
| TUI-37     |Warning |    1 |This command will be obsolete in a next major    |
|            |        |      | release.                                        |
|            |        |      |The synthesize command is obsolete. Use the      |
|            |        |      | syn_gen, syn_map or syn_opt commands instead.   |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'digital_safe'.
        Applying wireload models.
        Computing net loads.
Runtime & Memory after incremental synthesis
===========================================
The RUNTIME after INCREMENTAL is 13.000000 secs
and the MEMORY_USAGE after INCREMENTAL is 1226.13 MB
===========================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.

*INFO : Above table contains 43 Lib-Cell having zero area.

Exporting design data for 'digital_safe' to outputs_Jul25-12:42:17/digital_safe...
%# Begin write_design (07/25 12:42:24, mem=1258.14M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs_Jul25-12:42:17/digital_safe.v
        : The database contains all the files required to restore the design in the specified application.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs_Jul25-12:42:17/digital_safe.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs_Jul25-12:42:17/digital_safe.g
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs_Jul25-12:42:17/digital_safe.genus_setup.tcl
** To load the database source outputs_Jul25-12:42:17/digital_safe.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'digital_safe' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
%# End write_design (07/25 12:42:24, total cpu=13:30:00, real=13:30:00, peak res=553.70M, current mem=1260.14M)
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/digital_safe/digital_safev.fv.json' for netlist 'outputs_Jul25-12:42:17/digital_safe.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jul25-12:42:17/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/digital_safe/digital_safe_mv.fv.json' for netlist 'outputs_Jul25-12:42:17/digital_safe_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jul25-12:42:17/rtl2final.lec.do'.
        : Alias mapping flow is enabled.
Final Runtime & Memory.
===========================================
The RUNTIME after FINAL is 13.000000 secs
and the MEMORY_USAGE after FINAL is 1262.14 MB
===========================================
============================
Synthesis Finished .........
============================
