## ALU_control

```
module ALU_control(
input [5:0]op,
input [5:0]func,
output [3:0]ALU_func
    );
reg [3:0]ALU_func;
parameter ADD = 4'b0010,
            SUB = 4'b0110,
            AND = 4'b0000,
            OR = 4'b0001;
always@(op or func)
begin
    if(op==2'b000000)
    begin
        case(func)
        100000:ALU_func = ADD;
        100010:ALU_func = SUB;
        100100:ALU_func = AND;
        100101:ALU_func = OR;
        endcase
    end
    else  //i型指令，读op码，生成功能码
    begin
        case(op)
        001000:ALU_func = ADD;
        001100:ALU_func = AND;
        endcase
    end
end
endmodule
```

## ALU

```
module ALU(
output [7:0]alu_out,
input [7:0]data1,
input [7:0]data2,
input [15:0]sign_extend_data,
input [3:0]func,  //来自ALUcontrol
input ALUSrc  //置0为R型，置1为i型
);
parameter ADD = 4'b0010,
            SUB = 4'b0110,
            AND = 4'b0000,
            OR = 4'b0001;
reg [7:0]alu_out;
reg [15:0]dataMUX;
always @(data1 or data2 or sign_extend_data)
    begin
    if(ALUSrc == 0)
    begin
        dataMUX=data2;
    end
    if(ALUSrc ==1)
    begin
        dataMUX=sign_extend_data;
    end
        casex(func)
        ADD:alu_out=data1 + dataMUX;
        SUB:alu_out = data1 - dataMUX;
        AND:alu_out = data1 & dataMUX;
        OR :alu_out = data1 | dataMUX;
        default:alu_out<=8'bxxxx_xxxx;
    endcase
    end
endmodule
```

## control

```
module control(
input [5:0]op,
input clk,
output ALUSrc, //失效时，ALU的第二个操作数来自寄存器堆输出，生效时来自经过符号扩展的指令的低16位
output RegDst  //失效时控制寄存器写的目的寄存器的序号为【20：16】，生效是写入字段是【15：11】
    );
    
reg ALUSrc;
reg RegDst;

always@(posedge clk)
    begin 
    if(op == 2'b000000) //R型指令
        begin
            ALUSrc = 0;
            RegDst = 1;
        end
     else  //i型指令
        begin
            ALUSrc = 1;
            RegDst = 0;
        end
    end
endmodule
```

## instruction_memory

```
module instruction_memory(
output [5:0]op,  //判断是什么类型的指令
output [4:0]rs,  //对应的寄存器
output [4:0]rt,
output [4:0]rd,
output [5:0]func, //给到ALU的功能
output [15:0]sign_extend,
input [4:0]pc_addr, //输入的指令地址
input clk
    );
reg [5:0]op;  //判断是什么类型的指令
reg [4:0]rs; //对应的寄存器
reg [4:0]rt;
reg [4:0]rd;
reg[15:0]sign_extend;
reg [5:0]func; //送入ALU_control
reg [31:0]instruction;
parameter  INS0= 32'b000000_00011_00010_00001_00000_100000, //add
           INS1 = 32'b000000_00100_00101_00110_00000_100001, //sub
           INS2 = 32'b000000_00001_00001_00100_00000_100100, //and
           INS3 = 32'b000000_00001_00001_00101_00000_100101, //or
           INS4 = 32'b001000_00001_01001_00000_00001_100100;  //addi
always@(posedge clk)
   begin
        case(pc_addr)
            0:instruction = INS0;
            1:instruction = INS1;
            2:instruction = INS2;
            3:instruction = INS3;
            4:instruction = INS4;
        endcase
        op = instruction[31:26]; //操作码
        if(op==000000)
            begin
            rs = instruction[25:21];
            rt = instruction[20:16];
            rd = instruction[15:11];
            func = instruction[5:0];
            end
        else
            begin
            rs = instruction[25:21];
            rt = instruction[20:16];
            sign_extend = instruction[15:0];
            func = instruction[5:0];    
            end
   end
endmodule
```

```
module Instruction_memory_tb(

    );
wire [5:0]op;  //判断是什么类型的指令
wire [4:0]rs;  //对应的寄存器
wire [4:0]rt;
wire [4:0]rd;
wire [5:0]func; //给到ALU的功能
wire [15:0]sign_extend;
reg [4:0]pc_addr; //输入的指令地址
reg clk;
instruction_memory test_instruction_memory(op,rs,rt,rd,func,sign_extend,pc_addr,clk);
always #20 clk=~clk;
initial
begin
    clk = 0;
    #10 pc_addr = 0;
    #10 pc_addr = 1;
    #10 pc_addr = 2;
    #10 pc_addr = 3;
    #10 pc_addr = 4;
    end
endmodule
```

## Registers

```
module Registers(
input [4:0]ReadRegister1,
input [4:0]ReadRegister2,
input [4:0]WriteRegister,
input [7:0]WriteData,
input RegDst,
input rst,
input clk,
output [7:0]ReadData1,
output [7:0]ReadData2
    );
reg [7:0]ReadData1;
reg [7:0]ReadData2;
reg [7:0]mem3[4:0];
reg [7:0]mem1[4:0];
reg [7:0]mem2[4:0];
reg [4:0]WR;
integer i;

always@(posedge clk)
begin 
if(rst)
    begin
        for(i=1;i<33;i=i+1)
        begin
            mem1[i]=i;
            mem2[i]=i;
        end
    end
else
    begin
        ReadData1 = mem1[ReadRegister1];
        WR = WriteRegister;
        if(RegDst == 1)
            ReadData2 = mem1[ReadRegister2];
            mem3[WR] = WriteData; //需要写入
        if(RegDst ==0)
            mem2[WR] = WriteData;
    end
end
endmodule
```

```
module Registers_tb;
reg [4:0]ReadRegister1;
reg [4:0]ReadRegister2;
reg [4:0]WriteRegister;
reg [7:0]WriteData;
reg RegDst;
reg rst;
reg clk;
wire [7:0]ReadData1;
wire [7:0]ReadData2;
Registers testRegisters(ReadRegister1,
ReadRegister2,
WriteRegister,
WriteData,
RegDst,
rst,
clk,
ReadData1,
ReadData2);
always #20 clk=~clk;
initial
begin
    clk = 0; rst = 1;
    ReadRegister1 = 2'b00001;
    ReadRegister2 = 2'b00001;
    WriteRegister = 2'b00001;
    RegDst = 1;
    #10 WriteData = 3;
    #20 rst = 0;
    #30 ReadRegister1 = 2'b00011;
    #30 ReadRegister2 = 2'b00011;
    #30 WriteRegister = 2'b00011;
    #50 WriteData = 5;
end
initial $monitor($time,,,"clk=%d rst=%d WriteData=%d", clk, rst,WriteData); 
endmodule
```

## PC

```
module PC(
input pc_load,clk,rst, //运行，时钟，复位
output [4:0]pc_addr //输出的指令地址
    );
reg [4:0]pc_addr;
always @(posedge clk or posedge rst)
    if(rst)   //复位
        pc_addr<=5'b0_0000;
    else
    if(pc_load)   //从第一条开始执行
        pc_addr<=5'b0_0000;
    else     //执行完一条指令执行下一条指令
        pc_addr<=pc_addr+1;
endmodule
```

