{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733402476200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733402476200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:41:16 2024 " "Processing started: Thu Dec 05 21:41:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733402476200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402476200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Password -c Password " "Command: quartus_map --read_settings_files=on --write_settings_files=off Password -c Password" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402476200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733402476507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733402476507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "password.v 1 1 " "Found 1 design units, including 1 entities, in source file password.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.v" "" { Text "C:/LCDL_project/term_project/Password/Password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402483806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402483806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/cnt_strike_ball/cnt_strike_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/cnt_strike_ball/cnt_strike_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_strike_ball " "Found entity 1: cnt_strike_ball" {  } { { "../cnt_strike_ball/cnt_strike_ball.v" "" { Text "C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402483810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402483810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RandomNumberGenerator.v(30) " "Verilog HDL information at RandomNumberGenerator.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733402483811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/randomnumbergenerator/randomnumbergenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/randomnumbergenerator/randomnumbergenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomNumberGenerator " "Found entity 1: RandomNumberGenerator" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402483811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402483811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/fourbit_comparator/fourbit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/fourbit_comparator/fourbit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_comparator " "Found entity 1: fourbit_comparator" {  } { { "../fourbit_comparator/fourbit_comparator.v" "" { Text "C:/LCDL_project/term_project/fourbit_comparator/fourbit_comparator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402483813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402483813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password " "Elaborating entity \"Password\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733402483848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumberGenerator RandomNumberGenerator:rng_inst " "Elaborating entity \"RandomNumberGenerator\" for hierarchy \"RandomNumberGenerator:rng_inst\"" {  } { { "Password.v" "rng_inst" { Text "C:/LCDL_project/term_project/Password/Password.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733402483858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(40) " "Verilog HDL assignment warning at RandomNumberGenerator.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483859 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(43) " "Verilog HDL assignment warning at RandomNumberGenerator.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483859 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(45) " "Verilog HDL assignment warning at RandomNumberGenerator.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483859 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(48) " "Verilog HDL assignment warning at RandomNumberGenerator.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483860 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(50) " "Verilog HDL assignment warning at RandomNumberGenerator.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483860 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(52) " "Verilog HDL assignment warning at RandomNumberGenerator.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483860 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(55) " "Verilog HDL assignment warning at RandomNumberGenerator.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483860 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(57) " "Verilog HDL assignment warning at RandomNumberGenerator.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483861 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(59) " "Verilog HDL assignment warning at RandomNumberGenerator.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483861 "|Password|RandomNumberGenerator:rng_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RandomNumberGenerator.v(61) " "Verilog HDL assignment warning at RandomNumberGenerator.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483861 "|Password|RandomNumberGenerator:rng_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_strike_ball cnt_strike_ball:game_inst " "Elaborating entity \"cnt_strike_ball\" for hierarchy \"cnt_strike_ball:game_inst\"" {  } { { "Password.v" "game_inst" { Text "C:/LCDL_project/term_project/Password/Password.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733402483872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnt_strike_ball.v(41) " "Verilog HDL assignment warning at cnt_strike_ball.v(41): truncated value with size 32 to match size of target (3)" {  } { { "../cnt_strike_ball/cnt_strike_ball.v" "" { Text "C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483874 "|Password|cnt_strike_ball:game_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnt_strike_ball.v(52) " "Verilog HDL assignment warning at cnt_strike_ball.v(52): truncated value with size 32 to match size of target (3)" {  } { { "../cnt_strike_ball/cnt_strike_ball.v" "" { Text "C:/LCDL_project/term_project/cnt_strike_ball/cnt_strike_ball.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733402483875 "|Password|cnt_strike_ball:game_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod0\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod0" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod1\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod1" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod2\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod2" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod3\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod3" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod4\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod4" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod5\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod5" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod6\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod6" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod7\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod7" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod8\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod8" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomNumberGenerator:rng_inst\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomNumberGenerator:rng_inst\|Mod9\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "Mod9" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733402484119 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733402484119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomNumberGenerator:rng_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RandomNumberGenerator:rng_inst\|lpm_divide:Mod0\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733402484150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomNumberGenerator:rng_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"RandomNumberGenerator:rng_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484150 ""}  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733402484150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/LCDL_project/term_project/Password/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402484181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402484181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/LCDL_project/term_project/Password/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402484189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402484189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/LCDL_project/term_project/Password/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402484201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402484201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomNumberGenerator:rng_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"RandomNumberGenerator:rng_inst\|lpm_divide:Mod2\"" {  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733402484213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomNumberGenerator:rng_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"RandomNumberGenerator:rng_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733402484213 ""}  } { { "../RandomNumberGenerator/RandomNumberGenerator.v" "" { Text "C:/LCDL_project/term_project/RandomNumberGenerator/RandomNumberGenerator.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733402484213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/LCDL_project/term_project/Password/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402484246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402484246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/LCDL_project/term_project/Password/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402484255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402484255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/LCDL_project/term_project/Password/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733402484265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402484265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733402484633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LCDL_project/term_project/Password/output_files/Password.map.smsg " "Generated suppressed messages file C:/LCDL_project/term_project/Password/output_files/Password.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402485059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733402485152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733402485152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "386 " "Implemented 386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733402485194 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733402485194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "343 " "Implemented 343 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733402485194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733402485194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733402485210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:41:25 2024 " "Processing ended: Thu Dec 05 21:41:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733402485210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733402485210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733402485210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733402485210 ""}
