module top_module(
    input wire a,
    input wire b,
    input wire c,
    input wire d,
    output wire out 
	); 
    
    assign out = (~a|~c|d)&(~a|~b|c)&(a|~b|c|~d)&(a|b|~c|~d);

endmodule
