@W: CG1337 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@W: CG360 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@W: CG1340 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":132:12:132:21|Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.
@W: CG133 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":343:0:343:5|Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":910:7:910:29|*Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":911:7:911:29|*Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":912:7:912:30|*Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":913:7:913:30|*Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":914:7:914:29|*Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":915:7:915:29|*Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":916:7:916:20|*Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":917:7:917:15|*Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":918:7:918:21|*Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":919:13:919:22|*Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":920:14:920:24|*Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":921:7:921:20|*Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":922:7:922:16|*Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":923:14:923:23|*Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":924:7:924:18|*Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":925:7:925:15|*Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":926:13:926:22|*Output F_HM0_SIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":927:7:927:18|*Output F_HM0_TRANS1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":928:14:928:24|*Output F_HM0_WDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":929:7:929:17|*Output F_HM0_WRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":930:7:930:18|*Output FAB_CHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":931:7:931:21|*Output FAB_DISCHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":932:7:932:20|*Output FAB_DMPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":933:7:933:20|*Output FAB_DPPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":934:7:934:17|*Output FAB_DRVVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":935:7:935:18|*Output FAB_IDPULLUP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":936:13:936:22|*Output FAB_OPMODE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":937:7:937:18|*Output FAB_SUSPENDM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":938:7:938:17|*Output FAB_TERMSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":939:7:939:17|*Output FAB_TXVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":940:13:940:24|*Output FAB_VCONTROL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":941:7:941:23|*Output FAB_VCONTROLLOADM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":942:13:942:23|*Output FAB_XCVRSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":943:13:943:24|*Output FAB_XDATAOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":944:7:944:20|*Output FACC_GLMUX_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":945:13:945:26|*Output FIC32_0_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":946:13:946:26|*Output FIC32_1_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":947:7:947:18|*Output FPGA_RESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":948:7:948:13|*Output GTX_CLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":949:14:949:26|*Output H2F_INTERRUPT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":950:7:950:13|*Output H2F_NMI has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":951:7:951:14|*Output H2FCALIB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":952:7:952:29|*Output I2C0_SCL_MGPIO31B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":953:7:953:29|*Output I2C0_SCL_MGPIO31B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":954:7:954:29|*Output I2C0_SDA_MGPIO30B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":955:7:955:29|*Output I2C0_SDA_MGPIO30B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":956:7:956:28|*Output I2C1_SCL_MGPIO1A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":957:7:957:28|*Output I2C1_SCL_MGPIO1A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":958:7:958:28|*Output I2C1_SDA_MGPIO0A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":959:7:959:28|*Output I2C1_SDA_MGPIO0A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":960:7:960:10|*Output MDCF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":961:7:961:12|*Output MDOENF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":962:7:962:10|*Output MDOF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":963:7:963:32|*Output MMUART0_CTS_MGPIO19B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":964:7:964:32|*Output MMUART0_CTS_MGPIO19B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":965:7:965:32|*Output MMUART0_DCD_MGPIO22B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":966:7:966:32|*Output MMUART0_DCD_MGPIO22B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":967:7:967:32|*Output MMUART0_DSR_MGPIO20B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":968:7:968:32|*Output MMUART0_DSR_MGPIO20B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":969:7:969:32|*Output MMUART0_DTR_MGPIO18B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":970:7:970:32|*Output MMUART0_DTR_MGPIO18B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":971:7:971:31|*Output MMUART0_RI_MGPIO21B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":972:7:972:31|*Output MMUART0_RI_MGPIO21B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":973:7:973:32|*Output MMUART0_RTS_MGPIO17B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":974:7:974:32|*Output MMUART0_RTS_MGPIO17B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":975:7:975:32|*Output MMUART0_RXD_MGPIO28B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":976:7:976:32|*Output MMUART0_RXD_MGPIO28B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":977:7:977:32|*Output MMUART0_SCK_MGPIO29B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":978:7:978:32|*Output MMUART0_SCK_MGPIO29B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":979:7:979:32|*Output MMUART0_TXD_MGPIO27B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":980:7:980:32|*Output MMUART0_TXD_MGPIO27B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":981:7:981:32|*Output MMUART1_DTR_MGPIO12B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":982:7:982:32|*Output MMUART1_RTS_MGPIO11B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":983:7:983:32|*Output MMUART1_RTS_MGPIO11B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":984:7:984:32|*Output MMUART1_RXD_MGPIO26B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":985:7:985:32|*Output MMUART1_RXD_MGPIO26B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":986:7:986:32|*Output MMUART1_SCK_MGPIO25B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":987:7:987:32|*Output MMUART1_SCK_MGPIO25B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":988:7:988:32|*Output MMUART1_TXD_MGPIO24B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":989:7:989:32|*Output MMUART1_TXD_MGPIO24B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":990:7:990:15|*Output MPLL_LOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":991:14:991:30|*Output PER2_FABRIC_PADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":992:7:992:25|*Output PER2_FABRIC_PENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":993:7:993:22|*Output PER2_FABRIC_PSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":994:14:994:31|*Output PER2_FABRIC_PWDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":995:7:995:24|*Output PER2_FABRIC_PWRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":996:7:996:15|*Output RTC_MATCH has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":997:7:997:15|*Output SLEEPDEEP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":998:7:998:18|*Output SLEEPHOLDACK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":999:7:999:14|*Output SLEEPING has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1000:7:1000:18|*Output SMBALERT_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1001:7:1001:18|*Output SMBALERT_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1002:7:1002:16|*Output SMBSUS_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1003:7:1003:16|*Output SMBSUS_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1004:7:1004:18|*Output SPI0_CLK_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1005:7:1005:28|*Output SPI0_SDI_MGPIO5A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1006:7:1006:28|*Output SPI0_SDI_MGPIO5A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1007:7:1007:28|*Output SPI0_SDO_MGPIO6A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1008:7:1008:28|*Output SPI0_SDO_MGPIO6A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v":1009:7:1009:28|*Output SPI0_SS0_MGPIO7A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL246 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":70:12:70:16|Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.

