# cintDividerGen
A generator script for division by a small constant int in SystemVerilog
