{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607871492532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607871492532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:58:10 2020 " "Processing started: Sun Dec 13 15:58:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607871492532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607871492532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607871492532 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607871493032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_top.v 1 1 " "Found 1 design units, including 1 entities, in source file my_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_top " "Found entity 1: my_top" {  } { { "my_top.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/my_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607871493079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607871493079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safe.v 1 1 " "Found 1 design units, including 1 entities, in source file safe.v" { { "Info" "ISGN_ENTITY_NAME" "1 safe " "Found entity 1: safe" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushed_button_duration.v 1 1 " "Found 1 design units, including 1 entities, in source file pushed_button_duration.v" { { "Info" "ISGN_ENTITY_NAME" "1 pushed_button_duration " "Found entity 1: pushed_button_duration" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607871493095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607871493126 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D DE0_TOP.v(135) " "Output port \"HEX1_D\" at DE0_TOP.v(135) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_D DE0_TOP.v(137) " "Output port \"HEX2_D\" at DE0_TOP.v(137) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_D DE0_TOP.v(139) " "Output port \"HEX3_D\" at DE0_TOP.v(139) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE0_TOP.v(142) " "Output port \"LEDG\" at DE0_TOP.v(142) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_TOP.v(150) " "Output port \"DRAM_ADDR\" at DE0_TOP.v(150) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_TOP.v(164) " "Output port \"FL_ADDR\" at DE0_TOP.v(164) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_TOP.v(192) " "Output port \"VGA_R\" at DE0_TOP.v(192) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_TOP.v(193) " "Output port \"VGA_G\" at DE0_TOP.v(193) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_TOP.v(194) " "Output port \"VGA_B\" at DE0_TOP.v(194) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_TOP.v(197) " "Output port \"GPIO0_CLKOUT\" at DE0_TOP.v(197) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_TOP.v(200) " "Output port \"GPIO1_CLKOUT\" at DE0_TOP.v(200) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP DE0_TOP.v(136) " "Output port \"HEX1_DP\" at DE0_TOP.v(136) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP DE0_TOP.v(138) " "Output port \"HEX2_DP\" at DE0_TOP.v(138) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP DE0_TOP.v(140) " "Output port \"HEX3_DP\" at DE0_TOP.v(140) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_TOP.v(144) " "Output port \"UART_TXD\" at DE0_TOP.v(144) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_TOP.v(146) " "Output port \"UART_CTS\" at DE0_TOP.v(146) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_TOP.v(151) " "Output port \"DRAM_LDQM\" at DE0_TOP.v(151) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_TOP.v(152) " "Output port \"DRAM_UDQM\" at DE0_TOP.v(152) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_TOP.v(153) " "Output port \"DRAM_WE_N\" at DE0_TOP.v(153) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_TOP.v(154) " "Output port \"DRAM_CAS_N\" at DE0_TOP.v(154) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_TOP.v(155) " "Output port \"DRAM_RAS_N\" at DE0_TOP.v(155) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_TOP.v(156) " "Output port \"DRAM_CS_N\" at DE0_TOP.v(156) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_TOP.v(157) " "Output port \"DRAM_BA_0\" at DE0_TOP.v(157) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_TOP.v(158) " "Output port \"DRAM_BA_1\" at DE0_TOP.v(158) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_TOP.v(159) " "Output port \"DRAM_CLK\" at DE0_TOP.v(159) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_TOP.v(160) " "Output port \"DRAM_CKE\" at DE0_TOP.v(160) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_TOP.v(165) " "Output port \"FL_WE_N\" at DE0_TOP.v(165) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_TOP.v(166) " "Output port \"FL_RST_N\" at DE0_TOP.v(166) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_TOP.v(167) " "Output port \"FL_OE_N\" at DE0_TOP.v(167) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_TOP.v(168) " "Output port \"FL_CE_N\" at DE0_TOP.v(168) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_TOP.v(169) " "Output port \"FL_WP_N\" at DE0_TOP.v(169) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_TOP.v(170) " "Output port \"FL_BYTE_N\" at DE0_TOP.v(170) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_TOP.v(174) " "Output port \"LCD_BLON\" at DE0_TOP.v(174) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_TOP.v(175) " "Output port \"LCD_RW\" at DE0_TOP.v(175) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_TOP.v(176) " "Output port \"LCD_EN\" at DE0_TOP.v(176) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_TOP.v(177) " "Output port \"LCD_RS\" at DE0_TOP.v(177) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_TOP.v(182) " "Output port \"SD_CLK\" at DE0_TOP.v(182) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_TOP.v(190) " "Output port \"VGA_HS\" at DE0_TOP.v(190) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_TOP.v(191) " "Output port \"VGA_VS\" at DE0_TOP.v(191) has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_top my_top:my_top_instance " "Elaborating entity \"my_top\" for hierarchy \"my_top:my_top_instance\"" {  } { { "DE0_TOP.v" "my_top_instance" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607871493126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pushed_button_duration my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance " "Elaborating entity \"pushed_button_duration\" for hierarchy \"my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\"" {  } { { "my_top.v" "pushed_button_duration_instance" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/my_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607871493126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr " "Elaborating entity \"register\" for hierarchy \"my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\"" {  } { { "pushed_button_duration.v" "cntr" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607871493126 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_next register.v(27) " "Verilog HDL Always Construct warning at register.v(27): inferring latch(es) for variable \"data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607871493126 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[0\] register.v(27) " "Inferred latch for \"data_next\[0\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[1\] register.v(27) " "Inferred latch for \"data_next\[1\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[2\] register.v(27) " "Inferred latch for \"data_next\[2\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[3\] register.v(27) " "Inferred latch for \"data_next\[3\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[4\] register.v(27) " "Inferred latch for \"data_next\[4\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[5\] register.v(27) " "Inferred latch for \"data_next\[5\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[6\] register.v(27) " "Inferred latch for \"data_next\[6\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[7\] register.v(27) " "Inferred latch for \"data_next\[7\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[8\] register.v(27) " "Inferred latch for \"data_next\[8\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[9\] register.v(27) " "Inferred latch for \"data_next\[9\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[10\] register.v(27) " "Inferred latch for \"data_next\[10\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[11\] register.v(27) " "Inferred latch for \"data_next\[11\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[12\] register.v(27) " "Inferred latch for \"data_next\[12\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[13\] register.v(27) " "Inferred latch for \"data_next\[13\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[14\] register.v(27) " "Inferred latch for \"data_next\[14\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[15\] register.v(27) " "Inferred latch for \"data_next\[15\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[16\] register.v(27) " "Inferred latch for \"data_next\[16\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[17\] register.v(27) " "Inferred latch for \"data_next\[17\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[18\] register.v(27) " "Inferred latch for \"data_next\[18\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[19\] register.v(27) " "Inferred latch for \"data_next\[19\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[20\] register.v(27) " "Inferred latch for \"data_next\[20\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[21\] register.v(27) " "Inferred latch for \"data_next\[21\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[22\] register.v(27) " "Inferred latch for \"data_next\[22\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[23\] register.v(27) " "Inferred latch for \"data_next\[23\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[24\] register.v(27) " "Inferred latch for \"data_next\[24\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[25\] register.v(27) " "Inferred latch for \"data_next\[25\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[26\] register.v(27) " "Inferred latch for \"data_next\[26\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[27\] register.v(27) " "Inferred latch for \"data_next\[27\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493157 "|DE0_TOP|my_top:my_top_instance|pushed_button_duration:pushed_button_duration_instance|register:cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "safe my_top:my_top_instance\|safe:safe_instance " "Elaborating entity \"safe\" for hierarchy \"my_top:my_top_instance\|safe:safe_instance\"" {  } { { "my_top.v" "safe_instance" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/my_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607871493282 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "safe.v(192) " "Verilog HDL Case Statement warning at safe.v(192): incomplete case statement has no default case item" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 192 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607871493313 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "seven_seg seven_seg safe.v(187) " "Verilog HDL warning at safe.v(187): variable seven_seg in static task or function seven_seg may have unintended latch behavior" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 187 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1607871493313 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "seven_seg safe.v(187) " "Verilog HDL Function Declaration warning at safe.v(187): function \"seven_seg\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 187 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1607871493313 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "safe.v(179) " "Verilog HDL or VHDL warning at the safe.v(179): index expression is not wide enough to address all of the elements in the array" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 179 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1607871493313 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k safe.v(99) " "Verilog HDL Always Construct warning at safe.v(99): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607871493313 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg 0 safe.v(187) " "Net \"seven_seg\" at safe.v(187) has no driver or initial value, using a default initial value '0'" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1607871493313 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[0\].register " "Elaborating entity \"register\" for hierarchy \"my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[0\].register\"" {  } { { "safe.v" "generate_block\[0\].register" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607871493313 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_next register.v(27) " "Verilog HDL Always Construct warning at register.v(27): inferring latch(es) for variable \"data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607871493329 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:generate_block[0].register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[0\] register.v(27) " "Inferred latch for \"data_next\[0\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493329 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:generate_block[0].register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[1\] register.v(27) " "Inferred latch for \"data_next\[1\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493329 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:generate_block[0].register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[2\] register.v(27) " "Inferred latch for \"data_next\[2\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493329 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:generate_block[0].register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[3\] register.v(27) " "Inferred latch for \"data_next\[3\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493329 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:generate_block[0].register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register my_top:my_top_instance\|safe:safe_instance\|register:round " "Elaborating entity \"register\" for hierarchy \"my_top:my_top_instance\|safe:safe_instance\|register:round\"" {  } { { "safe.v" "round" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607871493365 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_next register.v(27) " "Verilog HDL Always Construct warning at register.v(27): inferring latch(es) for variable \"data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607871493366 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:round"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[0\] register.v(27) " "Inferred latch for \"data_next\[0\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493366 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:round"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_next\[1\] register.v(27) " "Inferred latch for \"data_next\[1\]\" at register.v(27)" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607871493367 "|DE0_TOP|my_top:my_top_instance|safe:safe_instance|register:round"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607871493975 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 149 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Bidir \"SD_DAT0\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 186 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1607871493990 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1607871493990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:round\|data_next\[1\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:round\|data_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:round\|data_next\[0\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:round\|data_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[0\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[1\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[2\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[3\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[3\].register\|data_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[0\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[1\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[2\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[3\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[4\].register\|data_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[0\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[1\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[2\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[3\] " "Latch my_top:my_top_instance\|safe:safe_instance\|register:generate_block\[5\].register\|data_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|safe:safe_instance\|state_reg.UNLOCKED" {  } { { "safe.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/safe.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[27\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[26\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[25\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[24\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[23\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[22\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[21\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[20\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[19\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[18\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[17\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[16\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[15\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[14\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[13\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[12\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[11\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[10\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[9\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[8\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[7\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[6\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[5\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[4\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[3\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[2\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[1\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[0\] " "Latch my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|register:cntr\|data_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg " "Ports D and ENA on the latch are fed by the same signal my_top:my_top_instance\|pushed_button_duration:pushed_button_duration_instance\|ff1_reg" {  } { { "pushed_button_duration.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/pushed_button_duration.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607871494068 ""}  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/register.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607871494068 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] GND " "Pin \"HEX1_D\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[2\] GND " "Pin \"HEX1_D\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[3\] GND " "Pin \"HEX1_D\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] GND " "Pin \"HEX1_D\[6\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] GND " "Pin \"HEX2_D\[6\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP GND " "Pin \"HEX2_DP\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] GND " "Pin \"HEX3_D\[6\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP GND " "Pin \"HEX3_DP\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607871494193 "|DE0_TOP|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607871494193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607871494334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607871495068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/safe/DE0_TOP/DE0_TOP.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607871495303 "|DE0_TOP|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607871495303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "639 " "Implemented 639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607871495303 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607871495303 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1607871495303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607871495303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607871495303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 374 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 374 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607871495507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:58:15 2020 " "Processing ended: Sun Dec 13 15:58:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607871495507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607871495507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607871495507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607871495507 ""}
