Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 23 11:50:31 2025
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file molt_booth_control_sets_placed.rpt
| Design       : molt_booth
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                Enable Signal                |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  UC/FSM_sequential_next_state_reg[2]_i_2_n_0 |                                             |                                    |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG                             | UC/FSM_sequential_current_state_reg[0]_0[0] | DEB_RESET/temp_reset               |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG                             |                                             |                                    |                4 |             14 |         3.50 |
|  clock_IBUF_BUFG                             | UC/E[0]                                     | DEB_RESET/temp_reset               |                9 |             17 |         1.89 |
|  clock_IBUF_BUFG                             | DEB_RESET/count                             | DEB_RESET/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG                             | DEB_START/count                             | DEB_START/deb.count[31]_i_1_n_0    |                8 |             31 |         3.88 |
+----------------------------------------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+


