<stg><name>hard_tanh<array,array<ap_fixed<8,1,4,0,0>,6u>,hard_tanh_config4></name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="132" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i132 %layer2_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %store_ln476 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln476 = br void %HardSigmoidPackLoop

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
HardSigmoidPackLoop:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
HardSigmoidPackLoop:1 %icmp_ln476 = icmp_eq  i10 %i_1, i10 576

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
HardSigmoidPackLoop:2 %i_2 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
HardSigmoidPackLoop:3 %br_ln476 = br i1 %icmp_ln476, void %HardSigmoidPackLoop.split_ifconv, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:246 %store_ln476 = store i10 %i_2, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="132" op_0_bw="132" op_1_bw="132">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:3 %layer2_out_read = read i132 @_ssdm_op_Read.ap_fifo.volatile.i132P0A, i132 %layer2_out

]]></Node>
<StgValue><ssdm name="layer2_out_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="132">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:4 %trunc_ln486 = trunc i132 %layer2_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln486"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="132" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:44 %tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="22" op_0_bw="22" op_1_bw="132" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:84 %tmp_11 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 44, i32 65

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="22" op_0_bw="22" op_1_bw="132" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:124 %tmp_12 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 66, i32 87

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="22" op_0_bw="22" op_1_bw="132" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:164 %tmp_13 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 88, i32 109

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="22" op_0_bw="22" op_1_bw="132" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:204 %tmp_14 = partselect i22 @_ssdm_op_PartSelect.i22.i132.i32.i32, i132 %layer2_out_read, i32 110, i32 131

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:5 %shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="23">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:6 %sext_ln486 = sext i23 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln486"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:7 %sigmoid = add i24 %sext_ln486, i24 512

]]></Node>
<StgValue><ssdm name="sigmoid"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:8 %icmp_ln487 = icmp_sgt  i24 %sigmoid, i24 1024

]]></Node>
<StgValue><ssdm name="icmp_ln487"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:10 %or_ln487 = or i1 %icmp_ln487, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln487"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:11 %select_ln487 = select i1 %icmp_ln487, i11 1024, i11 0

]]></Node>
<StgValue><ssdm name="select_ln487"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:12 %trunc_ln491 = trunc i24 %sigmoid

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:13 %select_ln487_1 = select i1 %or_ln487, i11 %select_ln487, i11 %trunc_ln491

]]></Node>
<StgValue><ssdm name="select_ln487_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:14 %shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:15 %add_ln491 = add i12 %shl_ln1, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln491"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:16 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 11

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:20 %trunc_ln491_1 = trunc i12 %add_ln491

]]></Node>
<StgValue><ssdm name="trunc_ln491_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:21 %icmp_ln491 = icmp_ne  i2 %trunc_ln491_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln491"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:22 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 10

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:45 %and_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="23">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:46 %sext_ln486_1 = sext i23 %and_ln

]]></Node>
<StgValue><ssdm name="sext_ln486_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:47 %sigmoid_1 = add i24 %sext_ln486_1, i24 512

]]></Node>
<StgValue><ssdm name="sigmoid_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:48 %icmp_ln487_1 = icmp_sgt  i24 %sigmoid_1, i24 1024

]]></Node>
<StgValue><ssdm name="icmp_ln487_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:49 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:50 %or_ln487_1 = or i1 %icmp_ln487_1, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln487_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:51 %select_ln487_2 = select i1 %icmp_ln487_1, i11 1024, i11 0

]]></Node>
<StgValue><ssdm name="select_ln487_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:52 %trunc_ln491_2 = trunc i24 %sigmoid_1

]]></Node>
<StgValue><ssdm name="trunc_ln491_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:53 %select_ln487_3 = select i1 %or_ln487_1, i11 %select_ln487_2, i11 %trunc_ln491_2

]]></Node>
<StgValue><ssdm name="select_ln487_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:54 %shl_ln491_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_s"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:55 %add_ln491_2 = add i12 %shl_ln491_s, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln491_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:56 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:60 %trunc_ln491_4 = trunc i12 %add_ln491_2

]]></Node>
<StgValue><ssdm name="trunc_ln491_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:61 %icmp_ln491_1 = icmp_ne  i2 %trunc_ln491_4, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:62 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:85 %and_ln486_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_11, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="23">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:86 %sext_ln486_2 = sext i23 %and_ln486_s

]]></Node>
<StgValue><ssdm name="sext_ln486_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:87 %sigmoid_2 = add i24 %sext_ln486_2, i24 512

]]></Node>
<StgValue><ssdm name="sigmoid_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:88 %icmp_ln487_2 = icmp_sgt  i24 %sigmoid_2, i24 1024

]]></Node>
<StgValue><ssdm name="icmp_ln487_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:89 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:90 %or_ln487_2 = or i1 %icmp_ln487_2, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln487_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:91 %select_ln487_4 = select i1 %icmp_ln487_2, i11 1024, i11 0

]]></Node>
<StgValue><ssdm name="select_ln487_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:92 %trunc_ln491_5 = trunc i24 %sigmoid_2

]]></Node>
<StgValue><ssdm name="trunc_ln491_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:93 %select_ln487_5 = select i1 %or_ln487_2, i11 %select_ln487_4, i11 %trunc_ln491_5

]]></Node>
<StgValue><ssdm name="select_ln487_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:94 %shl_ln491_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:95 %add_ln491_4 = add i12 %shl_ln491_1, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln491_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:96 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:100 %trunc_ln491_7 = trunc i12 %add_ln491_4

]]></Node>
<StgValue><ssdm name="trunc_ln491_7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:101 %icmp_ln491_2 = icmp_ne  i2 %trunc_ln491_7, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:102 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:125 %and_ln486_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_12, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="23">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:126 %sext_ln486_3 = sext i23 %and_ln486_1

]]></Node>
<StgValue><ssdm name="sext_ln486_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:127 %sigmoid_3 = add i24 %sext_ln486_3, i24 512

]]></Node>
<StgValue><ssdm name="sigmoid_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:128 %icmp_ln487_3 = icmp_sgt  i24 %sigmoid_3, i24 1024

]]></Node>
<StgValue><ssdm name="icmp_ln487_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:129 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:130 %or_ln487_3 = or i1 %icmp_ln487_3, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln487_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:131 %select_ln487_6 = select i1 %icmp_ln487_3, i11 1024, i11 0

]]></Node>
<StgValue><ssdm name="select_ln487_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:132 %trunc_ln491_8 = trunc i24 %sigmoid_3

]]></Node>
<StgValue><ssdm name="trunc_ln491_8"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:133 %select_ln487_7 = select i1 %or_ln487_3, i11 %select_ln487_6, i11 %trunc_ln491_8

]]></Node>
<StgValue><ssdm name="select_ln487_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:134 %shl_ln491_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_7, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:135 %add_ln491_6 = add i12 %shl_ln491_2, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln491_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:136 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:140 %trunc_ln491_10 = trunc i12 %add_ln491_6

]]></Node>
<StgValue><ssdm name="trunc_ln491_10"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:141 %icmp_ln491_3 = icmp_ne  i2 %trunc_ln491_10, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:142 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:165 %and_ln486_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_13, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="23">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:166 %sext_ln486_4 = sext i23 %and_ln486_2

]]></Node>
<StgValue><ssdm name="sext_ln486_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:167 %sigmoid_4 = add i24 %sext_ln486_4, i24 512

]]></Node>
<StgValue><ssdm name="sigmoid_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:168 %icmp_ln487_4 = icmp_sgt  i24 %sigmoid_4, i24 1024

]]></Node>
<StgValue><ssdm name="icmp_ln487_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:169 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:170 %or_ln487_4 = or i1 %icmp_ln487_4, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="or_ln487_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:171 %select_ln487_8 = select i1 %icmp_ln487_4, i11 1024, i11 0

]]></Node>
<StgValue><ssdm name="select_ln487_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:172 %trunc_ln491_11 = trunc i24 %sigmoid_4

]]></Node>
<StgValue><ssdm name="trunc_ln491_11"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:173 %select_ln487_9 = select i1 %or_ln487_4, i11 %select_ln487_8, i11 %trunc_ln491_11

]]></Node>
<StgValue><ssdm name="select_ln487_9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:174 %shl_ln491_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_9, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:175 %add_ln491_8 = add i12 %shl_ln491_3, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln491_8"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:176 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:180 %trunc_ln491_12 = trunc i12 %add_ln491_8

]]></Node>
<StgValue><ssdm name="trunc_ln491_12"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:181 %icmp_ln491_4 = icmp_ne  i2 %trunc_ln491_12, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:182 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:205 %and_ln486_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp_14, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="23">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:206 %sext_ln486_5 = sext i23 %and_ln486_3

]]></Node>
<StgValue><ssdm name="sext_ln486_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:207 %sigmoid_5 = add i24 %sext_ln486_5, i24 512

]]></Node>
<StgValue><ssdm name="sigmoid_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:208 %icmp_ln487_5 = icmp_sgt  i24 %sigmoid_5, i24 1024

]]></Node>
<StgValue><ssdm name="icmp_ln487_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:209 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sigmoid_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:210 %or_ln487_5 = or i1 %icmp_ln487_5, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="or_ln487_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:211 %select_ln487_10 = select i1 %icmp_ln487_5, i11 1024, i11 0

]]></Node>
<StgValue><ssdm name="select_ln487_10"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="24">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:212 %trunc_ln491_13 = trunc i24 %sigmoid_5

]]></Node>
<StgValue><ssdm name="trunc_ln491_13"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:213 %select_ln487_11 = select i1 %or_ln487_5, i11 %select_ln487_10, i11 %trunc_ln491_13

]]></Node>
<StgValue><ssdm name="select_ln487_11"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:214 %shl_ln491_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln487_11, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:215 %add_ln491_10 = add i12 %shl_ln491_4, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln491_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:216 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="12">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:220 %trunc_ln491_15 = trunc i12 %add_ln491_10

]]></Node>
<StgValue><ssdm name="trunc_ln491_15"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:221 %icmp_ln491_5 = icmp_ne  i2 %trunc_ln491_15, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:222 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 10

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0">
<![CDATA[
for.end17:0 %ret_ln496 = ret

]]></Node>
<StgValue><ssdm name="ret_ln496"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:0 %specpipeline_ln477 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln477"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:1 %speclooptripcount_ln476 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln476"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:2 %specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln476"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:17 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:18 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 3

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:19 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491, i32 2

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:23 %or_ln491 = or i1 %tmp_46, i1 %icmp_ln491

]]></Node>
<StgValue><ssdm name="or_ln491"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:24 %and_ln491 = and i1 %or_ln491, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln491"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:25 %zext_ln491 = zext i1 %and_ln491

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:26 %add_ln491_1 = add i8 %trunc_ln, i8 %zext_ln491

]]></Node>
<StgValue><ssdm name="add_ln491_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:27 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:28 %xor_ln491 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:29 %xor_ln491_1 = xor i1 %tmp_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:30 %or_ln491_1 = or i1 %tmp_50, i1 %xor_ln491_1

]]></Node>
<StgValue><ssdm name="or_ln491_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:31 %and_ln491_1 = and i1 %tmp_44, i1 %xor_ln491

]]></Node>
<StgValue><ssdm name="and_ln491_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:32 %and_ln491_2 = and i1 %and_ln491_1, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln491_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:33 %xor_ln491_2 = xor i1 %tmp_44, i1 %or_ln491_1

]]></Node>
<StgValue><ssdm name="xor_ln491_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:34 %xor_ln491_3 = xor i1 %xor_ln491_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:35 %or_ln491_2 = or i1 %tmp_50, i1 %xor_ln491_3

]]></Node>
<StgValue><ssdm name="or_ln491_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:36 %xor_ln491_4 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:37 %and_ln491_3 = and i1 %or_ln491_2, i1 %xor_ln491_4

]]></Node>
<StgValue><ssdm name="and_ln491_3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:38 %and_ln491_4 = and i1 %tmp_50, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln491_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:39 %or_ln491_3 = or i1 %and_ln491_2, i1 %and_ln491_4

]]></Node>
<StgValue><ssdm name="or_ln491_3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:40 %xor_ln491_5 = xor i1 %or_ln491_3, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="xor_ln491_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:41 %select_ln491 = select i1 %and_ln491_3, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:42 %or_ln491_4 = or i1 %and_ln491_3, i1 %xor_ln491_5

]]></Node>
<StgValue><ssdm name="or_ln491_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:43 %out_data = select i1 %or_ln491_4, i8 %select_ln491, i8 %add_ln491_1

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:57 %trunc_ln491_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_2, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln491_3"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:58 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:59 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:63 %or_ln491_5 = or i1 %tmp_53, i1 %icmp_ln491_1

]]></Node>
<StgValue><ssdm name="or_ln491_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:64 %and_ln491_5 = and i1 %or_ln491_5, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln491_5"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:65 %zext_ln491_1 = zext i1 %and_ln491_5

]]></Node>
<StgValue><ssdm name="zext_ln491_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:66 %add_ln491_3 = add i8 %trunc_ln491_3, i8 %zext_ln491_1

]]></Node>
<StgValue><ssdm name="add_ln491_3"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:67 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:68 %xor_ln491_6 = xor i1 %tmp_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_6"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:69 %xor_ln491_7 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_7"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:70 %or_ln491_6 = or i1 %tmp_56, i1 %xor_ln491_7

]]></Node>
<StgValue><ssdm name="or_ln491_6"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:71 %and_ln491_6 = and i1 %tmp_52, i1 %xor_ln491_6

]]></Node>
<StgValue><ssdm name="and_ln491_6"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:72 %and_ln491_7 = and i1 %and_ln491_6, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln491_7"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:73 %xor_ln491_8 = xor i1 %tmp_52, i1 %or_ln491_6

]]></Node>
<StgValue><ssdm name="xor_ln491_8"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:74 %xor_ln491_9 = xor i1 %xor_ln491_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_9"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:75 %or_ln491_7 = or i1 %tmp_56, i1 %xor_ln491_9

]]></Node>
<StgValue><ssdm name="or_ln491_7"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:76 %xor_ln491_10 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_10"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:77 %and_ln491_8 = and i1 %or_ln491_7, i1 %xor_ln491_10

]]></Node>
<StgValue><ssdm name="and_ln491_8"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:78 %and_ln491_9 = and i1 %tmp_56, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln491_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:79 %or_ln491_8 = or i1 %and_ln491_7, i1 %and_ln491_9

]]></Node>
<StgValue><ssdm name="or_ln491_8"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:80 %xor_ln491_11 = xor i1 %or_ln491_8, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="xor_ln491_11"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:81 %select_ln491_2 = select i1 %and_ln491_8, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:82 %or_ln491_9 = or i1 %and_ln491_8, i1 %xor_ln491_11

]]></Node>
<StgValue><ssdm name="or_ln491_9"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:83 %out_data_1 = select i1 %or_ln491_9, i8 %select_ln491_2, i8 %add_ln491_3

]]></Node>
<StgValue><ssdm name="out_data_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:97 %trunc_ln491_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_4, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln491_6"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:98 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 3

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:99 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:103 %or_ln491_10 = or i1 %tmp_59, i1 %icmp_ln491_2

]]></Node>
<StgValue><ssdm name="or_ln491_10"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:104 %and_ln491_10 = and i1 %or_ln491_10, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln491_10"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:105 %zext_ln491_2 = zext i1 %and_ln491_10

]]></Node>
<StgValue><ssdm name="zext_ln491_2"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:106 %add_ln491_5 = add i8 %trunc_ln491_6, i8 %zext_ln491_2

]]></Node>
<StgValue><ssdm name="add_ln491_5"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:107 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:108 %xor_ln491_12 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_12"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:109 %xor_ln491_13 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_13"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:110 %or_ln491_11 = or i1 %tmp_62, i1 %xor_ln491_13

]]></Node>
<StgValue><ssdm name="or_ln491_11"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:111 %and_ln491_11 = and i1 %tmp_58, i1 %xor_ln491_12

]]></Node>
<StgValue><ssdm name="and_ln491_11"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:112 %and_ln491_12 = and i1 %and_ln491_11, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln491_12"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:113 %xor_ln491_14 = xor i1 %tmp_58, i1 %or_ln491_11

]]></Node>
<StgValue><ssdm name="xor_ln491_14"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:114 %xor_ln491_15 = xor i1 %xor_ln491_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_15"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:115 %or_ln491_12 = or i1 %tmp_62, i1 %xor_ln491_15

]]></Node>
<StgValue><ssdm name="or_ln491_12"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:116 %xor_ln491_16 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_16"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:117 %and_ln491_13 = and i1 %or_ln491_12, i1 %xor_ln491_16

]]></Node>
<StgValue><ssdm name="and_ln491_13"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:118 %and_ln491_14 = and i1 %tmp_62, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln491_14"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:119 %or_ln491_13 = or i1 %and_ln491_12, i1 %and_ln491_14

]]></Node>
<StgValue><ssdm name="or_ln491_13"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:120 %xor_ln491_17 = xor i1 %or_ln491_13, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="xor_ln491_17"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:121 %select_ln491_4 = select i1 %and_ln491_13, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_4"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:122 %or_ln491_14 = or i1 %and_ln491_13, i1 %xor_ln491_17

]]></Node>
<StgValue><ssdm name="or_ln491_14"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:123 %out_data_2 = select i1 %or_ln491_14, i8 %select_ln491_4, i8 %add_ln491_5

]]></Node>
<StgValue><ssdm name="out_data_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:137 %trunc_ln491_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_6, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln491_9"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:138 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:139 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_6, i32 2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:143 %or_ln491_15 = or i1 %tmp_65, i1 %icmp_ln491_3

]]></Node>
<StgValue><ssdm name="or_ln491_15"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:144 %and_ln491_15 = and i1 %or_ln491_15, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln491_15"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:145 %zext_ln491_3 = zext i1 %and_ln491_15

]]></Node>
<StgValue><ssdm name="zext_ln491_3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:146 %add_ln491_7 = add i8 %trunc_ln491_9, i8 %zext_ln491_3

]]></Node>
<StgValue><ssdm name="add_ln491_7"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:147 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:148 %xor_ln491_18 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_18"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:149 %xor_ln491_19 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_19"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:150 %or_ln491_16 = or i1 %tmp_68, i1 %xor_ln491_19

]]></Node>
<StgValue><ssdm name="or_ln491_16"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:151 %and_ln491_16 = and i1 %tmp_64, i1 %xor_ln491_18

]]></Node>
<StgValue><ssdm name="and_ln491_16"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:152 %and_ln491_17 = and i1 %and_ln491_16, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln491_17"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:153 %xor_ln491_20 = xor i1 %tmp_64, i1 %or_ln491_16

]]></Node>
<StgValue><ssdm name="xor_ln491_20"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:154 %xor_ln491_21 = xor i1 %xor_ln491_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_21"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:155 %or_ln491_17 = or i1 %tmp_68, i1 %xor_ln491_21

]]></Node>
<StgValue><ssdm name="or_ln491_17"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:156 %xor_ln491_22 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_22"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:157 %and_ln491_18 = and i1 %or_ln491_17, i1 %xor_ln491_22

]]></Node>
<StgValue><ssdm name="and_ln491_18"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:158 %and_ln491_19 = and i1 %tmp_68, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln491_19"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:159 %or_ln491_18 = or i1 %and_ln491_17, i1 %and_ln491_19

]]></Node>
<StgValue><ssdm name="or_ln491_18"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:160 %xor_ln491_23 = xor i1 %or_ln491_18, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="xor_ln491_23"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:161 %select_ln491_6 = select i1 %and_ln491_18, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_6"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:162 %or_ln491_19 = or i1 %and_ln491_18, i1 %xor_ln491_23

]]></Node>
<StgValue><ssdm name="or_ln491_19"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:163 %out_data_3 = select i1 %or_ln491_19, i8 %select_ln491_6, i8 %add_ln491_7

]]></Node>
<StgValue><ssdm name="out_data_3"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:177 %trunc_ln491_s = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_8, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln491_s"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:178 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 3

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:179 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_8, i32 2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:183 %or_ln491_20 = or i1 %tmp_71, i1 %icmp_ln491_4

]]></Node>
<StgValue><ssdm name="or_ln491_20"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:184 %and_ln491_20 = and i1 %or_ln491_20, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln491_20"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:185 %zext_ln491_4 = zext i1 %and_ln491_20

]]></Node>
<StgValue><ssdm name="zext_ln491_4"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:186 %add_ln491_9 = add i8 %trunc_ln491_s, i8 %zext_ln491_4

]]></Node>
<StgValue><ssdm name="add_ln491_9"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:187 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:188 %xor_ln491_24 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_24"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:189 %xor_ln491_25 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_25"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:190 %or_ln491_21 = or i1 %tmp_74, i1 %xor_ln491_25

]]></Node>
<StgValue><ssdm name="or_ln491_21"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:191 %and_ln491_21 = and i1 %tmp_70, i1 %xor_ln491_24

]]></Node>
<StgValue><ssdm name="and_ln491_21"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:192 %and_ln491_22 = and i1 %and_ln491_21, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln491_22"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:193 %xor_ln491_26 = xor i1 %tmp_70, i1 %or_ln491_21

]]></Node>
<StgValue><ssdm name="xor_ln491_26"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:194 %xor_ln491_27 = xor i1 %xor_ln491_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_27"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:195 %or_ln491_22 = or i1 %tmp_74, i1 %xor_ln491_27

]]></Node>
<StgValue><ssdm name="or_ln491_22"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:196 %xor_ln491_28 = xor i1 %tmp_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_28"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:197 %and_ln491_23 = and i1 %or_ln491_22, i1 %xor_ln491_28

]]></Node>
<StgValue><ssdm name="and_ln491_23"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:198 %and_ln491_24 = and i1 %tmp_74, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln491_24"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:199 %or_ln491_23 = or i1 %and_ln491_22, i1 %and_ln491_24

]]></Node>
<StgValue><ssdm name="or_ln491_23"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:200 %xor_ln491_29 = xor i1 %or_ln491_23, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="xor_ln491_29"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:201 %select_ln491_8 = select i1 %and_ln491_23, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_8"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:202 %or_ln491_24 = or i1 %and_ln491_23, i1 %xor_ln491_29

]]></Node>
<StgValue><ssdm name="or_ln491_24"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:203 %out_data_4 = select i1 %or_ln491_24, i8 %select_ln491_8, i8 %add_ln491_9

]]></Node>
<StgValue><ssdm name="out_data_4"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:217 %trunc_ln491_14 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln491_10, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln491_14"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:218 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 3

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:219 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln491_10, i32 2

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:223 %or_ln491_25 = or i1 %tmp_77, i1 %icmp_ln491_5

]]></Node>
<StgValue><ssdm name="or_ln491_25"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:224 %and_ln491_25 = and i1 %or_ln491_25, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln491_25"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:225 %zext_ln491_5 = zext i1 %and_ln491_25

]]></Node>
<StgValue><ssdm name="zext_ln491_5"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:226 %add_ln491_11 = add i8 %trunc_ln491_14, i8 %zext_ln491_5

]]></Node>
<StgValue><ssdm name="add_ln491_11"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:227 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:228 %xor_ln491_30 = xor i1 %tmp_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_30"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:229 %xor_ln491_31 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_31"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:230 %or_ln491_26 = or i1 %tmp_80, i1 %xor_ln491_31

]]></Node>
<StgValue><ssdm name="or_ln491_26"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:231 %and_ln491_26 = and i1 %tmp_76, i1 %xor_ln491_30

]]></Node>
<StgValue><ssdm name="and_ln491_26"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:232 %and_ln491_27 = and i1 %and_ln491_26, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln491_27"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:233 %xor_ln491_32 = xor i1 %tmp_76, i1 %or_ln491_26

]]></Node>
<StgValue><ssdm name="xor_ln491_32"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:234 %xor_ln491_33 = xor i1 %xor_ln491_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_33"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:235 %or_ln491_27 = or i1 %tmp_80, i1 %xor_ln491_33

]]></Node>
<StgValue><ssdm name="or_ln491_27"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:236 %xor_ln491_34 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_34"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:237 %and_ln491_28 = and i1 %or_ln491_27, i1 %xor_ln491_34

]]></Node>
<StgValue><ssdm name="and_ln491_28"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:238 %and_ln491_29 = and i1 %tmp_80, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln491_29"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:239 %or_ln491_28 = or i1 %and_ln491_27, i1 %and_ln491_29

]]></Node>
<StgValue><ssdm name="or_ln491_28"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:240 %xor_ln491_35 = xor i1 %or_ln491_28, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="xor_ln491_35"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:241 %select_ln491_10 = select i1 %and_ln491_28, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_10"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:242 %or_ln491_29 = or i1 %and_ln491_28, i1 %xor_ln491_35

]]></Node>
<StgValue><ssdm name="or_ln491_29"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:243 %select_ln491_11 = select i1 %or_ln491_29, i8 %select_ln491_10, i8 %add_ln491_11

]]></Node>
<StgValue><ssdm name="select_ln491_11"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:244 %or_ln494_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8, i8 %select_ln491_11, i8 %out_data_4, i8 %out_data_3, i8 %out_data_2, i8 %out_data_1, i8 %out_data

]]></Node>
<StgValue><ssdm name="or_ln494_s"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:245 %write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer4_out, i48 %or_ln494_s

]]></Node>
<StgValue><ssdm name="write_ln494"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
HardSigmoidPackLoop.split_ifconv:247 %br_ln476 = br void %HardSigmoidPackLoop

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
