<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Ridham Kevat | VLSI & SDE Portfolio</title>
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
</head>
<body>
    <div id="bg-image"></div>

    <canvas id="chroma-canvas"></canvas>

    <nav>
        <div class="logo">&lt;Ridham/&gt;</div>
        <ul class="nav-links">
            <li><a href="#about">About</a></li>
            <li><a href="#skills">Skills</a></li>
            <li><a href="projects.html">Projects</a></li>
            <li><a href="#contact">Contact</a></li>
        </ul>
    </nav>

    <header class="hero">
        <div class="hero-content hidden">
            <p class="greeting">Hello, I am</p>
            <h1>Ridham Kevat</h1>
            <h2 class="typing-effect">Hardware Design & Software Engineering</h2>
            <p class="bio">Building efficient systems from the transistor level to the application layer. Focused on VLSI Architecture, Embedded Systems, and Scalable Software.</p>
            <div class="social-links">
                <a href="https://github.com/Ridham19" target="_blank"><i class="fab fa-github"></i></a>
                <a href="https://www.linkedin.com/in/ridham-kevat-ba28782b9/" target="_blank"><i class="fab fa-linkedin"></i></a>
                <a href="mailto:ridhamkevat19@gmail.com"><i class="fas fa-envelope"></i></a>
            </div>
        </div>
    </header>

    <section id="about" class="section">
        <div class="container">
            <h2 class="section-title hidden">01. Education</h2>
            
            <div class="card education-card hidden">
                <h3>Sardar Vallabhbhai National Institute of Technology (SVNIT), Surat</h3>
                <p class="degree">B.Tech, Electronics and Communication Engineering</p>
                <p class="date">2023 â€“ 2027</p>
                <p class="cgpa">CGPA: <span class="accent">8.1/10.0</span> (till 4th sem)</p>
                <div class="coursework">
                    <h4>Relevant Coursework:</h4>
                    <p>Digital Logic Design, Computer Architecture, Data Structures (Implied), Microprocessors, DSP, Control Systems, Network Analysis.</p>
                </div>
            </div>

            <div class="card education-card hidden">
                <h3>M.B. Vamdot High School, Bardoli</h3>
                <p class="degree">Higher Secondary Certificate (12th Grade)</p>
                <p class="cgpa">Percentage: <span class="accent">84.46%</span> (549/650)</p>
                <p class="cgpa">Percentile Rank: <span class="accent">99.00</span></p>
            </div>

            <div class="card education-card hidden">
                <h3>B.A.B.S. High School, Bardoli</h3>
                <p class="degree">Secondary School Certificate (10th Grade)</p>
                <p class="cgpa">Percentage: <span class="accent">93.33%</span> (560/600)</p>
                <p class="cgpa">Percentile Rank: <span class="accent">99.07</span></p>
            </div>

        </div>
    </section>

    <section id="skills" class="section">
        <div class="container">
            <h2 class="section-title hidden">02. Technical Skills</h2>
            
            <div class="skills-wrapper hidden">
                
                <div class="skill-box">
                    <h3><i class="fas fa-microchip"></i> Core Electronics & VLSI</h3>
                    <div class="skill-tags">
                        <span class="tech-tag">Verilog HDL</span>
                        <span class="tech-tag">VHDL</span>
                        <span class="tech-tag">SystemVerilog</span>
                        <span class="tech-tag">CMOS VLSI</span>
                        <span class="tech-tag">Computer Architecture</span>
                        <span class="tech-tag">FSM Design</span>
                        <span class="tech-tag">Digital Signal Processing</span>
                        <span class="tech-tag">Control Systems</span>
                    </div>
                </div>

                <div class="skill-box">
                    <h3><i class="fas fa-code"></i> Programming Languages</h3>
                    <div class="skill-tags">
                        <span class="tech-tag">Python</span>
                        <span class="tech-tag">C</span>
                        <span class="tech-tag">C++</span>
                        <span class="tech-tag">MATLAB</span>
                        <span class="tech-tag">SPICE</span>
                        <span class="tech-tag">HTML</span>
                        <span class="tech-tag">CSS</span>
                        <span class="tech-tag">JavaScript</span>
                        <span class="tech-tag">ARM assembly</span>
                    </div>
                </div>

                <div class="skill-box">
                    <h3><i class="fas fa-tools"></i> Tools & Libraries</h3>
                    <div class="skill-tags">
                        <span class="tech-tag">Xilinx Vivado</span>
                        <span class="tech-tag">Git / GitHub</span>
                        <span class="tech-tag">KiCad</span>
                        <span class="tech-tag">ngspice</span>
                        <span class="tech-tag">LTspice</span>
                        <span class="tech-tag">NumPy</span>
                        <span class="tech-tag">SciPy</span>
                        <span class="tech-tag">Matplotlib</span>
                    </div>
                </div>

            </div>
        </div>
    </section>

    <section id="projects" class="section">
    <div class="container">
        <h2 class="section-title hidden">03. Key Projects</h2>
        <div class="projects-grid">

            <div class="project-card hidden">
                    <img src="https://raw.githubusercontent.com/Ridham19/FSM-for-car-parking/main/Images/board_4.jpg" alt="Smart Parking">
                    <div class="project-info" style="display: flex; flex-direction: column; height: 100%;">
                        <h3>Smart Car Parking System</h3>
                        <p class="tech-stack">Verilog | FSM | Digital Logic</p>
                        <p class="description">Engineered a robust Finite State Machine (FSM) to control a car parking system, handling sensor inputs for entry/exit gates and occupancy tracking.</p>
                        <div style="margin-top: auto; padding-top: 15px;">
                            <a href="https://github.com/Ridham19/FSM-for-car-parking" target="_blank" class="project-link">
                                <i class="fab fa-github"></i> View Source
                            </a>
                        </div>
                    </div>
                </div>

                <div class="project-card hidden">
                    <img src="https://raw.githubusercontent.com/Ridham19/Spice-Playground/main/SS/editor.png" alt="Spice Playground Editor">
                    <div class="project-info" style="display: flex; flex-direction: column; height: 100%;">
                        <h3>Spice Playground</h3>
                        <p class="tech-stack">Python (Tkinter) | NGSpice</p>
                        <p class="description">A custom GUI-based circuit editor that automates SPICE netlist generation. Allows for drag-and-drop schematic entry and runs Transient and AC simulations via NGSpice.</p>
                        <div style="margin-top: auto; padding-top: 15px;">
                            <a href="https://github.com/Ridham19/Spice-Playground" target="_blank" class="project-link">
                                <i class="fab fa-github"></i> View Source Code
                            </a>
                        </div>
                    </div>
                </div>

                <div class="project-card hidden">
                    <img src="https://raw.githubusercontent.com/Ridham19/UNIMIS/refs/heads/main/screenshots/student/student_dashboard.png" alt="UNIMIS">
                    <div class="project-info" style="display: flex; flex-direction: column; height: 100%;">
                        <h3>UNIMIS</h3>
                        <p class="tech-stack">Python | Data Management | Automation</p>
                        <p class="description">Developed a Python-based MIS to automate data entry, storage, and retrieval processes. Implemented algorithms for record management and reporting.</p>
                        <div style="margin-top: auto; padding-top: 15px; display: flex; gap: 15px; flex-wrap: wrap;">
                            <a href="https://github.com/Ridham19/python_mis" target="_blank" class="project-link">
                                <i class="fab fa-github"></i> View Source
                            </a>
                            <a href="https://unimis.onrender.com/" target="_blank" class="project-link">
                                <i class="fas fa-external-link-alt"></i> Live Demo
                            </a>
                        </div>
                    </div>
                </div>

        </div>

            <div style="text-align: center; margin-top: 50px;">
                <a href="projects.html" class="btn hidden">
                    View Full Project Archive <i class="fas fa-arrow-right" style="margin-left: 8px;"></i>
                </a>
            </div>
        </div>
    </section>

    <section id="certs" class="section">
        <div class="container">
            <h2 class="section-title hidden">04. Certifications</h2>
            <ul class="cert-list">
                
                <li>
                    <a href="https://www.linkedin.com/in/ridham-kevat-ba28782b9/details/certifications/1761553996518/single-media-viewer/?profileId=ACoAAEx7I6oBwTtiPCTrpS96gU2_XLe6YPhU5xM" target="_blank" class="cert-link">
                        <span class="cert-name">VLSI SoC Design using Verilog HDL</span>
                        <i class="fas fa-external-link-alt"></i>
                    </a> 
                    <span class="cert-provider">- Maven Silicon</span>
                </li>

                <li>
                    <a href="https://www.linkedin.com/in/ridham-kevat-ba28782b9/overlay/1765950021216/single-media-viewer/?profileId=ACoAAEx7I6oBwTtiPCTrpS96gU2_XLe6YPhU5xM" target="_blank" class="cert-link">
                        <span class="cert-name">Deep Learning Onramp</span>
                        <i class="fas fa-external-link-alt"></i>
                    </a> 
                    <span class="cert-provider">- MathWorks</span>
                </li>

                <li>
                    <a href="https://www.linkedin.com/in/ridham-kevat-ba28782b9/overlay/1761553790629/single-media-viewer/?profileId=ACoAAEx7I6oBwTtiPCTrpS96gU2_XLe6YPhU5xM" target="_blank" class="cert-link">
                        <span class="cert-name">Introduction to Operating Systems</span>
                        <i class="fas fa-external-link-alt"></i>
                    </a> 
                    <span class="cert-provider">- NPTEL</span>
                </li>

            </ul>
        </div>
    </section>

    <section id="contact" class="section">
        <div class="container text-center hidden">
            <h2 class="section-title">05. Get In Touch</h2>
            <p>I am currently looking for internship opportunities in <br> <span class="accent">VLSI Design</span>, <span class="accent">Embedded Systems</span>, and <span class="accent">Software Engineering</span>.</p>
            <a href="mailto:ridhamkevat19@gmail.com" class="btn">Say Hello</a>
            <p class="footer-email">u23ec121@eced.svnit.ac.in</p>
        </div>
    </section>

    <footer>
        <p>Built by Ridham Kevat &copy; 2025</p>
    </footer>

    <script src="script.js"></script>
</body>
</html>