Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 27 11:36:30 2025
| Host         : WOO-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   214 |
|    Minimum number of control sets                        |   214 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   699 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   214 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     0 |
| >= 16              |    62 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           76 |
| No           | No                    | Yes                    |              99 |           32 |
| No           | Yes                   | No                     |             258 |          119 |
| Yes          | No                    | No                     |            1219 |          323 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            1142 |          302 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance_reg[0]_0                                                                                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                               |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                        |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                  | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                          | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_6                                                                                                                                            | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                               | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                            | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/areset_reg[0]                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                              | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                              | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/skid_buffer[1136]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_handshake[0]                                                                                                 |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                             |                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                                                                         | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/state_reg[0]_1                                                                                                                                                                     | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[15]_1[0]                                                                                                                                                                              |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[3]_1[0]                                                                                                                                                           | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[3]_3[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                                                                 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_0                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/E[0]                                                                                                                                                                                       | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                            | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                        |                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                          | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                    | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1136]_i_1__2_n_0                                                                                                                 |                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1136]_i_1__1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                                                                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                        | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                         | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             12 |         1.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                                                                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.arsplit_vacancy_reg_0[0]                                                                                                           |                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                            |                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_wreq/empty_n_reg_2[0]                                                                                                                                                                 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                              | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |               10 |             23 |         2.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                |                                                                                                                                                                                                                                                                             |                5 |             27 |         5.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/ap_NS_fsm133_out                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                9 |             30 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                         | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                7 |             30 |         4.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                9 |             30 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                              | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                4 |             30 |         7.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/ap_NS_fsm135_out                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               11 |             30 |         2.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                5 |             30 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9][1]                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               11 |             30 |         2.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               11 |             30 |         2.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                5 |             31 |         6.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                        | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                7 |             31 |         4.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                5 |             31 |         6.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_AXILiteS_s_axi_U/int_move_offset                                                                                                                                                                               | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_AXILiteS_s_axi_U/int_copy_offset                                                                                                                                                                               | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/stateA_reg[1]_i_6_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/rdata_reg[31]_i_7_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                  | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/ap_reg_pp0_iter1_exitcond1_reg_443_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                 |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                              | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                             |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                              | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.state_reg[1]                                                    |                                                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                                                                                  |                                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |               12 |             38 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               17 |             38 |         2.24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |               12 |             38 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             39 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             39 |         2.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                             | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                            | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |               11 |             41 |         3.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |               31 |             62 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                        | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |               13 |             65 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                         | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |               15 |             65 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                             |               14 |             67 |         4.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                             |               12 |             67 |         5.58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_master_pl_0/inst/axi_master_pl_a_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                            |               35 |             94 |         2.69 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               78 |            181 |         2.32 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


