
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/aragorn/.Xilinx/Vivado/Vivado_init.tcl'
source main.tcl -notrace
Command: synth_design -top main -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3037 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.152 ; gain = 86.852 ; free physical = 3762 ; free virtual = 9623
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:42]
INFO: [Synth 8-6157] synthesizing module 'clockdivider' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/imports/FPGA/clockdivider.v:45]
INFO: [Synth 8-6155] done synthesizing module 'clockdivider' (1#1) [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/imports/FPGA/clockdivider.v:45]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/imports/FPGA/debounce.v:42]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/imports/FPGA/debounce.v:42]
INFO: [Synth 8-6157] synthesizing module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/imports/FPGA/PWMLED.v:43]
INFO: [Synth 8-6155] done synthesizing module 'PWMLED' (3#1) [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/imports/FPGA/PWMLED.v:43]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:192]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:204]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:211]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:216]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:221]
WARNING: [Synth 8-689] width (32) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.762 ; gain = 131.461 ; free physical = 3770 ; free virtual = 9634
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.762 ; gain = 131.461 ; free physical = 3770 ; free virtual = 9634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.762 ; gain = 131.461 ; free physical = 3770 ; free virtual = 9634
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/constrs_1/imports/Digilent_XDC/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/constrs_1/imports/Digilent_XDC/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/constrs_1/imports/Digilent_XDC/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.059 ; gain = 0.000 ; free physical = 3487 ; free virtual = 9386
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3556 ; free virtual = 9456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3556 ; free virtual = 9456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3558 ; free virtual = 9457
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "call_for_crossing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cars_red" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cars_red_reg was removed.  [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:109]
WARNING: [Synth 8-6014] Unused sequential element walk_green_reg was removed.  [/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.srcs/sources_1/new/main.v:113]
INFO: [Synth 8-5546] ROM "call_for_crossing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cars_red" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3547 ; free virtual = 9447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module clockdivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module PWMLED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "call_for_crossing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cars_red" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3533 ; free virtual = 9436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3408 ; free virtual = 9319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     4|
|4     |LUT2   |     9|
|5     |LUT3   |     9|
|6     |LUT4   |    26|
|7     |LUT5   |    13|
|8     |LUT6   |    36|
|9     |FDRE   |    80|
|10    |FDSE   |     3|
|11    |IBUF   |     2|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |   206|
|2     |  BUTTON3   |debounce     |    38|
|3     |  CLKNEW1   |clockdivider |    47|
|4     |  pwmled0_g |PWMLED       |     1|
|5     |  pwmled0_r |PWMLED_0     |    26|
|6     |  pwmled1_r |PWMLED_1     |     1|
|7     |  pwmled2_b |PWMLED_2     |     1|
|8     |  pwmled2_g |PWMLED_3     |     1|
|9     |  pwmled2_r |PWMLED_4     |     1|
|10    |  pwmled3_g |PWMLED_5     |     1|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1756.059 ; gain = 453.758 ; free physical = 3406 ; free virtual = 9317
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1756.059 ; gain = 131.461 ; free physical = 3457 ; free virtual = 9367
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1756.066 ; gain = 453.758 ; free physical = 3457 ; free virtual = 9368
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1756.066 ; gain = 466.367 ; free physical = 3457 ; free virtual = 9368
INFO: [Common 17-1381] The checkpoint '/home/aragorn/Documents/FPGA/traffic_lights_ver/traffic_lights_ver.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1780.070 ; gain = 0.000 ; free physical = 3457 ; free virtual = 9369
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 14:19:56 2018...
