

================================================================
== Vivado HLS Report for 'dummy'
================================================================
* Date:           Fri Jun 22 00:03:56 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        dummy
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    7|    1|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!state_V_load)
	8  / (state_V_load)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 4.38ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !38"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mem) nounwind, !map !42"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dummy_str) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../telepathy/hlsSources/dummy.cpp:11]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../telepathy/hlsSources/dummy.cpp:12]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_V_load = load i1* @state_V, align 1" [../telepathy/hlsSources/dummy.cpp:15]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %state_V_load, label %1, label %0" [../telepathy/hlsSources/dummy.cpp:15]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr inbounds i32* %mem, i64 42" [../telepathy/hlsSources/dummy.cpp:16]
ST_1 : Operation 17 [7/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_V, align 1" [../telepathy/hlsSources/dummy.cpp:17]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %out_r, i32 0) nounwind" [../telepathy/hlsSources/dummy.cpp:20]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %2"

 <State 2> : 4.38ns
ST_2 : Operation 21 [6/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 4.38ns
ST_3 : Operation 22 [5/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 4.38ns
ST_4 : Operation 23 [4/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 4.38ns
ST_5 : Operation 24 [3/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 4.38ns
ST_6 : Operation 25 [2/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 4.38ns
ST_7 : Operation 26 [1/7] (4.37ns)   --->   "%mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 4.38ns
ST_8 : Operation 27 [1/1] (4.37ns)   --->   "%mem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr) nounwind" [../telepathy/hlsSources/dummy.cpp:16]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %out_r, i32 %mem_addr_read) nounwind" [../telepathy/hlsSources/dummy.cpp:16]
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "br label %2" [../telepathy/hlsSources/dummy.cpp:18]
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [../telepathy/hlsSources/dummy.cpp:23]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9    (specbitsmap  ) [ 000000000]
StgValue_10   (specbitsmap  ) [ 000000000]
StgValue_11   (spectopmodule) [ 000000000]
StgValue_12   (specinterface) [ 000000000]
StgValue_13   (specinterface) [ 000000000]
state_V_load  (load         ) [ 011111111]
StgValue_15   (br           ) [ 000000000]
mem_addr      (getelementptr) [ 001111111]
StgValue_18   (store        ) [ 000000000]
StgValue_19   (write        ) [ 000000000]
StgValue_20   (br           ) [ 000000000]
mem_load_req  (readreq      ) [ 000000000]
mem_addr_read (read         ) [ 000000000]
StgValue_28   (write        ) [ 000000000]
StgValue_29   (br           ) [ 000000000]
StgValue_30   (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_readreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_write_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 StgValue_28/8 "/>
</bind>
</comp>

<comp id="53" class="1004" name="mem_addr_read_read_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="7"/>
<pin id="56" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/8 "/>
</bind>
</comp>

<comp id="59" class="1004" name="state_V_load_load_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="mem_addr_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="7" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_18_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="state_V_load_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="7"/>
<pin id="78" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

<comp id="80" class="1005" name="mem_addr_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="28" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="30" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="34" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="53" pin="2"/><net_sink comp="45" pin=2"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="63" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="59" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="63" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="85"><net_src comp="80" pin="1"/><net_sink comp="53" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 8 }
	Port: state_V | {1 }
 - Input state : 
	Port: dummy : mem | {1 2 3 4 5 6 7 8 }
	Port: dummy : state_V | {1 }
  - Chain level:
	State 1
		StgValue_15 : 1
		mem_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|  readreq |     grp_readreq_fu_38    |
|----------|--------------------------|
|   write  |      grp_write_fu_45     |
|----------|--------------------------|
|   read   | mem_addr_read_read_fu_53 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  mem_addr_reg_80  |   32   |
|state_V_load_reg_76|    1   |
+-------------------+--------+
|       Total       |   33   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_38 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_45  |  p2  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||   1.67  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   18   |
+-----------+--------+--------+--------+
