// Seed: 3633357611
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4
);
  parameter id_6 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  logic id_7;
endmodule
module module_2 (
    input uwire id_0
    , id_8,
    output tri0 id_1,
    input uwire id_2,
    inout supply1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6
);
  wire id_9;
  assign id_1 = id_5;
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wand id_11 = -1;
endmodule
