 Timing Path to outRegU/Q_reg[0]/D 
  
 Path Start Point : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    outRegU/clk                   Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                     | 
|    outRegU/Q_reg[0]/CK DFF_X1    Rise  0.0880 0.0880 0.2480          0.949653                                    L             | 
|    outRegU/Q_reg[0]/Q  DFF_X1    Fall  0.2060 0.1180 0.0160 0.596891 11.4131  12.01             2       58.0357                | 
|    outRegU/i_0_1/A1    NOR2_X1   Fall  0.2060 0.0000 0.0160          1.41309                                                   | 
|    outRegU/i_0_1/ZN    NOR2_X1   Rise  0.2320 0.0260 0.0160 0.21294  1.47055  1.68349           1       58.0357                | 
|    outRegU/i_0_0/B     AOI211_X1 Rise  0.2320 0.0000 0.0160          1.65842                                                   | 
|    outRegU/i_0_0/ZN    AOI211_X1 Fall  0.2460 0.0140 0.0080 0.482183 1.06234  1.54453           1       58.0357                | 
|    outRegU/Q_reg[0]/D  DFF_X1    Fall  0.2460 0.0000 0.0080          1.06234                                                   | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegU/Q_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegU/clk                Rise  0.0000 0.0000                                                                           | 
|    outRegU/Q_reg[0]/CK DFF_X1 Rise  0.0880 0.0880 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0100 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.0980        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1480        | 
--------------------------------------------------------------


 Timing Path to outRegO/Q_reg[0]/D 
  
 Path Start Point : outRegO/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegO/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    outRegO/clk                   Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                     | 
|    outRegO/Q_reg[0]/CK DFF_X1    Rise  0.0880 0.0880 0.2480          0.949653                                    L             | 
|    outRegO/Q_reg[0]/Q  DFF_X1    Fall  0.2060 0.1180 0.0160 0.549658 11.4131  11.9628           2       58.0357                | 
|    outRegO/i_0_1/A1    NOR2_X1   Fall  0.2060 0.0000 0.0160          1.41309                                                   | 
|    outRegO/i_0_1/ZN    NOR2_X1   Rise  0.2330 0.0270 0.0160 0.299637 1.47055  1.77019           1       58.0357                | 
|    outRegO/i_0_0/B     AOI211_X1 Rise  0.2330 0.0000 0.0160          1.65842                                                   | 
|    outRegO/i_0_0/ZN    AOI211_X1 Fall  0.2470 0.0140 0.0080 0.482183 1.06234  1.54453           1       56.4983                | 
|    outRegO/Q_reg[0]/D  DFF_X1    Fall  0.2470 0.0000 0.0080          1.06234                                                   | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegO/Q_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegO/clk                Rise  0.0000 0.0000                                                                           | 
|    outRegO/Q_reg[0]/CK DFF_X1 Rise  0.0880 0.0880 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0100 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.0980        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1490        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[31]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0020 0.0020 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0560 0.0540 0.1060 17.597   27.4061  45.003            32      56.4983  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.0880 0.0320 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[31]/Q        DFF_X1        Fall  0.1960 0.1080 0.0090 0.922957 3.89736  4.82032           2       56.4983                | 
|    inRegA/Q[31]                            Fall  0.1960 0.0000                                                                           | 
|    A32/A[31]                               Fall  0.1960 0.0000                                                                           | 
|    A32/i_0_197/A1            NAND2_X1      Fall  0.1960 0.0000 0.0090          1.5292                                                    | 
|    A32/i_0_197/ZN            NAND2_X1      Rise  0.2100 0.0140 0.0080 0.170352 1.51857  1.68893           1       56.4983                | 
|    A32/i_0_196/A             OAI21_X1      Rise  0.2100 0.0000 0.0080          1.67072                                                   | 
|    A32/i_0_196/ZN            OAI21_X1      Fall  0.2240 0.0140 0.0060 1.1385   0.894119 2.03261           1       56.4983                | 
|    A32/Sum[31]                             Fall  0.2240 0.0000                                                                           | 
|    outRegS/D[31]                           Fall  0.2240 0.0000                                                                           | 
|    outRegS/i_0_33/A2         AND2_X1       Fall  0.2240 0.0000 0.0060          0.894119                                                  | 
|    outRegS/i_0_33/ZN         AND2_X1       Fall  0.2540 0.0300 0.0060 0.906516 1.06234  1.96886           1       56.4983                | 
|    outRegS/Q_reg[31]/D       DFF_X1        Fall  0.2540 0.0000 0.0060          1.06234                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[31]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0100 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.0980        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1560        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[29]/D 
  
 Path Start Point : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.1240 25.3396  27.4061  52.7457           32      58.0357  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[29]/CK       DFF_X1        Rise  0.0880 0.0340 0.2480          0.949653                                    L             | 
|    inRegB/Q_reg[29]/Q        DFF_X1        Rise  0.2020 0.1140 0.0120 0.743769 3.0532   3.79697           2       56.4983                | 
|    inRegB/Q[29]                            Rise  0.2020 0.0000                                                                           | 
|    A32/B[29]                               Rise  0.2020 0.0000                                                                           | 
|    A32/i_0_291/A1            AOI22_X1      Rise  0.2020 0.0000 0.0120          1.68751                                                   | 
|    A32/i_0_291/ZN            AOI22_X1      Fall  0.2220 0.0200 0.0110 0.9612   2.99121  3.95241           2       56.4983                | 
|    A32/i_0_148/C1            OAI211_X1     Fall  0.2220 0.0000 0.0110          1.44185                                                   | 
|    A32/i_0_148/ZN            OAI211_X1     Rise  0.2500 0.0280 0.0110 0.480107 0.894119 1.37423           1       58.0357                | 
|    A32/Sum[29]                             Rise  0.2500 0.0000                                                                           | 
|    outRegS/D[29]                           Rise  0.2500 0.0000                                                                           | 
|    outRegS/i_0_31/A2         AND2_X1       Rise  0.2500 0.0000 0.0110          0.97463                                                   | 
|    outRegS/i_0_31/ZN         AND2_X1       Rise  0.2820 0.0320 0.0080 0.600207 1.06234  1.66255           1       58.0357                | 
|    outRegS/Q_reg[29]/D       DFF_X1        Rise  0.2820 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[29]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0250 0.1130 | 
| data required time                        |  0.1130        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.1130        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1690        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[28]/D 
  
 Path Start Point : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0020 0.0020 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0560 0.0540 0.1060 17.597   27.4061  45.003            32      56.4983  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.0880 0.0320 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[28]/Q        DFF_X1        Rise  0.2100 0.1220 0.0200 1.48872  5.94357  7.43229           4       56.4983                | 
|    inRegA/Q[28]                            Rise  0.2100 0.0000                                                                           | 
|    A32/A[28]                               Rise  0.2100 0.0000                                                                           | 
|    A32/i_0_289/B1            AOI22_X1      Rise  0.2100 0.0000 0.0200          1.58401                                                   | 
|    A32/i_0_289/ZN            AOI22_X1      Fall  0.2480 0.0380 0.0220 1.957    7.48814  9.44514           5       56.4983                | 
|    A32/i_0_145/B1            OAI21_X1      Fall  0.2480 0.0000 0.0220          1.45983                                                   | 
|    A32/i_0_145/ZN            OAI21_X1      Rise  0.2780 0.0300 0.0100 0.481585 0.894119 1.3757            1       58.0357                | 
|    A32/Sum[28]                             Rise  0.2780 0.0000                                                                           | 
|    outRegS/D[28]                           Rise  0.2780 0.0000                                                                           | 
|    outRegS/i_0_30/A2         AND2_X1       Rise  0.2780 0.0000 0.0100          0.97463                                                   | 
|    outRegS/i_0_30/ZN         AND2_X1       Rise  0.3090 0.0310 0.0080 0.478555 1.06234  1.5409            1       58.0357                | 
|    outRegS/Q_reg[28]/D       DFF_X1        Rise  0.3090 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[28]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0250 0.1130 | 
| data required time                        |  0.1130        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.1130        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1960        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[30]/D 
  
 Path Start Point : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0020 0.0020 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0560 0.0540 0.1060 17.597   27.4061  45.003            32      56.4983  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[30]/CK       DFF_X1        Rise  0.0880 0.0320 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[30]/Q        DFF_X1        Rise  0.2060 0.1180 0.0160 1.3679   4.27301  5.64091           3       56.4983                | 
|    inRegA/Q[30]                            Rise  0.2060 0.0000                                                                           | 
|    A32/A[30]                               Rise  0.2060 0.0000                                                                           | 
|    A32/i_0_656/A1            NOR2_X1       Rise  0.2060 0.0000 0.0160          1.71447                                                   | 
|    A32/i_0_656/ZN            NOR2_X1       Fall  0.2200 0.0140 0.0080 1.03275  3.0847   4.11745           2       56.4983                | 
|    A32/i_0_509/A             INV_X1        Fall  0.2200 0.0000 0.0080          1.54936                                                   | 
|    A32/i_0_509/ZN            INV_X1        Rise  0.2480 0.0280 0.0210 2.21289  6.02411  8.23701           4       56.4983                | 
|    A32/i_0_151/B1            AOI22_X1      Rise  0.2480 0.0000 0.0210          1.58401                                                   | 
|    A32/i_0_151/ZN            AOI22_X1      Fall  0.2700 0.0220 0.0080 0.946062 0.894119 1.84018           1       58.0357                | 
|    A32/Sum[30]                             Fall  0.2700 0.0000                                                                           | 
|    outRegS/D[30]                           Fall  0.2700 0.0000                                                                           | 
|    outRegS/i_0_32/A2         AND2_X1       Fall  0.2700 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_32/ZN         AND2_X1       Fall  0.3000 0.0300 0.0060 0.477849 1.06234  1.54019           1       58.0357                | 
|    outRegS/Q_reg[30]/D       DFF_X1        Fall  0.3000 0.0000 0.0060          1.06234                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[30]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0100 0.0980 | 
| data required time                        |  0.0980        | 
|                                           |                | 
| data arrival time                         |  0.3000        | 
| data required time                        | -0.0980        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2020        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[27]/D 
  
 Path Start Point : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.1240 25.3396  27.4061  52.7457           32      58.0357  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[27]/CK       DFF_X1        Rise  0.0880 0.0340 0.2480          0.949653                                    L             | 
|    inRegB/Q_reg[27]/Q        DFF_X1        Rise  0.2020 0.1140 0.0120 0.791529 3.0532   3.84473           2       56.4983                | 
|    inRegB/Q[27]                            Rise  0.2020 0.0000                                                                           | 
|    A32/B[27]                               Rise  0.2020 0.0000                                                                           | 
|    A32/i_0_287/A1            AOI22_X1      Rise  0.2020 0.0000 0.0120          1.68751                                                   | 
|    A32/i_0_287/ZN            AOI22_X1      Fall  0.2250 0.0230 0.0140 0.739377 4.6239   5.36328           3       56.4983                | 
|    A32/i_0_286/A             INV_X1        Fall  0.2250 0.0000 0.0140          1.54936                                                   | 
|    A32/i_0_286/ZN            INV_X1        Rise  0.2620 0.0370 0.0270 1.86753  8.94717  10.8147           5       56.4983                | 
|    A32/i_0_143/B1            AOI222_X1     Rise  0.2620 0.0000 0.0270          1.57913                                                   | 
|    A32/i_0_143/ZN            AOI222_X1     Fall  0.2890 0.0270 0.0110 1.12621  1.54936  2.67557           1       58.0357                | 
|    A32/i_0_142/A             INV_X1        Fall  0.2890 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_142/ZN            INV_X1        Rise  0.3010 0.0120 0.0070 0.386334 0.894119 1.28045           1       58.0357                | 
|    A32/Sum[27]                             Rise  0.3010 0.0000                                                                           | 
|    outRegS/D[27]                           Rise  0.3010 0.0000                                                                           | 
|    outRegS/i_0_29/A2         AND2_X1       Rise  0.3010 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_29/ZN         AND2_X1       Rise  0.3330 0.0320 0.0100 1.22828  1.06234  2.29063           1       58.0357                | 
|    outRegS/Q_reg[27]/D       DFF_X1        Rise  0.3330 0.0000 0.0100          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[27]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0260 0.1140 | 
| data required time                        |  0.1140        | 
|                                           |                | 
| data arrival time                         |  0.3330        | 
| data required time                        | -0.1140        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2190        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[26]/D 
  
 Path Start Point : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegB/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.1240 25.3396  27.4061  52.7457           32      58.0357  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.0880 0.0340 0.2480          0.949653                                    L             | 
|    inRegB/Q_reg[26]/Q        DFF_X1        Rise  0.2020 0.1140 0.0130 0.931577 3.0532   3.98477           2       56.4983                | 
|    inRegB/Q[26]                            Rise  0.2020 0.0000                                                                           | 
|    A32/B[26]                               Rise  0.2020 0.0000                                                                           | 
|    A32/i_0_285/A1            AOI22_X1      Rise  0.2020 0.0000 0.0130          1.68751                                                   | 
|    A32/i_0_285/ZN            AOI22_X1      Fall  0.2270 0.0250 0.0160 2.17063  4.41613  6.58677           3       56.4983                | 
|    A32/i_0_284/A             INV_X1        Fall  0.2270 0.0000 0.0160          1.54936                                                   | 
|    A32/i_0_284/ZN            INV_X1        Rise  0.2690 0.0420 0.0300 3.01215  9.16274  12.1749           5       56.4983                | 
|    A32/i_0_140/B1            AOI222_X1     Rise  0.2690 0.0000 0.0300          1.57913                                                   | 
|    A32/i_0_140/ZN            AOI222_X1     Fall  0.2970 0.0280 0.0110 1.12621  1.54936  2.67557           1       58.0357                | 
|    A32/i_0_139/A             INV_X1        Fall  0.2970 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_139/ZN            INV_X1        Rise  0.3090 0.0120 0.0060 0.170352 0.894119 1.06447           1       58.0357                | 
|    A32/Sum[26]                             Rise  0.3090 0.0000                                                                           | 
|    outRegS/D[26]                           Rise  0.3090 0.0000                                                                           | 
|    outRegS/i_0_28/A2         AND2_X1       Rise  0.3090 0.0000 0.0060          0.97463                                                   | 
|    outRegS/i_0_28/ZN         AND2_X1       Rise  0.3410 0.0320 0.0100 1.22828  1.06234  2.29063           1       58.0357                | 
|    outRegS/Q_reg[26]/D       DFF_X1        Rise  0.3410 0.0000 0.0100          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[26]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0260 0.1140 | 
| data required time                        |  0.1140        | 
|                                           |                | 
| data arrival time                         |  0.3410        | 
| data required time                        | -0.1140        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2270        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[23]/D 
  
 Path Start Point : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0020 0.0020 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0560 0.0540 0.1060 17.597   27.4061  45.003            32      56.4983  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[23]/CK       DFF_X1        Rise  0.0880 0.0320 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[23]/Q        DFF_X1        Rise  0.2030 0.1150 0.0130 1.03464  3.10233  4.13698           2       56.4983                | 
|    inRegA/Q[23]                            Rise  0.2030 0.0000                                                                           | 
|    A32/A[23]                               Rise  0.2030 0.0000                                                                           | 
|    A32/i_0_279/B1            AOI22_X1      Rise  0.2030 0.0000 0.0130          1.58401                                                   | 
|    A32/i_0_279/ZN            AOI22_X1      Fall  0.2380 0.0350 0.0210 4.50834  4.60996  9.1183            3       56.4983                | 
|    A32/i_0_132/B2            OAI21_X1      Fall  0.2390 0.0010 0.0210          1.55833                                                   | 
|    A32/i_0_132/ZN            OAI21_X1      Rise  0.2770 0.0380 0.0120 0.482078 1.50088  1.98296           1       56.4983                | 
|    A32/i_0_131/C2            AOI222_X1     Rise  0.2770 0.0000 0.0120          1.58671                                                   | 
|    A32/i_0_131/ZN            AOI222_X1     Fall  0.3000 0.0230 0.0110 0.963663 1.54936  2.51302           1       58.0357                | 
|    A32/i_0_130/A             INV_X1        Fall  0.3000 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_130/ZN            INV_X1        Rise  0.3120 0.0120 0.0070 0.317889 0.894119 1.21201           1       58.0357                | 
|    A32/Sum[23]                             Rise  0.3120 0.0000                                                                           | 
|    outRegS/D[23]                           Rise  0.3120 0.0000                                                                           | 
|    outRegS/i_0_25/A2         AND2_X1       Rise  0.3120 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_25/ZN         AND2_X1       Rise  0.3420 0.0300 0.0080 0.479615 1.06234  1.54196           1       58.0357                | 
|    outRegS/Q_reg[23]/D       DFF_X1        Rise  0.3420 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[23]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0250 0.1130 | 
| data required time                        |  0.1130        | 
|                                           |                | 
| data arrival time                         |  0.3420        | 
| data required time                        | -0.1130        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2290        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[24]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.93023  6.71564  9.64587           5       58.0357  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0020 0.0020 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0560 0.0540 0.1060 17.597   27.4061  45.003            32      56.4983  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.0880 0.0320 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Rise  0.2030 0.1150 0.0130 0.991555 3.10233  4.09389           2       56.4983                | 
|    inRegA/Q[24]                            Rise  0.2030 0.0000                                                                           | 
|    A32/A[24]                               Rise  0.2030 0.0000                                                                           | 
|    A32/i_0_281/B1            AOI22_X1      Rise  0.2030 0.0000 0.0130          1.58401                                                   | 
|    A32/i_0_281/ZN            AOI22_X1      Fall  0.2380 0.0350 0.0210 4.68769  4.41613  9.10382           3       56.4983                | 
|    A32/i_0_280/A             INV_X1        Fall  0.2390 0.0010 0.0210          1.54936                                                   | 
|    A32/i_0_280/ZN            INV_X1        Rise  0.2800 0.0410 0.0270 1.70424  9.08698  10.7912           5       56.4983                | 
|    A32/i_0_134/B1            AOI222_X1     Rise  0.2800 0.0000 0.0270          1.57913                                                   | 
|    A32/i_0_134/ZN            AOI222_X1     Fall  0.3050 0.0250 0.0100 0.480107 1.54936  2.02947           1       58.0357                | 
|    A32/i_0_133/A             INV_X1        Fall  0.3050 0.0000 0.0100          1.54936                                                   | 
|    A32/i_0_133/ZN            INV_X1        Rise  0.3170 0.0120 0.0070 0.512577 0.894119 1.4067            1       58.0357                | 
|    A32/Sum[24]                             Rise  0.3170 0.0000                                                                           | 
|    outRegS/D[24]                           Rise  0.3170 0.0000                                                                           | 
|    outRegS/i_0_26/A2         AND2_X1       Rise  0.3170 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_26/ZN         AND2_X1       Rise  0.3470 0.0300 0.0080 0.479615 1.06234  1.54196           1       58.0357                | 
|    outRegS/Q_reg[24]/D       DFF_X1        Rise  0.3470 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.1000 2.93023  7.33591  10.2661           5       58.0357  c    K        | 
|    outRegS/clk                              Rise  0.0000 0.0000                                                                           | 
|    outRegS/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    outRegS/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.1170 19.4644  30.3889  49.8533           32      58.0357  AL   K        | 
|    outRegS/Q_reg[24]/CK       DFF_X1        Rise  0.0880 0.0330 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0880 0.0880 | 
| library hold check                        |  0.0250 0.1130 | 
| data required time                        |  0.1130        | 
|                                           |                | 
| data arrival time                         |  0.3470        | 
| data required time                        | -0.1130        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2340        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1834M, PVMEM - 2633M)
