

================================================================
== Vitis HLS Report for 'hls_linear_combination'
================================================================
* Date:           Sun May 22 18:24:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_linear_combination
* Solution:       good (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.039 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_LC1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- LOOP_LC2  |       96|       96|        38|          1|          1|    60|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 38, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 42 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 4 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %vecs"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %coeffs"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %coeffs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len" [hls_linear_combination/hls_linear_combination.cpp:5]   --->   Operation 52 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln10 = br void" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 53 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph, i32 %add_ln10, void %.split4" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 54 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln10 = add i32 %i, i32 1" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 55 'add' 'add_ln10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_eq  i32 %i, i32 %len_read" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 56 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split4, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 57 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 58 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 59 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln18 = br void %._crit_edge.loopexit" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 61 'br' 'br_ln18' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln18, void %generic_remquo<33, 33>.exit, i6 0, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 62 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.82ns)   --->   "%add_ln18 = add i6 %i_1, i6 1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 63 'add' 'add_ln18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp_eq  i6 %i_1, i6 60" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 64 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split, void" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 67 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 68 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i6 %i_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 69 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i_1, i32 4, i32 5" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 70 'partselect' 'trunc_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.42ns)   --->   "%switch_ln21 = switch i4 %trunc_ln21, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 71 'switch' 'switch_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.42>
ST_4 : Operation 72 [1/1] (1.70ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 72 'mux' 'tmp_14' <Predicate = (!icmp_ln18 & trunc_ln21 == 14)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 73 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 14)> <Delay = 2.06>
ST_4 : Operation 74 [1/1] (1.70ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 74 'mux' 'tmp_13' <Predicate = (!icmp_ln18 & trunc_ln21 == 13)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 75 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 13)> <Delay = 2.06>
ST_4 : Operation 76 [1/1] (1.70ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 76 'mux' 'tmp_12' <Predicate = (!icmp_ln18 & trunc_ln21 == 12)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 77 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 12)> <Delay = 2.06>
ST_4 : Operation 78 [1/1] (1.82ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 78 'mux' 'tmp_11' <Predicate = (!icmp_ln18 & trunc_ln21 == 11)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 79 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 11)> <Delay = 2.06>
ST_4 : Operation 80 [1/1] (1.82ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 80 'mux' 'tmp_10' <Predicate = (!icmp_ln18 & trunc_ln21 == 10)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 81 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 10)> <Delay = 2.06>
ST_4 : Operation 82 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 82 'mux' 'tmp_s' <Predicate = (!icmp_ln18 & trunc_ln21 == 9)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 83 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 9)> <Delay = 2.06>
ST_4 : Operation 84 [1/1] (1.82ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 84 'mux' 'tmp_9' <Predicate = (!icmp_ln18 & trunc_ln21 == 8)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 85 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 8)> <Delay = 2.06>
ST_4 : Operation 86 [1/1] (1.82ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 86 'mux' 'tmp_8' <Predicate = (!icmp_ln18 & trunc_ln21 == 7)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 87 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 7)> <Delay = 2.06>
ST_4 : Operation 88 [1/1] (1.82ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 88 'mux' 'tmp_7' <Predicate = (!icmp_ln18 & trunc_ln21 == 6)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 89 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 6)> <Delay = 2.06>
ST_4 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 90 'mux' 'tmp_6' <Predicate = (!icmp_ln18 & trunc_ln21 == 5)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 91 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 5)> <Delay = 2.06>
ST_4 : Operation 92 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 92 'mux' 'tmp_5' <Predicate = (!icmp_ln18 & trunc_ln21 == 4)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 93 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 4)> <Delay = 2.06>
ST_4 : Operation 94 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 94 'mux' 'tmp_4' <Predicate = (!icmp_ln18 & trunc_ln21 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 95 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 3)> <Delay = 2.06>
ST_4 : Operation 96 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 96 'mux' 'tmp_3' <Predicate = (!icmp_ln18 & trunc_ln21 == 2)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 97 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 2)> <Delay = 2.06>
ST_4 : Operation 98 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 98 'mux' 'tmp_2' <Predicate = (!icmp_ln18 & trunc_ln21 == 1)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 99 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 1)> <Delay = 2.06>
ST_4 : Operation 100 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 100 'mux' 'tmp_1' <Predicate = (!icmp_ln18 & trunc_ln21 == 0)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 101 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 0)> <Delay = 2.06>
ST_4 : Operation 102 [1/1] (1.70ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 0, i32 0, i32 0, i2 %trunc_ln21_1" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 102 'mux' 'tmp' <Predicate = (!icmp_ln18 & trunc_ln21 == 15)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (2.06ns)   --->   "%br_ln21 = br void %.split1041" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 103 'br' 'br_ln21' <Predicate = (!icmp_ln18 & trunc_ln21 == 15)> <Delay = 2.06>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15 = phi i32 %tmp_1, void %branch0, i32 %tmp_2, void %branch1, i32 %tmp_3, void %branch2, i32 %tmp_4, void %branch3, i32 %tmp_5, void %branch4, i32 %tmp_6, void %branch5, i32 %tmp_7, void %branch6, i32 %tmp_8, void %branch7, i32 %tmp_9, void %branch8, i32 %tmp_s, void %branch9, i32 %tmp_10, void %branch10, i32 %tmp_11, void %branch11, i32 %tmp_12, void %branch12, i32 %tmp_13, void %branch13, i32 %tmp_14, void %branch14, i32 %tmp, void %branch15" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 104 'phi' 'tmp_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.47ns)   --->   "%empty_8 = icmp_eq  i32 %tmp_15, i32 31" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 105 'icmp' 'empty_8' <Predicate = (!icmp_ln18)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.47ns)   --->   "%empty_9 = icmp_eq  i32 %tmp_15, i32 0" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 106 'icmp' 'empty_9' <Predicate = (!icmp_ln18)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%empty_10 = or i1 %empty_9, i1 %empty_8" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 107 'or' 'empty_10' <Predicate = (!icmp_ln18)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln21 = br i1 %empty_10, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %generic_remquo<33, 33>.exit" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 108 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_5 : Operation 109 [36/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 109 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 110 [35/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 110 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 111 [34/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 111 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 112 [33/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 112 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 113 [32/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 113 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 114 [31/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 114 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 115 [30/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 115 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 116 [29/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 116 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 117 [28/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 117 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 118 [27/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 118 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 119 [26/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 119 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 120 [25/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 120 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 121 [24/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 121 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 122 [23/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 122 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 123 [22/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 123 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 124 [21/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 124 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 125 [20/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 125 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 126 [19/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 126 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 127 [18/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 127 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 128 [17/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 128 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 129 [16/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 129 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 130 [15/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 130 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 131 [14/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 131 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 132 [13/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 132 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 133 [12/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 133 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 134 [11/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 134 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 135 [10/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 135 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 136 [9/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 136 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 137 [8/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 137 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 138 [7/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 138 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 139 [6/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 139 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 140 [5/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 140 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 141 [4/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 141 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 142 [3/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 142 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 143 [2/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 143 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 144 [1/36] (4.33ns)   --->   "%rem_V = urem i32 %tmp_15, i32 31"   --->   Operation 144 'urem' 'rem_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %rem_V"   --->   Operation 145 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 0.00>
ST_40 : Operation 146 [1/1] (0.00ns)   --->   "%r_sig_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %rem_V, i32 4"   --->   Operation 146 'bitselect' 'r_sig_V' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %trunc_ln167" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:159->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 147 'zext' 'zext_ln159' <Predicate = (!icmp_ln18 & !empty_10 & !r_sig_V)> <Delay = 0.00>
ST_41 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%rem_V_1 = xor i5 %trunc_ln167, i5 31"   --->   Operation 148 'xor' 'rem_V_1' <Predicate = (!icmp_ln18 & !empty_10 & r_sig_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%rem_V_3 = select i1 %r_sig_V, i5 %rem_V_1, i5 %trunc_ln167" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 149 'select' 'rem_V_3' <Predicate = (!icmp_ln18 & !empty_10 & r_sig_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%zext_ln164 = zext i5 %rem_V_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 150 'zext' 'zext_ln164' <Predicate = (!icmp_ln18 & !empty_10 & r_sig_V)> <Delay = 0.00>
ST_41 : Operation 151 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln657 = sub i6 0, i6 %zext_ln164"   --->   Operation 151 'sub' 'sub_ln657' <Predicate = (!icmp_ln18 & !empty_10 & r_sig_V)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 152 [1/1] (1.18ns)   --->   "%select_ln175 = select i1 %r_sig_V, i6 %sub_ln657, i6 %zext_ln159" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 152 'select' 'select_ln175' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 153 [1/1] (1.58ns)   --->   "%br_ln175 = br void %generic_remquo<33, 33>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 153 'br' 'br_ln175' <Predicate = (!icmp_ln18 & !empty_10)> <Delay = 1.58>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i6 %select_ln175, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i6 0, void %.split1041" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 154 'phi' 'p_Val2_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i6 %p_Val2_s" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 155 'sext' 'sext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_r, i8 %sext_ln21" [hls_linear_combination/hls_linear_combination.cpp:21]   --->   Operation 156 'write' 'write_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_41 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 42 <SV = 4> <Delay = 0.00>
ST_42 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hls_linear_combination/hls_linear_combination.cpp:23]   --->   Operation 158 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:10) with incoming values : ('add_ln10', hls_linear_combination/hls_linear_combination.cpp:10) [17]  (1.59 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:10) with incoming values : ('add_ln10', hls_linear_combination/hls_linear_combination.cpp:10) [17]  (0 ns)
	'add' operation ('add_ln10', hls_linear_combination/hls_linear_combination.cpp:10) [18]  (2.55 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:18) with incoming values : ('add_ln18', hls_linear_combination/hls_linear_combination.cpp:18) [28]  (1.59 ns)

 <State 4>: 2.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x', hls_linear_combination/hls_linear_combination.cpp:21) with incoming values : ('tmp_14', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_13', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_12', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_11', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_10', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_s', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_9', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_8', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_7', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_6', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_5', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_4', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_3', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_2', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_1', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp', hls_linear_combination/hls_linear_combination.cpp:21) [88]  (2.06 ns)

 <State 5>: 5.04ns
The critical path consists of the following:
	'phi' operation ('x', hls_linear_combination/hls_linear_combination.cpp:21) with incoming values : ('tmp_14', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_13', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_12', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_11', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_10', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_s', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_9', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_8', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_7', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_6', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_5', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_4', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_3', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_2', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp_1', hls_linear_combination/hls_linear_combination.cpp:21) ('tmp', hls_linear_combination/hls_linear_combination.cpp:21) [88]  (0 ns)
	'icmp' operation ('empty_8', hls_linear_combination/hls_linear_combination.cpp:21) [89]  (2.47 ns)
	'or' operation ('empty_10', hls_linear_combination/hls_linear_combination.cpp:21) [91]  (0.978 ns)
	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [105]  (1.59 ns)

 <State 6>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 7>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 8>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 37>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 38>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 40>: 4.34ns
The critical path consists of the following:
	'urem' operation ('rem.V') [94]  (4.34 ns)

 <State 41>: 4.56ns
The critical path consists of the following:
	'xor' operation ('rem.V') [98]  (0 ns)
	'select' operation ('rem.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [99]  (0 ns)
	'sub' operation ('sub_ln657') [101]  (1.78 ns)
	'select' operation ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [102]  (1.19 ns)
	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [105]  (1.59 ns)
	'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [105]  (0 ns)

 <State 42>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
