# Advanced_Physical_Design_using_OpenLANE_Sky130_Workshop

Advanced Physical Design using OpenLANE/Sky130 Workshop is a five day workshop conducted by VSD-IAT.

![image](https://user-images.githubusercontent.com/60011091/119861437-04d26000-bf35-11eb-9515-85b05a1788d5.png)  

![image](https://user-images.githubusercontent.com/60011091/123736349-992a3c80-d8be-11eb-8b7d-0595b9aec4ab.png)

## Day wise Workshop topics 

- [Day-1 Inception of open-source EDA OpenLANE and Sky130 PDK](https://github.com/Badboy1307/Advanced_Physical_Design_using_OpenLANE_Sky130_Workshop/blob/main/README.md#Day-1-Inception-of-open-source-EDA-OpenLANE-and-Sky130-PDK)
  *  
  * 
  * 
  * 
  * 


- [Day-2 Understand importance of good floorplan vs bad floorplan and introduction to library cells](https://github.com/Badboy1307/Advanced_Physical_Design_using_OpenLANE_Sky130_Workshop/blob/main/README.md#Day-2-Understand-importance-of-good-floorplan-vs-bad-floorplan-and-introduction-to-library-cells)
  *  
  *  
  *
  *
  
 - [Day-3 Design and characterize one library cell using Magic Layout tool and ngspice](https://github.com/Badboy1307/Advanced_Physical_Design_using_OpenLANE_Sky130_Workshop/blob/main/README.md#Day-3-Design-and-characterize-one-library-cell-using-Magic-Layout-tool-and-ngspice)
  * 
  * 
  *

  
  - [Day-4 Pre-layout timing analysis and importance of good clock tree](https://github.com/Badboy1307/Advanced_Physical_Design_using_OpenLANE_Sky130_Workshop/blob/main/README.md#DAY-4-Pre-layout-timing-analysis-and-importance-of-good-clock-tree)
  * 
  * 
  *
  *
  
  - [Day-5 Final steps for RTL2GDS](https://github.com/Badboy1307/Advanced_Physical_Design_using_OpenLANE_Sky130_Workshop/blob/main/README.md#Day-5-Final-steps-for-RTL2GDS)
  * 
  * 

  
 
## Day-1 Inception of open-source EDA OpenLANE and Sky130 PDK












## Day-2 Understand importance of good floorplan vs bad floorplan and introduction to library cells













## Day-3 Design and characterize one library cell using Magic Layout tool and ngspice









## Day-4 Pre-layout timing analysis and importance of good clock tree




## Day-5 Final steps for RTL2GDS
