Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 19:52:31 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.231        0.000                      0                   90        0.224        0.000                      0                   90        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.180        0.000                      0                   31        0.224        0.000                      0                   31       19.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.208        0.000                      0                   37        0.261        0.000                      0                   37        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.834        0.000                      0                   20        0.746        0.000                      0                   20  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        1.231        0.000                      0                    2        2.893        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.180ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.039%)  route 2.710ns (77.961%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 37.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.381     1.132    display_interface/vga_timing_signals/vc
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.500    37.130    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
                         clock pessimism              0.493    37.623    
                         clock uncertainty           -0.106    37.517    
    SLICE_X3Y84          FDCE (Setup_fdce_C_CE)      -0.205    37.312    display_interface/vga_timing_signals/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                 36.180    

Slack (MET) :             36.180ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.039%)  route 2.710ns (77.961%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 37.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.381     1.132    display_interface/vga_timing_signals/vc
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.500    37.130    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism              0.493    37.623    
                         clock uncertainty           -0.106    37.517    
    SLICE_X3Y84          FDCE (Setup_fdce_C_CE)      -0.205    37.312    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                 36.180    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.766ns (22.090%)  route 2.702ns (77.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.373     1.124    display_interface/vga_timing_signals/vc
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X3Y83          FDCE (Setup_fdce_C_CE)      -0.205    37.311    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.766ns (22.090%)  route 2.702ns (77.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.373     1.124    display_interface/vga_timing_signals/vc
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X3Y83          FDCE (Setup_fdce_C_CE)      -0.205    37.311    display_interface/vga_timing_signals/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.766ns (22.198%)  route 2.685ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 37.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.356     1.107    display_interface/vga_timing_signals/vc
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.498    37.128    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
                         clock pessimism              0.506    37.634    
                         clock uncertainty           -0.106    37.528    
    SLICE_X4Y84          FDCE (Setup_fdce_C_CE)      -0.205    37.323    display_interface/vga_timing_signals/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.766ns (22.198%)  route 2.685ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 37.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.356     1.107    display_interface/vga_timing_signals/vc
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.498    37.128    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
                         clock pessimism              0.506    37.634    
                         clock uncertainty           -0.106    37.528    
    SLICE_X4Y84          FDCE (Setup_fdce_C_CE)      -0.205    37.323    display_interface/vga_timing_signals/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.766ns (22.198%)  route 2.685ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 37.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.356     1.107    display_interface/vga_timing_signals/vc
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.498    37.128    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
                         clock pessimism              0.506    37.634    
                         clock uncertainty           -0.106    37.528    
    SLICE_X4Y84          FDCE (Setup_fdce_C_CE)      -0.205    37.323    display_interface/vga_timing_signals/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         37.323    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.766ns (22.090%)  route 2.702ns (77.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.373     1.124    display_interface/vga_timing_signals/vc
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X2Y83          FDCE (Setup_fdce_C_CE)      -0.169    37.347    display_interface/vga_timing_signals/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.347    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 36.223    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.766ns (22.090%)  route 2.702ns (77.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.373     1.124    display_interface/vga_timing_signals/vc
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X2Y83          FDCE (Setup_fdce_C_CE)      -0.169    37.347    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.347    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 36.223    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.766ns (22.090%)  route 2.702ns (77.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -1.826 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=5, routed)           1.306    -0.520    display_interface/vga_timing_signals/hc_reg_n_0_[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.124    -0.396 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=7, routed)           1.023     0.627    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.373     1.124    display_interface/vga_timing_signals/vc
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X2Y83          FDCE (Setup_fdce_C_CE)      -0.169    37.347    display_interface/vga_timing_signals/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         37.347    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 36.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.583    -0.821    display_interface/vga_timing_signals/CLK
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.680 r  display_interface/vga_timing_signals/hc_reg[6]/Q
                         net (fo=9, routed)           0.142    -0.537    display_interface/vga_timing_signals/hc_reg_n_0_[6]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045    -0.492 r  display_interface/vga_timing_signals/hc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    display_interface/vga_timing_signals/hc[8]
    SLICE_X4Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X4Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X4Y82          FDCE (Hold_fdce_C_D)         0.091    -0.717    display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.817    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=6, routed)           0.134    -0.542    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.497 r  display_interface/vga_timing_signals/vc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    display_interface/vga_timing_signals/vc[5]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -1.244    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism              0.427    -0.817    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.092    -0.725    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.192%)  route 0.177ns (48.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.819    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=6, routed)           0.177    -0.500    display_interface/vga_timing_signals/vc_reg_n_0_[3]
    SLICE_X3Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.455 r  display_interface/vga_timing_signals/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    display_interface/vga_timing_signals/vc[4]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -1.244    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
                         clock pessimism              0.462    -0.782    
    SLICE_X3Y84          FDCE (Hold_fdce_C_D)         0.091    -0.691    display_interface/vga_timing_signals/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.586    -0.818    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.654 r  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=4, routed)           0.148    -0.505    display_interface/vga_timing_signals/vc_reg_n_0_[8]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.460 r  display_interface/vga_timing_signals/vc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    display_interface/vga_timing_signals/vc[8]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -1.245    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121    -0.697    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.156%)  route 0.163ns (43.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.583    -0.821    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.657 r  display_interface/vga_timing_signals/hc_reg[0]/Q
                         net (fo=7, routed)           0.163    -0.494    display_interface/vga_timing_signals/hc_reg_n_0_[0]
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.045    -0.449 r  display_interface/vga_timing_signals/hc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    display_interface/vga_timing_signals/hc[1]
    SLICE_X6Y81          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.851    -1.249    display_interface/vga_timing_signals/CLK
    SLICE_X6Y81          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
                         clock pessimism              0.441    -0.808    
    SLICE_X6Y81          FDCE (Hold_fdce_C_D)         0.120    -0.688    display_interface/vga_timing_signals/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.506%)  route 0.175ns (48.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    display_interface/vga_timing_signals/CLK
    SLICE_X4Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.679 r  display_interface/vga_timing_signals/hc_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.504    display_interface/vga_timing_signals/hc_reg_n_0_[5]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.045    -0.459 r  display_interface/vga_timing_signals/hc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    display_interface/vga_timing_signals/hc[6]
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.091    -0.716    display_interface/vga_timing_signals/hc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.993%)  route 0.185ns (47.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.582    -0.822    display_interface/vga_timing_signals/CLK
    SLICE_X6Y81          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.472    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.427 r  display_interface/vga_timing_signals/hc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.427    display_interface/vga_timing_signals/hc[2]
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X6Y82          FDCE (Hold_fdce_C_D)         0.121    -0.686    display_interface/vga_timing_signals/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.583    -0.821    display_interface/vga_timing_signals/CLK
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.680 r  display_interface/vga_timing_signals/hc_reg[7]/Q
                         net (fo=9, routed)           0.182    -0.498    display_interface/vga_timing_signals/hc_reg_n_0_[7]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.045    -0.453 r  display_interface/vga_timing_signals/hc[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    display_interface/vga_timing_signals/hc[9]
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.853    -1.247    display_interface/vga_timing_signals/CLK
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
                         clock pessimism              0.441    -0.806    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.092    -0.714    display_interface/vga_timing_signals/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.586    -0.818    display_interface/vga_timing_signals/CLK
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.677 r  display_interface/vga_timing_signals/vc_reg[6]/Q
                         net (fo=6, routed)           0.167    -0.509    display_interface/vga_timing_signals/vc_reg_n_0_[6]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.045    -0.464 r  display_interface/vga_timing_signals/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    display_interface/vga_timing_signals/vc[0]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.855    -1.245    display_interface/vga_timing_signals/CLK
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.092    -0.726    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.585    -0.819    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.678 r  display_interface/vga_timing_signals/vc_reg[1]/Q
                         net (fo=8, routed)           0.174    -0.504    display_interface/vga_timing_signals/vc_reg_n_0_[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.045    -0.459 r  display_interface/vga_timing_signals/vc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    display_interface/vga_timing_signals/vc[3]_i_1_n_0
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -1.246    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.092    -0.727    display_interface/vga_timing_signals/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y83      r1_rstn_clk25m_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y83      r2_rstn_clk25m_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y81      display_interface/vga_timing_signals/hc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y83      display_interface/vga_timing_signals/hc_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r1_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r1_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r2_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r2_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y81      display_interface/vga_timing_signals/hc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y81      display_interface/vga_timing_signals/hc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r1_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r1_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r2_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y83      r2_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y81      display_interface/vga_timing_signals/hc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y81      display_interface/vga_timing_signals/hc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y82      display_interface/vga_timing_signals/hc_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.819%)  route 2.381ns (77.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 13.571 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     7.187    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152    13.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/C
                         clock pessimism              0.289    13.859    
                         clock uncertainty           -0.035    13.824    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    13.395    top_btn_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.819%)  route 2.381ns (77.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 13.571 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     7.187    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152    13.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[13]/C
                         clock pessimism              0.289    13.859    
                         clock uncertainty           -0.035    13.824    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    13.395    top_btn_db/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.819%)  route 2.381ns (77.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 13.571 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     7.187    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152    13.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/C
                         clock pessimism              0.289    13.859    
                         clock uncertainty           -0.035    13.824    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    13.395    top_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.819%)  route 2.381ns (77.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 13.571 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     7.187    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152    13.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/C
                         clock pessimism              0.289    13.859    
                         clock uncertainty           -0.035    13.824    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    13.395    top_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.704ns (21.816%)  route 2.523ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 13.658 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.999     7.328    top_btn_db/p_0_in
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.239    13.658    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
                         clock pessimism              0.444    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    13.637    top_btn_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.704ns (21.816%)  route 2.523ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 13.658 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.999     7.328    top_btn_db/p_0_in
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.239    13.658    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[17]/C
                         clock pessimism              0.444    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    13.637    top_btn_db/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.704ns (25.565%)  route 2.050ns (74.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     6.855    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.099    13.517    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/C
                         clock pessimism              0.289    13.806    
                         clock uncertainty           -0.035    13.770    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    13.341    top_btn_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.704ns (25.565%)  route 2.050ns (74.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     6.855    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.099    13.517    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[5]/C
                         clock pessimism              0.289    13.806    
                         clock uncertainty           -0.035    13.770    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    13.341    top_btn_db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.704ns (25.565%)  route 2.050ns (74.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     6.855    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.099    13.517    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[6]/C
                         clock pessimism              0.289    13.806    
                         clock uncertainty           -0.035    13.770    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    13.341    top_btn_db/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.704ns (25.565%)  route 2.050ns (74.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.612     4.101    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     4.557 r  top_btn_db/counter_reg[16]/Q
                         net (fo=3, routed)           0.854     5.412    top_btn_db/counter_reg[16]
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     5.536 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.670     6.206    top_btn_db/counter[0]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.525     6.855    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.099    13.517    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/C
                         clock pessimism              0.289    13.806    
                         clock uncertainty           -0.035    13.770    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.429    13.341    top_btn_db/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  6.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.095     1.351    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.492 r  top_btn_db/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.610    top_btn_db/counter_reg[3]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.718 r  top_btn_db/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.718    top_btn_db/counter_reg[0]_i_2_n_4
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.259     1.703    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[3]/C
                         clock pessimism             -0.352     1.351    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.105     1.456    top_btn_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.082     1.338    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.479 r  top_btn_db/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.600    top_btn_db/counter_reg[7]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.708 r  top_btn_db/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.708    top_btn_db/counter_reg[4]_i_1_n_4
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.238     1.682    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/C
                         clock pessimism             -0.344     1.338    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.443    top_btn_db/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.095     1.351    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.492 r  top_btn_db/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.613    top_btn_db/counter_reg[2]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.724 r  top_btn_db/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.724    top_btn_db/counter_reg[0]_i_2_n_5
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.259     1.703    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[2]/C
                         clock pessimism             -0.352     1.351    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.105     1.456    top_btn_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.082     1.338    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.479 r  top_btn_db/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.597    top_btn_db/counter_reg[4]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.712 r  top_btn_db/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.712    top_btn_db/counter_reg[4]_i_1_n_7
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.238     1.682    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/C
                         clock pessimism             -0.344     1.338    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.443    top_btn_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.139%)  route 0.130ns (26.861%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.114     1.371    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.512 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           0.130     1.642    top_btn_db/counter_reg[15]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.802 r  top_btn_db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.802    top_btn_db/counter_reg[12]_i_1_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.856 r  top_btn_db/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    top_btn_db/counter_reg[16]_i_1_n_7
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.327     1.772    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C
                         clock pessimism             -0.292     1.480    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.585    top_btn_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.114     1.371    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.512 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           0.130     1.642    top_btn_db/counter_reg[15]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.750 r  top_btn_db/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.750    top_btn_db/counter_reg[12]_i_1_n_4
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.273     1.718    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/C
                         clock pessimism             -0.347     1.371    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.476    top_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.092     1.349    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.490 r  top_btn_db/counter_reg[11]/Q
                         net (fo=3, routed)           0.130     1.620    top_btn_db/counter_reg[11]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.728 r  top_btn_db/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.728    top_btn_db/counter_reg[8]_i_1_n_4
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.702    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[11]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.454    top_btn_db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.166%)  route 0.125ns (32.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.092     1.349    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.490 r  top_btn_db/counter_reg[8]/Q
                         net (fo=3, routed)           0.125     1.615    top_btn_db/counter_reg[8]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.730 r  top_btn_db/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.730    top_btn_db/counter_reg[8]_i_1_n_7
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.702    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[8]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.454    top_btn_db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.696%)  route 0.132ns (34.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.114     1.371    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.512 r  top_btn_db/counter_reg[14]/Q
                         net (fo=3, routed)           0.132     1.644    top_btn_db/counter_reg[14]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.755 r  top_btn_db/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.755    top_btn_db/counter_reg[12]_i_1_n_5
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.273     1.718    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/C
                         clock pessimism             -0.347     1.371    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.476    top_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.114     1.371    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.512 r  top_btn_db/counter_reg[12]/Q
                         net (fo=3, routed)           0.128     1.640    top_btn_db/counter_reg[12]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.755 r  top_btn_db/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.755    top_btn_db/counter_reg[12]_i_1_n_7
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.273     1.718    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/C
                         clock pessimism             -0.347     1.371    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.476    top_btn_db/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81  top_btn_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83  top_btn_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83  top_btn_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84  top_btn_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84  top_btn_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84  top_btn_db/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84  top_btn_db/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85  top_btn_db/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85  top_btn_db/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81  top_btn_db/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81  top_btn_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81  top_btn_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81  top_btn_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81  top_btn_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83  top_btn_db/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84  top_btn_db/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.495%)  route 1.979ns (75.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 37.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          1.120     0.278    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X3Y84          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.500    37.130    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
                         clock pessimism              0.493    37.623    
                         clock uncertainty           -0.106    37.517    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.405    37.112    display_interface/vga_timing_signals/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.112    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.495%)  route 1.979ns (75.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 37.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          1.120     0.278    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X3Y84          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.500    37.130    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism              0.493    37.623    
                         clock uncertainty           -0.106    37.517    
    SLICE_X3Y84          FDCE (Recov_fdce_C_CLR)     -0.405    37.112    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         37.112    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.971ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.642ns (25.860%)  route 1.841ns (74.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.981     0.140    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X3Y83          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    37.111    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 36.971    

Slack (MET) :             36.971ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.642ns (25.860%)  route 1.841ns (74.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.981     0.140    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X3Y83          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X3Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405    37.111    display_interface/vga_timing_signals/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 36.971    

Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.642ns (25.860%)  route 1.841ns (74.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.981     0.140    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X2Y83          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.319    37.197    display_interface/vga_timing_signals/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.642ns (25.860%)  route 1.841ns (74.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.981     0.140    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X2Y83          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.319    37.197    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.642ns (25.860%)  route 1.841ns (74.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.981     0.140    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X2Y83          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.499    37.129    display_interface/vga_timing_signals/CLK
    SLICE_X2Y83          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.106    37.516    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.319    37.197    display_interface/vga_timing_signals/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.122ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.413%)  route 1.700ns (72.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 37.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.841    -0.001    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X4Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.496    37.126    display_interface/vga_timing_signals/CLK
    SLICE_X4Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism              0.506    37.632    
                         clock uncertainty           -0.106    37.526    
    SLICE_X4Y82          FDCE (Recov_fdce_C_CLR)     -0.405    37.121    display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.121    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                 37.122    

Slack (MET) :             37.126ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.642ns (27.464%)  route 1.696ns (72.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 37.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.836    -0.005    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X5Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.496    37.126    display_interface/vga_timing_signals/CLK
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
                         clock pessimism              0.506    37.632    
                         clock uncertainty           -0.106    37.526    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.405    37.121    display_interface/vga_timing_signals/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.121    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                 37.126    

Slack (MET) :             37.126ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.642ns (27.464%)  route 1.696ns (72.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 37.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.613    -2.343    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.859    -0.966    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124    -0.842 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.836    -0.005    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X5Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.496    37.126    display_interface/vga_timing_signals/CLK
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[7]/C
                         clock pessimism              0.506    37.632    
                         clock uncertainty           -0.106    37.526    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.405    37.121    display_interface/vga_timing_signals/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.121    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                 37.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.246%)  route 0.460ns (68.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.175    -0.151    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X4Y84          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -1.246    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
                         clock pessimism              0.441    -0.805    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.092    -0.897    display_interface/vga_timing_signals/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.246%)  route 0.460ns (68.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.175    -0.151    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X4Y84          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -1.246    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
                         clock pessimism              0.441    -0.805    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.092    -0.897    display_interface/vga_timing_signals/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.246%)  route 0.460ns (68.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.175    -0.151    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X4Y84          FDCE                                         f  display_interface/vga_timing_signals/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.854    -1.246    display_interface/vga_timing_signals/CLK
    SLICE_X4Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
                         clock pessimism              0.441    -0.805    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.092    -0.897    display_interface/vga_timing_signals/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.081%)  route 0.486ns (69.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.200    -0.125    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X6Y81          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.851    -1.249    display_interface/vga_timing_signals/CLK
    SLICE_X6Y81          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
                         clock pessimism              0.441    -0.808    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.875    display_interface/vga_timing_signals/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.454%)  route 0.501ns (70.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.215    -0.110    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X6Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[0]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X6Y82          FDCE (Remov_fdce_C_CLR)     -0.067    -0.874    display_interface/vga_timing_signals/hc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.454%)  route 0.501ns (70.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.215    -0.110    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X6Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X6Y82          FDCE (Remov_fdce_C_CLR)     -0.067    -0.874    display_interface/vga_timing_signals/hc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.454%)  route 0.501ns (70.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.215    -0.110    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X6Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[3]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X6Y82          FDCE (Remov_fdce_C_CLR)     -0.067    -0.874    display_interface/vga_timing_signals/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.454%)  route 0.501ns (70.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.215    -0.110    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X6Y82          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.852    -1.248    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X6Y82          FDCE (Remov_fdce_C_CLR)     -0.067    -0.874    display_interface/vga_timing_signals/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.698%)  route 0.604ns (74.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.319    -0.007    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X5Y83          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.853    -1.247    display_interface/vga_timing_signals/CLK
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
                         clock pessimism              0.441    -0.806    
    SLICE_X5Y83          FDCE (Remov_fdce_C_CLR)     -0.092    -0.898    display_interface/vga_timing_signals/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.561%)  route 0.609ns (74.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164    -0.656 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285    -0.370    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.323    -0.002    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X4Y83          FDCE                                         f  display_interface/vga_timing_signals/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.853    -1.247    display_interface/vga_timing_signals/CLK
    SLICE_X4Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
                         clock pessimism              0.441    -0.806    
    SLICE_X4Y83          FDCE (Remov_fdce_C_CLR)     -0.092    -0.898    display_interface/vga_timing_signals/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.232ns  (logic 0.580ns (47.081%)  route 0.652ns (52.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 37.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.106ns = ( 34.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.617    34.106    top_btn_db/i_top_clk
    SLICE_X5Y84          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456    34.562 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.322    34.884    top_btn_db/r_sample
    SLICE_X4Y83          LUT1 (Prop_lut1_I0_O)        0.124    35.008 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.330    35.338    top_btn_db_n_0
    SLICE_X6Y83          FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.497    37.127    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.127    
                         clock uncertainty           -0.238    36.889    
    SLICE_X6Y83          FDCE (Recov_fdce_C_CLR)     -0.319    36.570    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.570    
                         arrival time                         -35.338    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.232ns  (logic 0.580ns (47.081%)  route 0.652ns (52.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 37.127 - 40.000 ) 
    Source Clock Delay      (SCD):    4.106ns = ( 34.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.617    34.106    top_btn_db/i_top_clk
    SLICE_X5Y84          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456    34.562 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.322    34.884    top_btn_db/r_sample
    SLICE_X4Y83          LUT1 (Prop_lut1_I0_O)        0.124    35.008 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.330    35.338    top_btn_db_n_0
    SLICE_X6Y83          FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.497    37.127    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.127    
                         clock uncertainty           -0.238    36.889    
    SLICE_X6Y83          FDCE (Recov_fdce_C_CLR)     -0.319    36.570    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.570    
                         arrival time                         -35.338    
  -------------------------------------------------------------------
                         slack                                  1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.774%)  route 0.239ns (56.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.135     1.392    top_btn_db/i_top_clk
    SLICE_X5Y84          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.134     1.667    top_btn_db/r_sample
    SLICE_X4Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.105     1.817    top_btn_db_n_0
    SLICE_X6Y83          FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.853    -1.247    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.238    -1.009    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -1.076    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.076    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.774%)  route 0.239ns (56.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.135     1.392    top_btn_db/i_top_clk
    SLICE_X5Y84          FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.134     1.667    top_btn_db/r_sample
    SLICE_X4Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.105     1.817    top_btn_db_n_0
    SLICE_X6Y83          FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.853    -1.247    w_clk25m
    SLICE_X6Y83          FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.238    -1.009    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -1.076    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.076    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  2.893    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 4.501ns (47.224%)  route 5.030ns (52.776%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.617    -2.339    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456    -1.883 f  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=6, routed)           0.825    -1.058    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.152    -0.906 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.612    -0.294    display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.332     0.038 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.593     3.631    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.561     7.192 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.192    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.244ns  (logic 4.498ns (48.656%)  route 4.746ns (51.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.617    -2.339    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456    -1.883 f  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=6, routed)           0.825    -1.058    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.152    -0.906 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.612    -0.294    display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.332     0.038 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.309     3.348    o_top_vga_blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.558     6.906 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.906    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.498ns (49.465%)  route 4.596ns (50.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.617    -2.339    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456    -1.883 f  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=6, routed)           0.825    -1.058    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.152    -0.906 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.612    -0.294    display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.332     0.038 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.158     3.197    o_top_vga_blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     6.755 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.755    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.484ns (50.509%)  route 4.393ns (49.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.617    -2.339    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456    -1.883 f  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=6, routed)           0.825    -1.058    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.152    -0.906 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.612    -0.294    display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.332     0.038 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.956     2.994    o_top_vga_blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.544     6.538 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.538    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.503ns (56.854%)  route 3.417ns (43.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.617    -2.339    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456    -1.883 f  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=6, routed)           0.825    -1.058    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.152    -0.906 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.675    -0.231    display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.332     0.101 r  display_interface/vga_timing_signals/o_top_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.917     2.019    o_top_vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.563     5.582 r  o_top_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.582    o_top_vga_vsync
    B12                                                               r  o_top_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.348ns (60.118%)  route 2.884ns (39.882%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          1.612    -2.344    display_interface/vga_timing_signals/CLK
    SLICE_X6Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.478    -1.866 r  display_interface/vga_timing_signals/hc_reg[4]/Q
                         net (fo=4, routed)           0.968    -0.898    display_interface/vga_timing_signals/hc_reg_n_0_[4]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.301    -0.597 r  display_interface/vga_timing_signals/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.916     1.319    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     4.888 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.888    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.455ns (71.283%)  route 0.586ns (28.717%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.583    -0.821    display_interface/vga_timing_signals/CLK
    SLICE_X5Y82          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.680 r  display_interface/vga_timing_signals/hc_reg[6]/Q
                         net (fo=9, routed)           0.143    -0.536    display_interface/vga_timing_signals/hc_reg_n_0_[6]
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.045    -0.491 r  display_interface/vga_timing_signals/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.443    -0.049    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     1.221 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.221    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.450ns (70.744%)  route 0.600ns (29.256%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.587    -0.817    display_interface/vga_timing_signals/CLK
    SLICE_X3Y84          FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  display_interface/vga_timing_signals/vc_reg[4]/Q
                         net (fo=5, routed)           0.167    -0.508    display_interface/vga_timing_signals/vc_reg_n_0_[4]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.045    -0.463 r  display_interface/vga_timing_signals/o_top_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.432    -0.031    o_top_vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     1.232 r  o_top_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.232    o_top_vga_vsync
    B12                                                               r  o_top_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.430ns (57.148%)  route 1.073ns (42.852%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    display_interface/vga_timing_signals/CLK
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.679 f  display_interface/vga_timing_signals/hc_reg[9]/Q
                         net (fo=8, routed)           0.140    -0.538    display_interface/vga_timing_signals/hc_reg_n_0_[9]
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.045    -0.493 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.932     0.439    o_top_vga_blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.683 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.683    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.445ns (55.430%)  route 1.162ns (44.570%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    display_interface/vga_timing_signals/CLK
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.679 f  display_interface/vga_timing_signals/hc_reg[9]/Q
                         net (fo=8, routed)           0.140    -0.538    display_interface/vga_timing_signals/hc_reg_n_0_[9]
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.045    -0.493 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.021     0.528    o_top_vga_blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.787 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.787    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.445ns (54.078%)  route 1.227ns (45.922%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    display_interface/vga_timing_signals/CLK
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.679 f  display_interface/vga_timing_signals/hc_reg[9]/Q
                         net (fo=8, routed)           0.140    -0.538    display_interface/vga_timing_signals/hc_reg_n_0_[9]
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.045    -0.493 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.086     0.593    o_top_vga_blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.259     1.852 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.852    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.447ns (51.813%)  route 1.346ns (48.187%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=22, routed)          0.584    -0.820    display_interface/vga_timing_signals/CLK
    SLICE_X5Y83          FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.679 f  display_interface/vga_timing_signals/hc_reg[9]/Q
                         net (fo=8, routed)           0.140    -0.538    display_interface/vga_timing_signals/hc_reg_n_0_[9]
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.045    -0.493 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.206     0.712    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.261     1.974 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.974    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     5.480    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.342 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.872    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.901 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     3.713    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.926    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.603ns (29.833%)  route 3.770ns (70.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.999     5.374    top_btn_db/p_0_in
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.239     3.658    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.603ns (29.833%)  route 3.770ns (70.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.999     5.374    top_btn_db/p_0_in
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.239     3.658    top_btn_db/i_top_clk
    SLICE_X7Y85          FDRE                                         r  top_btn_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 1.603ns (30.642%)  route 3.629ns (69.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     5.232    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152     3.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[12]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 1.603ns (30.642%)  route 3.629ns (69.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     5.232    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152     3.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[13]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 1.603ns (30.642%)  route 3.629ns (69.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     5.232    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152     3.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[14]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 1.603ns (30.642%)  route 3.629ns (69.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.857     5.232    top_btn_db/p_0_in
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.152     3.571    top_btn_db/i_top_clk
    SLICE_X7Y84          FDRE                                         r  top_btn_db/counter_reg[15]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.603ns (32.693%)  route 3.300ns (67.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.528     4.903    top_btn_db/p_0_in
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.147     3.565    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.603ns (32.693%)  route 3.300ns (67.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.528     4.903    top_btn_db/p_0_in
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.147     3.565    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.603ns (32.693%)  route 3.300ns (67.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.528     4.903    top_btn_db/p_0_in
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.147     3.565    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.603ns (32.693%)  route 3.300ns (67.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.772     4.251    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.375 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.528     4.903    top_btn_db/p_0_in
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          2.147     3.565    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.292ns (19.691%)  route 1.191ns (80.309%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.029     1.276    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.045     1.321 r  top_btn_db/r_sample_i_1/O
                         net (fo=1, routed)           0.162     1.483    top_btn_db/r_sample_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308     1.753    top_btn_db/i_top_clk
    SLICE_X5Y84          FDRE                                         r  top_btn_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.292ns (17.723%)  route 1.355ns (82.277%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.647    top_btn_db/p_0_in
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.702    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.292ns (17.723%)  route 1.355ns (82.277%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.647    top_btn_db/p_0_in
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.702    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.292ns (17.723%)  route 1.355ns (82.277%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.647    top_btn_db/p_0_in
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.702    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.292ns (17.723%)  route 1.355ns (82.277%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.152     1.647    top_btn_db/p_0_in
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.702    top_btn_db/i_top_clk
    SLICE_X7Y83          FDRE                                         r  top_btn_db/counter_reg[9]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.292ns (17.162%)  route 1.409ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.206     1.701    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.238     1.682    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.292ns (17.162%)  route 1.409ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.206     1.701    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.238     1.682    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[5]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.292ns (17.162%)  route 1.409ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.206     1.701    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.238     1.682    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[6]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.292ns (17.162%)  route 1.409ns (82.838%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.206     1.701    top_btn_db/p_0_in
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.238     1.682    top_btn_db/i_top_clk
    SLICE_X7Y82          FDRE                                         r  top_btn_db/counter_reg[7]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.292ns (17.099%)  route 1.415ns (82.901%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.450    top_btn_db/i_top_rst_IBUF
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.495 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.212     1.707    top_btn_db/p_0_in
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.259     1.703    top_btn_db/i_top_clk
    SLICE_X7Y81          FDRE                                         r  top_btn_db/counter_reg[0]/C





