Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  7 13:58:17 2022
| Host         : DESKTOP-7NFTMLA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2291 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.848        0.000                      0                 7501        0.046        0.000                      0                 7501        3.000        0.000                       0                  2293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 8.333}      16.667          60.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 8.333}      16.667          60.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.848        0.000                      0                 7501        0.181        0.000                      0                 7501        7.283        0.000                       0                  2289  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.850        0.000                      0                 7501        0.181        0.000                      0                 7501        7.283        0.000                       0                  2289  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.848        0.000                      0                 7501        0.046        0.000                      0                 7501  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.848        0.000                      0                 7501        0.046        0.000                      0                 7501  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.672ns  (logic 4.988ns (31.827%)  route 10.684ns (68.173%))
  Logic Levels:           20  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 16.030 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.567    11.807    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.097    11.904 r  sigma/sigma_tile/riscv/ram_reg_0_i_25/O
                         net (fo=136, routed)         0.861    12.765    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/A1
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.425    13.190 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.190    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/OC
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I1_O)      0.186    13.376 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.376    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.075    13.451 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.482    13.934    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.230    14.164 r  sigma/sigma_tile/ram/irq_buf0[2]_i_18/O
                         net (fo=1, routed)           0.522    14.686    sigma/sigma_tile/ram/irq_buf0[2]_i_18_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.097    14.783 r  sigma/sigma_tile/ram/irq_buf0[2]_i_6/O
                         net (fo=1, routed)           0.000    14.783    sigma/sigma_tile/ram/irq_buf0[2]_i_6_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I0_O)      0.163    14.946 r  sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3/O
                         net (fo=1, routed)           0.297    15.242    sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.229    15.471 r  sigma/sigma_tile/ram/irq_buf0[2]_i_1/O
                         net (fo=1, routed)           0.000    15.471    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[1]
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.268    16.030    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/C
                         clock pessimism              0.353    16.384    
                         clock uncertainty           -0.135    16.249    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.070    16.319    sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 3.777ns (26.096%)  route 10.697ns (73.904%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 16.029 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.762    14.272    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/D
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.267    16.029    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/WCLK
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.383    
                         clock uncertainty           -0.135    16.248    
    SLICE_X14Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.706    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.706    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.466ns  (logic 3.777ns (26.110%)  route 10.689ns (73.890%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 16.027 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.754    14.264    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/D
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.265    16.027    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/WCLK
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.381    
                         clock uncertainty           -0.135    16.246    
    SLICE_X14Y34         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.704    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 3.777ns (26.103%)  route 10.693ns (73.897%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 16.032 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.758    14.268    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/D
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.270    16.032    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/WCLK
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.386    
                         clock uncertainty           -0.135    16.251    
    SLICE_X10Y39         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.709    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.449ns  (logic 3.777ns (26.141%)  route 10.672ns (73.859%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 16.028 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.737    14.248    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/D
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.266    16.028    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/WCLK
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.382    
                         clock uncertainty           -0.135    16.247    
    SLICE_X12Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.705    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.705    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[15]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[20]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[21]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[22]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.630%)  route 0.117ns (45.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.629    -0.535    sigma/udm/udm_controller/clk_out1
    SLICE_X26Y27         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/Q
                         net (fo=3, routed)           0.117    -0.277    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[1]
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.900    -0.773    sigma/udm/udm_controller/clk_out1
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.066    -0.458    sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.250ns (74.956%)  route 0.084ns (25.044%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.641    -0.523    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X13Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.084    -0.298    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.189 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1_n_4
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.916    -0.757    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.376    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.936%)  route 0.141ns (43.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.636    -0.528    sigma/udm/udm_controller/clk_out1
    SLICE_X23Y34         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/Q
                         net (fo=1, routed)           0.141    -0.246    sigma/udm/udm_controller/in45[3]
    SLICE_X25Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  sigma/udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    sigma/udm/udm_controller/RD_DATA_reg[3]
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.908    -0.765    sigma/udm/udm_controller/clk_out1
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.092    -0.402    sigma/udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.203    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.158 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[3]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.668    -0.496    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/Q
                         net (fo=3, routed)           0.152    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[7]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.945    -0.728    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121    -0.359    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/Q
                         net (fo=3, routed)           0.153    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[2]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[18]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[18]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[22]
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[22]
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y30     sigma/sigma_tile/ram/parity_bit_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y30     sigma/sigma_tile/ram/parity_bit_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y34     sigma/sigma_tile/ram/parity_bit_reg_1792_2047_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y34     sigma/sigma_tile/ram/parity_bit_reg_1792_2047_0_0/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.672ns  (logic 4.988ns (31.827%)  route 10.684ns (68.173%))
  Logic Levels:           20  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 16.030 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.567    11.807    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.097    11.904 r  sigma/sigma_tile/riscv/ram_reg_0_i_25/O
                         net (fo=136, routed)         0.861    12.765    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/A1
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.425    13.190 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.190    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/OC
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I1_O)      0.186    13.376 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.376    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.075    13.451 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.482    13.934    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.230    14.164 r  sigma/sigma_tile/ram/irq_buf0[2]_i_18/O
                         net (fo=1, routed)           0.522    14.686    sigma/sigma_tile/ram/irq_buf0[2]_i_18_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.097    14.783 r  sigma/sigma_tile/ram/irq_buf0[2]_i_6/O
                         net (fo=1, routed)           0.000    14.783    sigma/sigma_tile/ram/irq_buf0[2]_i_6_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I0_O)      0.163    14.946 r  sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3/O
                         net (fo=1, routed)           0.297    15.242    sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.229    15.471 r  sigma/sigma_tile/ram/irq_buf0[2]_i_1/O
                         net (fo=1, routed)           0.000    15.471    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[1]
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.268    16.030    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/C
                         clock pessimism              0.353    16.384    
                         clock uncertainty           -0.132    16.251    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.070    16.321    sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 3.777ns (26.096%)  route 10.697ns (73.904%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 16.029 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.762    14.272    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/D
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.267    16.029    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/WCLK
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.383    
                         clock uncertainty           -0.132    16.250    
    SLICE_X14Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.708    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.708    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.466ns  (logic 3.777ns (26.110%)  route 10.689ns (73.890%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 16.027 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.754    14.264    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/D
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.265    16.027    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/WCLK
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.381    
                         clock uncertainty           -0.132    16.248    
    SLICE_X14Y34         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.706    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.706    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 3.777ns (26.103%)  route 10.693ns (73.897%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 16.032 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.758    14.268    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/D
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.270    16.032    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/WCLK
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.386    
                         clock uncertainty           -0.132    16.253    
    SLICE_X10Y39         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.711    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.711    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.449ns  (logic 3.777ns (26.141%)  route 10.672ns (73.859%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 16.028 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.737    14.248    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/D
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.266    16.028    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/WCLK
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.382    
                         clock uncertainty           -0.132    16.249    
    SLICE_X12Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.707    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.707    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.132    16.243    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.792    sigma/sigma_tile/sfr/timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.132    16.243    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.792    sigma/sigma_tile/sfr/timer_value_reg[15]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.132    16.243    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.792    sigma/sigma_tile/sfr/timer_value_reg[20]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.132    16.243    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.792    sigma/sigma_tile/sfr/timer_value_reg[21]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.132    16.243    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.792    sigma/sigma_tile/sfr/timer_value_reg[22]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.630%)  route 0.117ns (45.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.629    -0.535    sigma/udm/udm_controller/clk_out1
    SLICE_X26Y27         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/Q
                         net (fo=3, routed)           0.117    -0.277    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[1]
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.900    -0.773    sigma/udm/udm_controller/clk_out1
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.066    -0.458    sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.250ns (74.956%)  route 0.084ns (25.044%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.641    -0.523    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X13Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.084    -0.298    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.189 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1_n_4
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.916    -0.757    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.376    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.936%)  route 0.141ns (43.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.636    -0.528    sigma/udm/udm_controller/clk_out1
    SLICE_X23Y34         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/Q
                         net (fo=1, routed)           0.141    -0.246    sigma/udm/udm_controller/in45[3]
    SLICE_X25Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  sigma/udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    sigma/udm/udm_controller/RD_DATA_reg[3]
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.908    -0.765    sigma/udm/udm_controller/clk_out1
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.092    -0.402    sigma/udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.203    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.158 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[3]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.668    -0.496    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/Q
                         net (fo=3, routed)           0.152    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[7]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.945    -0.728    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121    -0.359    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/Q
                         net (fo=3, routed)           0.153    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[2]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[18]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[18]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[22]
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[22]
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121    -0.358    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         16.667      14.433     RAMB36_X0Y6      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y29     sigma/sigma_tile/ram/parity_bit_reg_2048_2303_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y32     sigma/sigma_tile/ram/parity_bit_reg_2304_2559_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y30     sigma/sigma_tile/ram/parity_bit_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y30     sigma/sigma_tile/ram/parity_bit_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X12Y37     sigma/sigma_tile/ram/parity_bit_reg_1024_1279_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X14Y34     sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y34     sigma/sigma_tile/ram/parity_bit_reg_1792_2047_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         8.333       7.283      SLICE_X10Y34     sigma/sigma_tile/ram/parity_bit_reg_1792_2047_0_0/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.672ns  (logic 4.988ns (31.827%)  route 10.684ns (68.173%))
  Logic Levels:           20  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 16.030 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.567    11.807    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.097    11.904 r  sigma/sigma_tile/riscv/ram_reg_0_i_25/O
                         net (fo=136, routed)         0.861    12.765    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/A1
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.425    13.190 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.190    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/OC
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I1_O)      0.186    13.376 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.376    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.075    13.451 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.482    13.934    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.230    14.164 r  sigma/sigma_tile/ram/irq_buf0[2]_i_18/O
                         net (fo=1, routed)           0.522    14.686    sigma/sigma_tile/ram/irq_buf0[2]_i_18_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.097    14.783 r  sigma/sigma_tile/ram/irq_buf0[2]_i_6/O
                         net (fo=1, routed)           0.000    14.783    sigma/sigma_tile/ram/irq_buf0[2]_i_6_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I0_O)      0.163    14.946 r  sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3/O
                         net (fo=1, routed)           0.297    15.242    sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.229    15.471 r  sigma/sigma_tile/ram/irq_buf0[2]_i_1/O
                         net (fo=1, routed)           0.000    15.471    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[1]
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.268    16.030    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/C
                         clock pessimism              0.353    16.384    
                         clock uncertainty           -0.135    16.249    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.070    16.319    sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 3.777ns (26.096%)  route 10.697ns (73.904%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 16.029 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.762    14.272    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/D
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.267    16.029    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/WCLK
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.383    
                         clock uncertainty           -0.135    16.248    
    SLICE_X14Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.706    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.706    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.466ns  (logic 3.777ns (26.110%)  route 10.689ns (73.890%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 16.027 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.754    14.264    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/D
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.265    16.027    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/WCLK
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.381    
                         clock uncertainty           -0.135    16.246    
    SLICE_X14Y34         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.704    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 3.777ns (26.103%)  route 10.693ns (73.897%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 16.032 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.758    14.268    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/D
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.270    16.032    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/WCLK
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.386    
                         clock uncertainty           -0.135    16.251    
    SLICE_X10Y39         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.709    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.449ns  (logic 3.777ns (26.141%)  route 10.672ns (73.859%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 16.028 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.737    14.248    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/D
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.266    16.028    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/WCLK
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.382    
                         clock uncertainty           -0.135    16.247    
    SLICE_X12Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.705    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.705    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[15]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[20]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[21]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk rise@16.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[22]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.630%)  route 0.117ns (45.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.629    -0.535    sigma/udm/udm_controller/clk_out1
    SLICE_X26Y27         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/Q
                         net (fo=3, routed)           0.117    -0.277    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[1]
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.900    -0.773    sigma/udm/udm_controller/clk_out1
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.135    -0.389    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.066    -0.323    sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.250ns (74.956%)  route 0.084ns (25.044%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.641    -0.523    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X13Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.084    -0.298    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.189 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1_n_4
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.916    -0.757    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.135    -0.375    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.241    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.936%)  route 0.141ns (43.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.636    -0.528    sigma/udm/udm_controller/clk_out1
    SLICE_X23Y34         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/Q
                         net (fo=1, routed)           0.141    -0.246    sigma/udm/udm_controller/in45[3]
    SLICE_X25Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  sigma/udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    sigma/udm/udm_controller/RD_DATA_reg[3]
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.908    -0.765    sigma/udm/udm_controller/clk_out1
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.135    -0.359    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.092    -0.267    sigma/udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.203    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.158 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[3]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.135    -0.346    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.225    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.668    -0.496    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/Q
                         net (fo=3, routed)           0.152    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[7]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.945    -0.728    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.135    -0.345    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121    -0.224    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/Q
                         net (fo=3, routed)           0.153    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[2]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.135    -0.346    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.225    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[18]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[18]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[22]
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[22]
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.672ns  (logic 4.988ns (31.827%)  route 10.684ns (68.173%))
  Logic Levels:           20  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 16.030 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.567    11.807    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.097    11.904 r  sigma/sigma_tile/riscv/ram_reg_0_i_25/O
                         net (fo=136, routed)         0.861    12.765    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/A1
    SLICE_X6Y36          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.425    13.190 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.190    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/OC
    SLICE_X6Y36          MUXF7 (Prop_muxf7_I1_O)      0.186    13.376 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.376    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/O0
    SLICE_X6Y36          MUXF8 (Prop_muxf8_I0_O)      0.075    13.451 r  sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.482    13.934    sigma/sigma_tile/ram/parity_bit_reg_768_1023_0_0_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.230    14.164 r  sigma/sigma_tile/ram/irq_buf0[2]_i_18/O
                         net (fo=1, routed)           0.522    14.686    sigma/sigma_tile/ram/irq_buf0[2]_i_18_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.097    14.783 r  sigma/sigma_tile/ram/irq_buf0[2]_i_6/O
                         net (fo=1, routed)           0.000    14.783    sigma/sigma_tile/ram/irq_buf0[2]_i_6_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I0_O)      0.163    14.946 r  sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3/O
                         net (fo=1, routed)           0.297    15.242    sigma/sigma_tile/ram/irq_buf0_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.229    15.471 r  sigma/sigma_tile/ram/irq_buf0[2]_i_1/O
                         net (fo=1, routed)           0.000    15.471    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[1]
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.268    16.030    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X14Y37         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]/C
                         clock pessimism              0.353    16.384    
                         clock uncertainty           -0.135    16.249    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.070    16.319    sigma/sigma_tile/irq_adapter/irq_buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 3.777ns (26.096%)  route 10.697ns (73.904%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 16.029 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.762    14.272    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/D
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.267    16.029    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/WCLK
    SLICE_X14Y36         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.383    
                         clock uncertainty           -0.135    16.248    
    SLICE_X14Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.706    sigma/sigma_tile/ram/parity_bit_reg_3584_3839_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.706    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.466ns  (logic 3.777ns (26.110%)  route 10.689ns (73.890%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 16.027 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.754    14.264    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/D
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.265    16.027    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/WCLK
    SLICE_X14Y34         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.381    
                         clock uncertainty           -0.135    16.246    
    SLICE_X14Y34         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.704    sigma/sigma_tile/ram/parity_bit_reg_1536_1791_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 3.777ns (26.103%)  route 10.693ns (73.897%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 16.032 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.758    14.268    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/D
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.270    16.032    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/WCLK
    SLICE_X10Y39         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.386    
                         clock uncertainty           -0.135    16.251    
    SLICE_X10Y39         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.709    sigma/sigma_tile/ram/parity_bit_reg_1280_1535_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.449ns  (logic 3.777ns (26.141%)  route 10.672ns (73.859%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 16.028 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.416    -0.201    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.645 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[3]
                         net (fo=7, routed)           1.269     2.914    sigma/sigma_tile/riscv/dat0_o[7]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.111     3.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2/O
                         net (fo=22, routed)          0.774     3.799    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_2_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.239     4.038 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13/O
                         net (fo=1, routed)           0.651     4.688    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_13_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.097     4.785 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8/O
                         net (fo=21, routed)          0.770     5.555    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.652 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.358     6.011    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X32Y50         LUT4 (Prop_lut4_I2_O)        0.111     6.122 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=9, routed)           0.737     6.859    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.247     7.106 r  sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19/O
                         net (fo=3, routed)           0.756     7.862    sigma/sigma_tile/riscv/bus1_addr_buf[10]_i_19_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.097     7.959 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=18, routed)          0.718     8.677    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I1_O)        0.097     8.774 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16/O
                         net (fo=1, routed)           0.377     9.150    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_16_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.097     9.247 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9/O
                         net (fo=3, routed)           0.749     9.996    sigma/sigma_tile/riscv/bus1_be_buf[2]_i_9_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.111    10.107 f  sigma/sigma_tile/riscv/p1_wb_i_4/O
                         net (fo=4, routed)           0.375    10.482    sigma/sigma_tile/riscv/data_mem_struct_bus[wdata][addr][20]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.239    10.721 r  sigma/sigma_tile/riscv/p1_wb_i_2/O
                         net (fo=2, routed)           0.422    11.143    sigma/sigma_tile/riscv/dmem_if\\.we
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.097    11.240 r  sigma/sigma_tile/riscv/ram_reg_0_i_32/O
                         net (fo=61, routed)          0.689    11.929    sigma/sigma_tile/ram/ram_dual/ram_reg_7_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.097    12.026 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0_i_30/O
                         net (fo=2, routed)           0.706    12.732    sigma/sigma_tile/ram/ram_dual/bus1_wdata[0]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.097    12.829 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3/O
                         net (fo=1, routed)           0.584    13.414    sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_3_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.097    13.511 r  sigma/sigma_tile/ram/ram_dual/parity_bit_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.737    14.248    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/D
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.266    16.028    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/WCLK
    SLICE_X12Y35         RAMS64E                                      r  sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A/CLK
                         clock pessimism              0.353    16.382    
                         clock uncertainty           -0.135    16.247    
    SLICE_X12Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.542    15.705    sigma/sigma_tile/ram/parity_bit_reg_7680_7935_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         15.705    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[14]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[15]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[15]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[20]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[20]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[21]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[21]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/sfr/timer_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_sys_clk_1 rise@16.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.507ns  (logic 4.386ns (30.233%)  route 10.121ns (69.767%))
  Logic Levels:           16  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 16.022 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.402    -0.215    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.631 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=3, routed)           1.344     2.975    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.097     3.072 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11/O
                         net (fo=125, routed)         1.204     4.276    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[16]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.097     4.373 f  sigma/sigma_tile/riscv/mult_result_w_i_306/O
                         net (fo=1, routed)           0.000     4.373    sigma/sigma_tile/riscv/mult_result_w_i_306_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.188     4.561 f  sigma/sigma_tile/riscv/mult_result_w_i_247/O
                         net (fo=1, routed)           0.000     4.561    sigma/sigma_tile/riscv/mult_result_w_i_247_n_0
    SLICE_X47Y57         MUXF8 (Prop_muxf8_I0_O)      0.076     4.637 f  sigma/sigma_tile/riscv/mult_result_w_i_187/O
                         net (fo=1, routed)           0.743     5.380    sigma/sigma_tile/riscv/mult_result_w_i_187_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.239     5.619 f  sigma/sigma_tile/riscv/mult_result_w_i_116/O
                         net (fo=1, routed)           0.635     6.254    sigma/sigma_tile/riscv/mult_result_w_i_116_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.097     6.351 r  sigma/sigma_tile/riscv/mult_result_w_i_84/O
                         net (fo=12, routed)          0.933     7.284    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][17]
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.107     7.391 r  sigma/sigma_tile/riscv/ram_reg_0_i_101/O
                         net (fo=2, routed)           0.509     7.900    sigma/sigma_tile/riscv/ram_reg_0_i_101_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.240     8.140 r  sigma/sigma_tile/riscv/ram_reg_0_i_83/O
                         net (fo=2, routed)           0.553     8.693    sigma/sigma_tile/riscv/ram_reg_0_i_83_n_0
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.113     8.806 f  sigma/sigma_tile/riscv/ram_reg_0_i_67/O
                         net (fo=4, routed)           0.820     9.626    sigma/sigma_tile/riscv/ram_reg_0_i_67_n_0
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.243     9.869 f  sigma/sigma_tile/riscv/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.306    10.175    sigma/sigma_tile/riscv/ram_reg_0_i_57_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I2_O)        0.239    10.414 r  sigma/sigma_tile/riscv/ram_reg_0_i_46/O
                         net (fo=3, routed)           0.218    10.632    sigma/sigma_tile/riscv/ram_reg_0_i_46_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.097    10.729 r  sigma/sigma_tile/riscv/ram_reg_0_i_38/O
                         net (fo=4, routed)           0.508    11.237    sigma/udm/udm_controller/gpio_bo_reg[31]_i_4[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.097    11.334 r  sigma/udm/udm_controller/host\\.rdata[31]_i_8/O
                         net (fo=20, routed)          0.805    12.139    sigma/udm/udm_controller/bus_addr_bo_reg[5]_0
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.097    12.236 f  sigma/udm/udm_controller/timer_value[31]_i_7/O
                         net (fo=2, routed)           0.310    12.546    sigma/udm/udm_controller/timer_value[31]_i_7_n_0
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.257    12.803 f  sigma/udm/udm_controller/timer_value[31]_i_4/O
                         net (fo=3, routed)           0.603    13.407    sigma/udm/udm_controller/bus_we_o_reg_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I2_O)        0.256    13.663 r  sigma/udm/udm_controller/timer_value[31]_i_1/O
                         net (fo=32, routed)          0.629    14.292    sigma/sigma_tile/sfr/timer_value_reg[0]_0[0]
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    16.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    17.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    18.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    13.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    14.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    14.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        1.260    16.022    sigma/sigma_tile/sfr/clk_out1
    SLICE_X21Y29         FDRE                                         r  sigma/sigma_tile/sfr/timer_value_reg[22]/C
                         clock pessimism              0.353    16.376    
                         clock uncertainty           -0.135    16.241    
    SLICE_X21Y29         FDRE (Setup_fdre_C_R)       -0.451    15.790    sigma/sigma_tile/sfr/timer_value_reg[22]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.630%)  route 0.117ns (45.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.629    -0.535    sigma/udm/udm_controller/clk_out1
    SLICE_X26Y27         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  sigma/udm/udm_controller/tx_sendbyte_reg[1]/Q
                         net (fo=3, routed)           0.117    -0.277    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[1]
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.900    -0.773    sigma/udm/udm_controller/clk_out1
    SLICE_X24Y26         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.135    -0.389    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.066    -0.323    sigma/udm/udm_controller/tx_sendbyte_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.250ns (74.956%)  route 0.084ns (25.044%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.641    -0.523    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X13Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[11]/Q
                         net (fo=5, routed)           0.084    -0.298    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[10]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[11]_i_6_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.189 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]_i_1_n_4
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.916    -0.757    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X12Y44         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.135    -0.375    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.241    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.936%)  route 0.141ns (43.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.636    -0.528    sigma/udm/udm_controller/clk_out1
    SLICE_X23Y34         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/Q
                         net (fo=1, routed)           0.141    -0.246    sigma/udm/udm_controller/in45[3]
    SLICE_X25Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  sigma/udm/udm_controller/RD_DATA_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    sigma/udm/udm_controller/RD_DATA_reg[3]
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.908    -0.765    sigma/udm/udm_controller/clk_out1
    SLICE_X25Y33         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[3]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.135    -0.359    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.092    -0.267    sigma/udm/udm_controller/RD_DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.203    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.158 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[3]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.135    -0.346    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.225    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[31]/Q
                         net (fo=3, routed)           0.152    -0.201    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[31]
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y46          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.953%)  route 0.152ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.668    -0.496    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[7]/Q
                         net (fo=3, routed)           0.152    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[7]
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.945    -0.728    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y40          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.135    -0.345    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121    -0.224    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.667    -0.497    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[2]/Q
                         net (fo=3, routed)           0.153    -0.202    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[2]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[2]
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.944    -0.729    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y39          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.135    -0.346    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.225    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[18]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[18]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[18]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.669    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X5Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[22]/Q
                         net (fo=3, routed)           0.153    -0.200    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[22]
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[22]
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2291, routed)        0.946    -0.727    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X6Y44          FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.135    -0.344    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121    -0.223    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.068    





