<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>uihdmitx</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>TMDS_TX_CLK_N</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_TX_CLK_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TMDS_TX_CLK_P</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_TX_CLK_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>vid_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>VDE_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>VS_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RGB_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>HS_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>uihdmitx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>27921f97</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>uihdmitx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>27921f97</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>30e31b12</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>RSTn_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VS_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HS_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VDE_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RGB_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PCLKX1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PCLKX2_5_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PCLKX5_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_TX_CLK_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_TX_CLK_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_TX_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_TX_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>FAMILY</spirit:name>
        <spirit:displayName>Family</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FAMILY">ULTRASCALE_PLUS</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6245ea8a</spirit:name>
      <spirit:enumeration>ULTRASCALE_PLUS</spirit:enumeration>
      <spirit:enumeration>ULTRASCALE</spirit:enumeration>
      <spirit:enumeration>7FAMILY</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>oserdese2_10to1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>oserdese3_10to1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>TMDSEncoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>uihdmitx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2080032e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>oserdese2_10to1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>oserdese3_10to1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>TMDSEncoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>uihdmitx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/uihdmitx_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_30e31b12</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>uihdmitx_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>FAMILY</spirit:name>
      <spirit:displayName>Family</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.FAMILY" spirit:choiceRef="choice_list_6245ea8a">ULTRASCALE_PLUS</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">uihdmitx_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>uihdmitx_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-16T06:16:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d620cf7_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578bc244_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a850d6f_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d790986_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6f9013_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c49911_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3bae1a_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576bc44d_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3187cf_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f884b_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a42e1d9_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf373de_ARCHIVE_LOCATION">g:/v2020/s01/ch27/fpga_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7641d7b8_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5045bf5a_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e85f13_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7370e4d0_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c0d9a7_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2348a1c5_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dd0bdd_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30481826_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7290879_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b446eb_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512113a_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2696c778_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d245380_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3a5299_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8222e54_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d660f8_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a30a219_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358eaf51_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317f5e58_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57819f54_ARCHIVE_LOCATION">g:/ZU07A-4GB/01_soc_base_7eg/30_vdma_hdmi_out/01_tpg_vdma_dp_720p/zu_prj/uisrc/03_ip/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6d68c8_ARCHIVE_LOCATION">g:/IP2019/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5625a5b3_ARCHIVE_LOCATION">g:/IP2019/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1861407f_ARCHIVE_LOCATION">g:/IP2019/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbe2c5f_ARCHIVE_LOCATION">g:/IP2019/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d65f5c_ARCHIVE_LOCATION">g:/IP2019/uihdmitx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67661667_ARCHIVE_LOCATION">g:/IP2019/uihdmitx</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="104686cd"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8107d0f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a07954df"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="21e15163"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6fd6ecd0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
