#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 28 07:49:48 2020
# Process ID: 127249
# Current directory: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1
# Command line: vivado -log project_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_wrapper.tcl
# Log file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/project_1_wrapper.vds
# Journal file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
162 Beta devices matching pattern found, 162 enabled.
source project_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/debug_pins.xml'
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.605 ; gain = 160.305 ; free physical = 59260 ; free virtual = 519074
Command: synth_design -top project_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 129774
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2888.844 ; gain = 152.715 ; free physical = 57528 ; free virtual = 517343
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_wrapper' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/hdl/project_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'project_1' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2583]
INFO: [Synth 8-6157] synthesizing module 'project_1_PS_0_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_PS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_PS_0_0' (1#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_PS_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'pl_resetn1' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'pl_resetn2' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'pl_resetn3' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'pl_clk2' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7071] port 'pl_clk3' of module 'project_1_PS_0_0' is unconnected for instance 'PS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
WARNING: [Synth 8-7023] instance 'PS_0' of module 'project_1_PS_0_0' has 91 connections declared, but only 83 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3162]
INFO: [Synth 8-6157] synthesizing module 'project_1_PS_0_axi_periph_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4380]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_X563S2' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:144]
INFO: [Synth 8-6157] synthesizing module 'project_1_m00_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m00_regslice_0' (2#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m00_regslice_0' is unconnected for instance 'm00_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:303]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m00_regslice_0' is unconnected for instance 'm00_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:303]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'project_1_m00_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:303]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_X563S2' (3#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:144]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18JUWAI' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:344]
INFO: [Synth 8-6157] synthesizing module 'project_1_m01_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m01_regslice_0' (4#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:491]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'project_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:491]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:491]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'project_1_m01_regslice_0' has 40 connections declared, but only 37 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:491]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18JUWAI' (5#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:344]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11R87N' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:663]
INFO: [Synth 8-6157] synthesizing module 'project_1_m02_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m02_regslice_0' (6#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m02_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m02_regslice_0' is unconnected for instance 'm02_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m02_regslice_0' is unconnected for instance 'm02_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:822]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'project_1_m02_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:822]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11R87N' (7#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:663]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1MV23UZ' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:995]
INFO: [Synth 8-6157] synthesizing module 'project_1_m03_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m03_regslice_0' (8#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m03_regslice_0' is unconnected for instance 'm03_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1154]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m03_regslice_0' is unconnected for instance 'm03_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1154]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'project_1_m03_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1MV23UZ' (9#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:995]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_17VAPTS' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1195]
INFO: [Synth 8-6157] synthesizing module 'project_1_m04_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m04_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m04_regslice_0' (10#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m04_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m04_regslice_0' is unconnected for instance 'm04_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1342]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'project_1_m04_regslice_0' is unconnected for instance 'm04_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1342]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m04_regslice_0' is unconnected for instance 'm04_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1342]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'project_1_m04_regslice_0' has 40 connections declared, but only 37 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1342]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_17VAPTS' (11#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1195]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_KIWD20' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1382]
INFO: [Synth 8-6157] synthesizing module 'project_1_m05_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m05_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m05_regslice_0' (12#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m05_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m05_regslice_0' is unconnected for instance 'm05_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1541]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m05_regslice_0' is unconnected for instance 'm05_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1541]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'project_1_m05_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1541]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_KIWD20' (13#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1382]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1T47QNL' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1582]
INFO: [Synth 8-6157] synthesizing module 'project_1_m06_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m06_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m06_regslice_0' (14#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m06_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m06_regslice_0' is unconnected for instance 'm06_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1741]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m06_regslice_0' is unconnected for instance 'm06_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1741]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'project_1_m06_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1741]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1T47QNL' (15#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1582]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_H0BMJT' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1782]
INFO: [Synth 8-6157] synthesizing module 'project_1_m07_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m07_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m07_regslice_0' (16#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m07_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m07_regslice_0' is unconnected for instance 'm07_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1941]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m07_regslice_0' is unconnected for instance 'm07_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1941]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'project_1_m07_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1941]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_H0BMJT' (17#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1782]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_Z6SUNB' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1982]
INFO: [Synth 8-6157] synthesizing module 'project_1_m08_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m08_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m08_regslice_0' (18#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m08_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m08_regslice_0' is unconnected for instance 'm08_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2141]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m08_regslice_0' is unconnected for instance 'm08_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2141]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'project_1_m08_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2141]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_Z6SUNB' (19#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:1982]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1AXZ4VZ' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2182]
INFO: [Synth 8-6157] synthesizing module 'project_1_m09_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m09_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m09_regslice_0' (20#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m09_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m09_regslice_0' is unconnected for instance 'm09_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2341]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m09_regslice_0' is unconnected for instance 'm09_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2341]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'project_1_m09_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2341]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1AXZ4VZ' (21#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2182]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_50LMUC' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2382]
INFO: [Synth 8-6157] synthesizing module 'project_1_m10_regslice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m10_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m10_regslice_0' (22#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_m10_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m10_regslice_0' is unconnected for instance 'm10_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2541]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m10_regslice_0' is unconnected for instance 'm10_regslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2541]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'project_1_m10_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2541]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_50LMUC' (23#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2382]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UERMDA' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:7240]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_cc_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_cc_0' (24#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'project_1_auto_cc_0' is unconnected for instance 'auto_cc' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:7565]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'project_1_auto_cc_0' is unconnected for instance 'auto_cc' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:7565]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'project_1_auto_cc_0' has 86 connections declared, but only 84 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:7565]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_ds_1' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_ds_1' (25#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_pc_1' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_pc_1' (26#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UERMDA' (27#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:7240]
INFO: [Synth 8-6157] synthesizing module 'project_1_xbar_1' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_xbar_1' (28#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_PS_0_axi_periph_0' (29#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4380]
INFO: [Synth 8-6157] synthesizing module 'project_1_adc_sink_i_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_adc_sink_i_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_adc_sink_i_0' (30#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_adc_sink_i_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_axi_gpio_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_axi_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_axi_gpio_0' (31#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_axi_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_axi_intc_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_axi_intc_0' (32#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_axi_interconnect_0_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6146]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_188O9S' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_188O9S' (33#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1MP7OHK' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:531]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1MP7OHK' (34#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:531]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_VB8JYP' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:863]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_VB8JYP' (35#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:863]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17D02PO' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6830]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_ds_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_ds_0' (36#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_pc_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_pc_0' (37#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17D02PO' (38#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6830]
INFO: [Synth 8-6157] synthesizing module 'project_1_xbar_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_xbar_0' (39#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_xbar_0' is unconnected for instance 'xbar' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6789]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_xbar_0' is unconnected for instance 'xbar' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6789]
WARNING: [Synth 8-7023] instance 'xbar' of module 'project_1_xbar_0' has 40 connections declared, but only 38 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6789]
INFO: [Synth 8-6155] done synthesizing module 'project_1_axi_interconnect_0_0' (40#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:6146]
INFO: [Synth 8-6157] synthesizing module 'project_1_chan_ctrl_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_chan_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_chan_ctrl_fifo_0' (41#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_chan_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_chan_ctrl_reg_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_chan_ctrl_reg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_chan_ctrl_reg_0' (42#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_chan_ctrl_reg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_clk_wiz_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_clk_wiz_0' (43#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_concat_int_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_concat_int_0/synth/project_1_concat_int_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (44#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'project_1_concat_int_0' (45#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_concat_int_0/synth/project_1_concat_int_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'project_1_const_1_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_const_1_0/synth/project_1_const_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (46#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'project_1_const_1_0' (47#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_const_1_0/synth/project_1_const_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'project_1_dac_source_i_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dac_source_i_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dac_source_i_0' (48#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dac_source_i_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_data_source_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_data_source_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_data_source_0' (49#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_data_source_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_data_source_0' is unconnected for instance 'data_source' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3717]
WARNING: [Synth 8-7023] instance 'data_source' of module 'project_1_data_source_0' has 44 connections declared, but only 43 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3717]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_add_keep_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_add_keep_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_add_keep_0' (50#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_add_keep_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_add_keep_trim_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_add_keep_trim_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_add_keep_trim_0' (51#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_add_keep_trim_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ctrl_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ctrl_fifo_0' (52#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ctrl_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_dec_ctrl_fifo_0' is unconnected for instance 'dec_ctrl_fifo' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3785]
WARNING: [Synth 8-7023] instance 'dec_ctrl_fifo' of module 'project_1_dec_ctrl_fifo_0' has 10 connections declared, but only 9 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3785]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ctrl_reg_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ctrl_reg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ctrl_reg_0' (53#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ctrl_reg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ctrl_reinterpret_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ctrl_reinterpret_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ctrl_reinterpret_0' (54#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ctrl_reinterpret_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_data_reinterpret_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_data_reinterpret_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_data_reinterpret_0' (55#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_data_reinterpret_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_dec_data_reinterpret_0' is unconnected for instance 'dec_data_reinterpret' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3817]
WARNING: [Synth 8-7023] instance 'dec_data_reinterpret' of module 'project_1_dec_data_reinterpret_0' has 12 connections declared, but only 11 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3817]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ip_mon_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ip_mon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ip_mon_0' (56#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ip_mon_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_dec_ip_mon_0' is unconnected for instance 'dec_ip_mon' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3829]
WARNING: [Synth 8-7023] instance 'dec_ip_mon' of module 'project_1_dec_ip_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3829]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ip_probe_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ip_probe_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ip_probe_0' (57#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_ip_probe_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_keep_ctrl_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_keep_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_keep_ctrl_fifo_0' (58#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_keep_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_op_mon_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_op_mon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_op_mon_0' (59#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_op_mon_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_dec_op_mon_0' is unconnected for instance 'dec_op_mon' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3872]
WARNING: [Synth 8-7023] instance 'dec_op_mon' of module 'project_1_dec_op_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3872]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_op_probe_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_op_probe_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_op_probe_0' (60#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_op_probe_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_stat_reinterpret_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_stat_reinterpret_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_stat_reinterpret_0' (61#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_dec_stat_reinterpret_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_demod_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_demod_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_demod_0' (62#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_demod_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_add_keep_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_add_keep_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_add_keep_0' (63#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_add_keep_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_add_keep_trim_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_add_keep_trim_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_add_keep_trim_0' (64#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_add_keep_trim_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_ctrl_reinterpret_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_ctrl_reinterpret_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_ctrl_reinterpret_0' (65#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_ctrl_reinterpret_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_enc_ctrl_reinterpret_0' is unconnected for instance 'enc_ctrl_reinterpret' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3966]
WARNING: [Synth 8-7023] instance 'enc_ctrl_reinterpret' of module 'project_1_enc_ctrl_reinterpret_0' has 10 connections declared, but only 9 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3966]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_data_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_data_fifo_0' (66#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_enc_data_fifo_0' is unconnected for instance 'enc_data_fifo' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3976]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_enc_data_fifo_0' is unconnected for instance 'enc_data_fifo' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3976]
WARNING: [Synth 8-7023] instance 'enc_data_fifo' of module 'project_1_enc_data_fifo_0' has 12 connections declared, but only 10 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:3976]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_data_reinterpret_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_data_reinterpret_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_data_reinterpret_0' (67#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_data_reinterpret_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_ip_mon_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_ip_mon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_ip_mon_0' (68#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_ip_mon_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_enc_ip_mon_0' is unconnected for instance 'enc_ip_mon' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4000]
WARNING: [Synth 8-7023] instance 'enc_ip_mon' of module 'project_1_enc_ip_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4000]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_ip_probe_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_ip_probe_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_ip_probe_0' (69#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_ip_probe_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_keep_ctrl_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_keep_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_keep_ctrl_fifo_0' (70#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_keep_ctrl_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_op_mon_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_op_mon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_op_mon_0' (71#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_op_mon_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_enc_op_mon_0' is unconnected for instance 'enc_op_mon' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4043]
WARNING: [Synth 8-7023] instance 'enc_op_mon' of module 'project_1_enc_op_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4043]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_op_probe_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_op_probe_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_op_probe_0' (72#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_enc_op_probe_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_gpio_reset_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_gpio_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_gpio_reset_0' (73#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_gpio_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_hard_chan_data_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_hard_chan_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_hard_chan_data_fifo_0' (74#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_hard_chan_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_hard_data_reg_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_hard_data_reg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_hard_data_reg_0' (75#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_hard_data_reg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_llr_reinterpret_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_llr_reinterpret_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_llr_reinterpret_0' (76#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_llr_reinterpret_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_llr_reinterpret_0' is unconnected for instance 'llr_reinterpret' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4122]
WARNING: [Synth 8-7023] instance 'llr_reinterpret' of module 'project_1_llr_reinterpret_0' has 12 connections declared, but only 11 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4122]
INFO: [Synth 8-6157] synthesizing module 'project_1_llr_reshape_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_llr_reshape_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_llr_reshape_0' (77#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_llr_reshape_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_mod_and_chan_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_mod_and_chan_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_mod_and_chan_0' (78#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_mod_and_chan_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_reset_slice_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_reset_slice_0/synth/project_1_reset_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (79#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'project_1_reset_slice_0' (80#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_reset_slice_0/synth/project_1_reset_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'project_1_rst_PS_0_99M_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rst_PS_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rst_PS_0_99M_0' (81#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rst_PS_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project_1_rst_PS_0_99M_0' is unconnected for instance 'rst_PS_0_99M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4174]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project_1_rst_PS_0_99M_0' is unconnected for instance 'rst_PS_0_99M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4174]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'project_1_rst_PS_0_99M_0' is unconnected for instance 'rst_PS_0_99M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4174]
WARNING: [Synth 8-7023] instance 'rst_PS_0_99M' of module 'project_1_rst_PS_0_99M_0' has 10 connections declared, but only 7 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4174]
INFO: [Synth 8-6157] synthesizing module 'project_1_rst_clk_wiz_100M_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rst_clk_wiz_100M_0' (82#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project_1_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4182]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project_1_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4182]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'project_1_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4182]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'project_1_rst_clk_wiz_100M_0' has 10 connections declared, but only 7 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4182]
INFO: [Synth 8-6157] synthesizing module 'project_1_rst_clk_wiz_300M_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rst_clk_wiz_300M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rst_clk_wiz_300M_0' (83#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rst_clk_wiz_300M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project_1_rst_clk_wiz_300M_0' is unconnected for instance 'rst_clk_wiz_300M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4190]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project_1_rst_clk_wiz_300M_0' is unconnected for instance 'rst_clk_wiz_300M' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4190]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_300M' of module 'project_1_rst_clk_wiz_300M_0' has 10 connections declared, but only 8 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4190]
INFO: [Synth 8-6157] synthesizing module 'project_1_rtc_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rtc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rtc_0' (84#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_rtc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_sd_fec_dec_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_sd_fec_dec_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_sd_fec_dec_0' (85#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_sd_fec_dec_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_sd_fec_enc_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_sd_fec_enc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_sd_fec_enc_0' (86#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_sd_fec_enc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_status_tvalid' of module 'project_1_sd_fec_enc_0' is unconnected for instance 'sd_fec_enc' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4240]
WARNING: [Synth 8-7071] port 'm_axis_status_tdata' of module 'project_1_sd_fec_enc_0' is unconnected for instance 'sd_fec_enc' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4240]
WARNING: [Synth 8-7023] instance 'sd_fec_enc' of module 'project_1_sd_fec_enc_0' has 36 connections declared, but only 34 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4240]
INFO: [Synth 8-6157] synthesizing module 'project_1_src_data_broadcast_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_src_data_broadcast_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_src_data_broadcast_0' (87#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_src_data_broadcast_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project_1_src_data_fifo_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_src_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_src_data_fifo_0' (88#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_src_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_src_data_fifo_0' is unconnected for instance 'src_data_fifo' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4288]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_src_data_fifo_0' is unconnected for instance 'src_data_fifo' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4288]
WARNING: [Synth 8-7023] instance 'src_data_fifo' of module 'project_1_src_data_fifo_0' has 12 connections declared, but only 10 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4288]
INFO: [Synth 8-6157] synthesizing module 'project_1_stats_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_stats_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_stats_0' (89#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_stats_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_stats_0' is unconnected for instance 'stats' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4299]
WARNING: [Synth 8-7023] instance 'stats' of module 'project_1_stats_0' has 36 connections declared, but only 35 given [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:4299]
INFO: [Synth 8-6157] synthesizing module 'project_1_usp_rf_data_converter_0_i_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_usp_rf_data_converter_0_i_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1_usp_rf_data_converter_0_i_0' (90#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-127249-xcosswbld06/realtime/project_1_usp_rf_data_converter_0_i_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project_1' (91#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/synth/project_1.v:2583]
INFO: [Synth 8-6155] done synthesizing module 'project_1_wrapper' (92#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/hdl/project_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2936.723 ; gain = 200.594 ; free physical = 58191 ; free virtual = 518008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2956.531 ; gain = 220.402 ; free physical = 58194 ; free virtual = 518010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2956.531 ; gain = 220.402 ; free physical = 58194 ; free virtual = 518010
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2956.531 ; gain = 0.000 ; free physical = 58185 ; free virtual = 518001
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0/project_1_PS_0_0_in_context.xdc] for cell 'project_1_i/PS_0'
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0/project_1_PS_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0/project_1_PS_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0/project_1_PS_0_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0/project_1_PS_0_0_in_context.xdc:8]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0/project_1_PS_0_0_in_context.xdc] for cell 'project_1_i/PS_0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/project_1_adc_sink_i_0/project_1_adc_sink_i_0_in_context.xdc] for cell 'project_1_i/adc_sink_i'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/project_1_adc_sink_i_0/project_1_adc_sink_i_0_in_context.xdc] for cell 'project_1_i/adc_sink_i'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0/project_1_axi_gpio_0_in_context.xdc] for cell 'project_1_i/axi_gpio'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0/project_1_axi_gpio_0_in_context.xdc] for cell 'project_1_i/axi_gpio'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0/project_1_axi_intc_0_in_context.xdc] for cell 'project_1_i/axi_intc'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0/project_1_axi_intc_0_in_context.xdc] for cell 'project_1_i/axi_intc'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_xbar_0/project_1_xbar_0/project_1_xbar_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_xbar_0/project_1_xbar_0/project_1_xbar_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_reg'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_reg'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc] for cell 'project_1_i/clk_wiz'
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc:8]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc] for cell 'project_1_i/clk_wiz'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dac_source_i_0/project_1_dac_source_i_0/project_1_dac_source_i_0_in_context.xdc] for cell 'project_1_i/dac_source_i'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dac_source_i_0/project_1_dac_source_i_0/project_1_dac_source_i_0_in_context.xdc] for cell 'project_1_i/dac_source_i'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/project_1_data_source_0/project_1_data_source_0_in_context.xdc] for cell 'project_1_i/data_source'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/project_1_data_source_0/project_1_data_source_0_in_context.xdc] for cell 'project_1_i/data_source'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_add_keep_0/project_1_dec_add_keep_0/project_1_dec_add_keep_0_in_context.xdc] for cell 'project_1_i/dec_add_keep'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_add_keep_0/project_1_dec_add_keep_0/project_1_dec_add_keep_0_in_context.xdc] for cell 'project_1_i/dec_add_keep'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/dec_add_keep_trim'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/dec_add_keep_trim'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reg'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reg'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reinterpret'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_data_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_data_reinterpret'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/dec_ip_mon'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/dec_ip_mon'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/dec_ip_probe'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/dec_ip_probe'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_keep_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_keep_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_op_mon_0/project_1_dec_op_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/dec_op_mon'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_op_mon_0/project_1_dec_op_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/dec_op_mon'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_op_probe_0/project_1_dec_op_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/dec_op_probe'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_op_probe_0/project_1_dec_op_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/dec_op_probe'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_stat_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_stat_reinterpret'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_demod_0/project_1_demod_0/project_1_demod_0_in_context.xdc] for cell 'project_1_i/demod'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_demod_0/project_1_demod_0/project_1_demod_0_in_context.xdc] for cell 'project_1_i/demod'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_add_keep_0/project_1_enc_add_keep_0/project_1_dec_add_keep_0_in_context.xdc] for cell 'project_1_i/enc_add_keep'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_add_keep_0/project_1_enc_add_keep_0/project_1_dec_add_keep_0_in_context.xdc] for cell 'project_1_i/enc_add_keep'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/enc_add_keep_trim'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/enc_add_keep_trim'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_ctrl_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_ctrl_reinterpret'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0_in_context.xdc] for cell 'project_1_i/enc_data_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0_in_context.xdc] for cell 'project_1_i/enc_data_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_data_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_data_reinterpret'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/enc_ip_mon'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/enc_ip_mon'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/enc_ip_probe'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/enc_ip_probe'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/enc_keep_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/enc_keep_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_op_mon_0/project_1_enc_op_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/enc_op_mon'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_op_mon_0/project_1_enc_op_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/enc_op_mon'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_op_probe_0/project_1_enc_op_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/enc_op_probe'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_op_probe_0/project_1_enc_op_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/enc_op_probe'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0/project_1_gpio_reset_0_in_context.xdc] for cell 'project_1_i/gpio_reset'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0/project_1_gpio_reset_0_in_context.xdc] for cell 'project_1_i/gpio_reset'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0_in_context.xdc] for cell 'project_1_i/hard_chan_data_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0_in_context.xdc] for cell 'project_1_i/hard_chan_data_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0/project_1_hard_data_reg_0_in_context.xdc] for cell 'project_1_i/hard_data_reg'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0/project_1_hard_data_reg_0_in_context.xdc] for cell 'project_1_i/hard_data_reg'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0_in_context.xdc] for cell 'project_1_i/llr_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0_in_context.xdc] for cell 'project_1_i/llr_reinterpret'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_llr_reshape_0/project_1_llr_reshape_0/project_1_llr_reshape_0_in_context.xdc] for cell 'project_1_i/llr_reshape'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_llr_reshape_0/project_1_llr_reshape_0/project_1_llr_reshape_0_in_context.xdc] for cell 'project_1_i/llr_reshape'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_mod_and_chan_0/project_1_mod_and_chan_0/project_1_mod_and_chan_0_in_context.xdc] for cell 'project_1_i/mod_and_chan'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_mod_and_chan_0/project_1_mod_and_chan_0/project_1_mod_and_chan_0_in_context.xdc] for cell 'project_1_i/mod_and_chan'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_100M'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_300M'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_300M'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0_in_context.xdc] for cell 'project_1_i/rst_PS_0_99M'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0_in_context.xdc] for cell 'project_1_i/rst_PS_0_99M'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rtc_0/project_1_rtc_0/project_1_rtc_0_in_context.xdc] for cell 'project_1_i/rtc'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rtc_0/project_1_rtc_0/project_1_rtc_0_in_context.xdc] for cell 'project_1_i/rtc'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0_in_context.xdc] for cell 'project_1_i/sd_fec_dec'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0_in_context.xdc] for cell 'project_1_i/sd_fec_dec'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0_in_context.xdc] for cell 'project_1_i/sd_fec_enc'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0_in_context.xdc] for cell 'project_1_i/sd_fec_enc'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0_in_context.xdc] for cell 'project_1_i/src_data_broadcast'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0_in_context.xdc] for cell 'project_1_i/src_data_broadcast'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_src_data_fifo_0/project_1_src_data_fifo_0/project_1_src_data_fifo_0_in_context.xdc] for cell 'project_1_i/src_data_fifo'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_src_data_fifo_0/project_1_src_data_fifo_0/project_1_src_data_fifo_0_in_context.xdc] for cell 'project_1_i/src_data_fifo'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/project_1_stats_0/project_1_stats_0_in_context.xdc] for cell 'project_1_i/stats'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/project_1_stats_0/project_1_stats_0_in_context.xdc] for cell 'project_1_i/stats'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i'
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc:4]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_xbar_1/project_1_xbar_1/project_1_xbar_1_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/xbar'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_xbar_1/project_1_xbar_1/project_1_xbar_1_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/xbar'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0/project_1_auto_ds_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0/project_1_auto_ds_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_pc_0/project_1_auto_pc_0/project_1_auto_pc_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_pc_0/project_1_auto_pc_0/project_1_auto_pc_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0/project_1_auto_cc_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0/project_1_auto_cc_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1/project_1_auto_ds_1_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1/project_1_auto_ds_1_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_pc_1/project_1_auto_pc_1/project_1_auto_pc_1_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_pc_1/project_1_auto_pc_1/project_1_auto_pc_1_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0/project_1_m00_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0/project_1_m00_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0/project_1_m01_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0/project_1_m01_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0/project_1_m01_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0/project_1_m01_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0/project_1_m05_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0/project_1_m05_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0/project_1_m02_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Vivado 12-584] No ports matched 's_axi_aclk'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'adc0_clk_p'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dac0_clk_p'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'adc0_axis_aclk'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'dac0_axis_aclk'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
WARNING: [Vivado 12-180] No cells matched '.*rf(?:da|ad)c_exdes_ctrl_i/.+(?:slv_rden_r_reg|slv_wdata_r_internal_reg|slv_addr_reg).*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:86]
WARNING: [Vivado 12-180] No cells matched '.*rf(?:da|ad)c_exdes_ctrl_i.*\/(?:ad|da)c[0-9]{2}_.+_reg.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:87]
WARNING: [Vivado 12-508] No pins matched '.*rf(?:da|ad)c_exdes_ctrl_i.*/slv_rdata_reg.+/D'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *adc_sink_i*ds_slice_0*}'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:98]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *dac_source_i*dg_slice_0*}'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:101]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.910 ; gain = 0.000 ; free physical = 58048 ; free virtual = 517870
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3086.910 ; gain = 0.000 ; free physical = 58048 ; free virtual = 517870
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'project_1_i/src_data_broadcast' at clock pin 'aclk' is different from the actual clock period '3.333', this can lead to different synthesis results.
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.754 ; gain = 366.625 ; free physical = 58159 ; free virtual = 517982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.754 ; gain = 366.625 ; free physical = 58159 ; free virtual = 517982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_clk_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_clk_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_clk_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_clk_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_v_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_v_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_v_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_v_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 24).
Applied set_property DONT_TOUCH = true for project_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/adc_sink_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/axi_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/chan_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/chan_ctrl_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/concat_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/const_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dac_source_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/data_source. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_add_keep. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_add_keep_trim. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_ctrl_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_ctrl_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_data_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_ip_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_ip_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_keep_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_op_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_op_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/dec_stat_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/demod. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_add_keep. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_add_keep_trim. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_ctrl_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_data_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_ip_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_ip_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_keep_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_op_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/enc_op_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/gpio_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/hard_chan_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/hard_data_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/llr_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/llr_reshape. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/mod_and_chan. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/reset_slice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/rst_clk_wiz_300M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/rst_PS_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/rtc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/sd_fec_dec. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/sd_fec_enc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/src_data_broadcast. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/src_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/stats. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/usp_rf_data_converter_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.754 ; gain = 366.625 ; free physical = 58160 ; free virtual = 517982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.754 ; gain = 366.625 ; free physical = 58164 ; free virtual = 517987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3102.754 ; gain = 366.625 ; free physical = 58146 ; free virtual = 517975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 3399.441 ; gain = 663.312 ; free physical = 57655 ; free virtual = 517483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 3400.441 ; gain = 664.312 ; free physical = 57654 ; free virtual = 517482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:12 . Memory (MB): peak = 3421.488 ; gain = 685.359 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |project_1_xbar_1                      |         1|
|2     |project_1_m00_regslice_0              |         1|
|3     |project_1_m01_regslice_0              |         1|
|4     |project_1_m02_regslice_0              |         1|
|5     |project_1_m03_regslice_0              |         1|
|6     |project_1_m04_regslice_0              |         1|
|7     |project_1_m05_regslice_0              |         1|
|8     |project_1_m06_regslice_0              |         1|
|9     |project_1_m07_regslice_0              |         1|
|10    |project_1_m08_regslice_0              |         1|
|11    |project_1_m09_regslice_0              |         1|
|12    |project_1_m10_regslice_0              |         1|
|13    |project_1_auto_cc_0                   |         1|
|14    |project_1_auto_ds_1                   |         1|
|15    |project_1_auto_pc_1                   |         1|
|16    |project_1_xbar_0                      |         1|
|17    |project_1_auto_ds_0                   |         1|
|18    |project_1_auto_pc_0                   |         1|
|19    |project_1_PS_0_0                      |         1|
|20    |project_1_adc_sink_i_0                |         1|
|21    |project_1_axi_gpio_0                  |         1|
|22    |project_1_axi_intc_0                  |         1|
|23    |project_1_chan_ctrl_fifo_0            |         1|
|24    |project_1_chan_ctrl_reg_0             |         1|
|25    |project_1_clk_wiz_0                   |         1|
|26    |project_1_dac_source_i_0              |         1|
|27    |project_1_data_source_0               |         1|
|28    |project_1_dec_add_keep_0              |         1|
|29    |project_1_dec_add_keep_trim_0         |         1|
|30    |project_1_dec_ctrl_fifo_0             |         1|
|31    |project_1_dec_ctrl_reg_0              |         1|
|32    |project_1_dec_ctrl_reinterpret_0      |         1|
|33    |project_1_dec_data_reinterpret_0      |         1|
|34    |project_1_dec_ip_mon_0                |         1|
|35    |project_1_dec_ip_probe_0              |         1|
|36    |project_1_dec_keep_ctrl_fifo_0        |         1|
|37    |project_1_dec_op_mon_0                |         1|
|38    |project_1_dec_op_probe_0              |         1|
|39    |project_1_dec_stat_reinterpret_0      |         1|
|40    |project_1_demod_0                     |         1|
|41    |project_1_enc_add_keep_0              |         1|
|42    |project_1_enc_add_keep_trim_0         |         1|
|43    |project_1_enc_ctrl_reinterpret_0      |         1|
|44    |project_1_enc_data_fifo_0             |         1|
|45    |project_1_enc_data_reinterpret_0      |         1|
|46    |project_1_enc_ip_mon_0                |         1|
|47    |project_1_enc_ip_probe_0              |         1|
|48    |project_1_enc_keep_ctrl_fifo_0        |         1|
|49    |project_1_enc_op_mon_0                |         1|
|50    |project_1_enc_op_probe_0              |         1|
|51    |project_1_gpio_reset_0                |         1|
|52    |project_1_hard_chan_data_fifo_0       |         1|
|53    |project_1_hard_data_reg_0             |         1|
|54    |project_1_llr_reinterpret_0           |         1|
|55    |project_1_llr_reshape_0               |         1|
|56    |project_1_mod_and_chan_0              |         1|
|57    |project_1_rst_PS_0_99M_0              |         1|
|58    |project_1_rst_clk_wiz_100M_0          |         1|
|59    |project_1_rst_clk_wiz_300M_0          |         1|
|60    |project_1_rtc_0                       |         1|
|61    |project_1_sd_fec_dec_0                |         1|
|62    |project_1_sd_fec_enc_0                |         1|
|63    |project_1_src_data_broadcast_0        |         1|
|64    |project_1_src_data_fifo_0             |         1|
|65    |project_1_stats_0                     |         1|
|66    |project_1_usp_rf_data_converter_0_i_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |project_1_PS_0                      |     1|
|2     |project_1_adc_sink_i                |     1|
|3     |project_1_auto_cc                   |     1|
|4     |project_1_auto_ds                   |     2|
|6     |project_1_auto_pc                   |     2|
|8     |project_1_axi_gpio                  |     1|
|9     |project_1_axi_intc                  |     1|
|10    |project_1_chan_ctrl_fifo            |     1|
|11    |project_1_chan_ctrl_reg             |     1|
|12    |project_1_clk_wiz                   |     1|
|13    |project_1_dac_source_i              |     1|
|14    |project_1_data_source               |     1|
|15    |project_1_dec_add_keep              |     1|
|16    |project_1_dec_add_keep_trim         |     1|
|17    |project_1_dec_ctrl_fifo             |     1|
|18    |project_1_dec_ctrl_reg              |     1|
|19    |project_1_dec_ctrl_reinterpret      |     1|
|20    |project_1_dec_data_reinterpret      |     1|
|21    |project_1_dec_ip_mon                |     1|
|22    |project_1_dec_ip_probe              |     1|
|23    |project_1_dec_keep_ctrl_fifo        |     1|
|24    |project_1_dec_op_mon                |     1|
|25    |project_1_dec_op_probe              |     1|
|26    |project_1_dec_stat_reinterpret      |     1|
|27    |project_1_demod                     |     1|
|28    |project_1_enc_add_keep              |     1|
|29    |project_1_enc_add_keep_trim         |     1|
|30    |project_1_enc_ctrl_reinterpret      |     1|
|31    |project_1_enc_data_fifo             |     1|
|32    |project_1_enc_data_reinterpret      |     1|
|33    |project_1_enc_ip_mon                |     1|
|34    |project_1_enc_ip_probe              |     1|
|35    |project_1_enc_keep_ctrl_fifo        |     1|
|36    |project_1_enc_op_mon                |     1|
|37    |project_1_enc_op_probe              |     1|
|38    |project_1_gpio_reset                |     1|
|39    |project_1_hard_chan_data_fifo       |     1|
|40    |project_1_hard_data_reg             |     1|
|41    |project_1_llr_reinterpret           |     1|
|42    |project_1_llr_reshape               |     1|
|43    |project_1_m00_regslice              |     1|
|44    |project_1_m01_regslice              |     1|
|45    |project_1_m02_regslice              |     1|
|46    |project_1_m03_regslice              |     1|
|47    |project_1_m04_regslice              |     1|
|48    |project_1_m05_regslice              |     1|
|49    |project_1_m06_regslice              |     1|
|50    |project_1_m07_regslice              |     1|
|51    |project_1_m08_regslice              |     1|
|52    |project_1_m09_regslice              |     1|
|53    |project_1_m10_regslice              |     1|
|54    |project_1_mod_and_chan              |     1|
|55    |project_1_rst_PS_0_99M              |     1|
|56    |project_1_rst_clk_wiz_100M          |     1|
|57    |project_1_rst_clk_wiz_300M          |     1|
|58    |project_1_rtc                       |     1|
|59    |project_1_sd_fec_dec                |     1|
|60    |project_1_sd_fec_enc                |     1|
|61    |project_1_src_data_broadcast        |     1|
|62    |project_1_src_data_fifo             |     1|
|63    |project_1_stats                     |     1|
|64    |project_1_usp_rf_data_converter_0_i |     1|
|65    |project_1_xbar                      |     2|
|67    |IBUF                                |     2|
|68    |OBUF                                |    11|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.430 ; gain = 691.301 ; free physical = 57651 ; free virtual = 517479
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 3427.430 ; gain = 545.078 ; free physical = 57690 ; free virtual = 517519
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 3427.434 ; gain = 691.301 ; free physical = 57691 ; free virtual = 517519
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3434.367 ; gain = 0.000 ; free physical = 57761 ; free virtual = 517589
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.086 ; gain = 0.000 ; free physical = 57684 ; free virtual = 517512
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 3472.086 ; gain = 1056.480 ; free physical = 57778 ; free virtual = 517607
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/project_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_wrapper_utilization_synth.rpt -pb project_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 07:51:50 2020...
