{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556861554261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556861554271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:32:34 2019 " "Processing started: Fri May 03 00:32:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556861554271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556861554271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalCalculator -c DigitalCalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalCalculator -c DigitalCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556861554271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556861554821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556861554821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalcalculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalcalculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalCalculator " "Found entity 1: DigitalCalculator" {  } { { "DigitalCalculator.bdf" "" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/DigitalCalculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556861563017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalCalculator " "Elaborating entity \"DigitalCalculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556861563147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/281/Digital-Calculator/DigitalCalculator/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556861563247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst5 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst5\"" {  } { { "DigitalCalculator.bdf" "inst5" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/DigitalCalculator.bdf" { { -80 1160 1296 32 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556861563247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bdc.v 1 1 " "Using design file bdc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bdc " "Found entity 1: bdc" {  } { { "bdc.v" "" { Text "U:/281/Digital-Calculator/DigitalCalculator/bdc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556861563337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bdc bdc:inst1 " "Elaborating entity \"bdc\" for hierarchy \"bdc:inst1\"" {  } { { "DigitalCalculator.bdf" "inst1" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/DigitalCalculator.bdf" { { 32 848 984 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556861563337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calcblock.bdf 1 1 " "Using design file calcblock.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CalcBlock " "Found entity 1: CalcBlock" {  } { { "calcblock.bdf" "" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/calcblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556861563427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcBlock CalcBlock:inst " "Elaborating entity \"CalcBlock\" for hierarchy \"CalcBlock:inst\"" {  } { { "DigitalCalculator.bdf" "inst" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/DigitalCalculator.bdf" { { 224 504 656 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556861563427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556861563519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer CalcBlock:inst\|debouncer:inst3 " "Elaborating entity \"debouncer\" for hierarchy \"CalcBlock:inst\|debouncer:inst3\"" {  } { { "calcblock.bdf" "inst3" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/calcblock.bdf" { { 16 208 352 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556861563519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556861563609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 CalcBlock:inst\|debouncer:inst3\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"CalcBlock:inst\|debouncer:inst3\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/debouncer.bdf" { { 360 368 488 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556861563609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerswitchoralu.v 1 1 " "Using design file registerswitchoralu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSwitchorALU " "Found entity 1: RegisterSwitchorALU" {  } { { "registerswitchoralu.v" "" { Text "U:/281/Digital-Calculator/DigitalCalculator/registerswitchoralu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556861563709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556861563709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSwitchorALU CalcBlock:inst\|RegisterSwitchorALU:inst1 " "Elaborating entity \"RegisterSwitchorALU\" for hierarchy \"CalcBlock:inst\|RegisterSwitchorALU:inst1\"" {  } { { "calcblock.bdf" "inst1" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/calcblock.bdf" { { 224 880 1048 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556861563709 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst FSM " "Node instance \"inst\" instantiates undefined entity \"FSM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "calcblock.bdf" "inst" { Schematic "U:/281/Digital-Calculator/DigitalCalculator/calcblock.bdf" { { 272 528 688 432 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1556861563749 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556861564009 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 03 00:32:44 2019 " "Processing ended: Fri May 03 00:32:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556861564009 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556861564009 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556861564009 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556861564009 ""}
