{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720082936820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720082936828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 16:48:56 2024 " "Processing started: Thu Jul 04 16:48:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720082936828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720082936828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display -c Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720082936828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720082937405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720082937405 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.bdf" "" { Schematic "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720082949683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720082949683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display " "Elaborating entity \"Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720082949684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scaler.v 1 1 " "Using design file scaler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "scaler.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720082949705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720082949705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler scaler:inst " "Elaborating entity \"scaler\" for hierarchy \"scaler:inst\"" {  } { { "display.bdf" "inst" { Schematic "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/display.bdf" { { 184 264 432 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720082949705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 scaler.v(15) " "Verilog HDL assignment warning at scaler.v(15): truncated value with size 32 to match size of target (6)" {  } { { "scaler.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/scaler.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720082949707 "|Display|scaler:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.v 1 1 " "Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720082949724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720082949724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "display.bdf" "inst3" { Schematic "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/display.bdf" { { 168 544 680 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720082949748 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 fsm.v(26) " "Verilog HDL warning at fsm.v(26): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949830 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1348 0 1350 fsm.v(27) " "Verilog HDL warning at fsm.v(27): number of words (1348) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949833 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1097 0 1350 fsm.v(31) " "Verilog HDL warning at fsm.v(31): number of words (1097) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949835 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1097 0 1350 fsm.v(32) " "Verilog HDL warning at fsm.v(32): number of words (1097) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949837 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "870 0 1350 fsm.v(36) " "Verilog HDL warning at fsm.v(36): number of words (870) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949839 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "870 0 1350 fsm.v(37) " "Verilog HDL warning at fsm.v(37): number of words (870) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949840 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "383 0 1350 fsm.v(41) " "Verilog HDL warning at fsm.v(41): number of words (383) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949842 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "383 0 1350 fsm.v(42) " "Verilog HDL warning at fsm.v(42): number of words (383) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949843 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "551 0 1350 fsm.v(46) " "Verilog HDL warning at fsm.v(46): number of words (551) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949844 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "551 0 1350 fsm.v(47) " "Verilog HDL warning at fsm.v(47): number of words (551) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949846 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "576 0 1350 fsm.v(51) " "Verilog HDL warning at fsm.v(51): number of words (576) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 51 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949847 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "576 0 1350 fsm.v(52) " "Verilog HDL warning at fsm.v(52): number of words (576) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 52 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949848 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "222 0 1350 fsm.v(56) " "Verilog HDL warning at fsm.v(56): number of words (222) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 56 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949849 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "222 0 1350 fsm.v(57) " "Verilog HDL warning at fsm.v(57): number of words (222) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 57 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949850 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "233 0 1350 fsm.v(61) " "Verilog HDL warning at fsm.v(61): number of words (233) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 61 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949851 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "233 0 1350 fsm.v(62) " "Verilog HDL warning at fsm.v(62): number of words (233) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949852 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "218 0 1350 fsm.v(66) " "Verilog HDL warning at fsm.v(66): number of words (218) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 66 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949853 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "218 0 1350 fsm.v(67) " "Verilog HDL warning at fsm.v(67): number of words (218) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 67 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949854 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "865 0 1350 fsm.v(71) " "Verilog HDL warning at fsm.v(71): number of words (865) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 71 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949855 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "865 0 1350 fsm.v(72) " "Verilog HDL warning at fsm.v(72): number of words (865) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 72 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949857 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "508 0 1350 fsm.v(76) " "Verilog HDL warning at fsm.v(76): number of words (508) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 76 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949858 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "508 0 1350 fsm.v(77) " "Verilog HDL warning at fsm.v(77): number of words (508) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 77 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949860 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "238 0 1350 fsm.v(81) " "Verilog HDL warning at fsm.v(81): number of words (238) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 81 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949861 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "238 0 1350 fsm.v(82) " "Verilog HDL warning at fsm.v(82): number of words (238) in memory file does not match the number of elements in the address range \[0:1350\]" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 82 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720082949862 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.v(108) " "Verilog HDL assignment warning at fsm.v(108): truncated value with size 32 to match size of target (4)" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720082950188 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fsm.v(115) " "Verilog HDL assignment warning at fsm.v(115): truncated value with size 32 to match size of target (11)" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720082950188 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(140) " "Verilog HDL assignment warning at fsm.v(140): truncated value with size 32 to match size of target (1)" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720082950217 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "X_vec\[1348..1350\] 0 fsm.v(12) " "Net \"X_vec\[1348..1350\]\" at fsm.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720082950391 "|Display|FSM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Y_vec\[1348..1350\] 0 fsm.v(13) " "Net \"Y_vec\[1348..1350\]\" at fsm.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "fsm.v" "" { Text "F:/OcsilloscopeDisplay/OcsilloscopeDisplay/fsm.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720082950391 "|Display|FSM:inst3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720083007043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720083051847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720083051847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9731 " "Implemented 9731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720083052828 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720083052828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9721 " "Implemented 9721 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720083052828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720083052828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720083052876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 16:50:52 2024 " "Processing ended: Thu Jul 04 16:50:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720083052876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720083052876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720083052876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720083052876 ""}
