Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jun 21 19:39:32 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                             Logical Path                                                             | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.177      | 2.940(33%)  | 6.237(67%) | -0.059     | 0.647 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[10][28]/D |
| Path #2   | 10.000      | 9.083      | 2.859(32%)  | 6.224(68%) | -0.054     | 0.746 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[14][27]/D |
| Path #3   | 10.000      | 9.080      | 2.859(32%)  | 6.221(68%) | -0.054     | 0.750 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[15][27]/D |
| Path #4   | 10.000      | 9.081      | 2.859(32%)  | 6.222(68%) | -0.052     | 0.750 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[0][27]/D  |
| Path #5   | 10.000      | 9.071      | 2.940(33%)  | 6.131(67%) | -0.058     | 0.754 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[6][28]/D  |
| Path #6   | 10.000      | 9.116      | 2.595(29%)  | 6.521(71%) | -0.057     | 0.761 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[1][17]/D  |
| Path #7   | 10.000      | 9.029      | 2.940(33%)  | 6.089(67%) | -0.058     | 0.811 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[7][28]/D  |
| Path #8   | 10.000      | 9.174      | 2.641(29%)  | 6.533(71%) | -0.059     | 0.813 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_zero_flag_reg/D        |
| Path #9   | 10.000      | 9.007      | 2.940(33%)  | 6.067(67%) | -0.061     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[13][28]/D |
| Path #10  | 10.000      | 9.036      | 2.940(33%)  | 6.096(67%) | -0.058     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[12][28]/D |
| Path #11  | 10.000      | 9.030      | 2.940(33%)  | 6.090(67%) | -0.061     | 0.842 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[9][28]/D  |
| Path #12  | 10.000      | 9.034      | 2.589(29%)  | 6.445(71%) | -0.056     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[8][16]/D  |
| Path #13  | 10.000      | 9.003      | 2.709(31%)  | 6.294(69%) | -0.051     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[15][21]/D |
| Path #14  | 10.000      | 8.992      | 2.940(33%)  | 6.052(67%) | -0.061     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[11][28]/D |
| Path #15  | 10.000      | 8.995      | 2.595(29%)  | 6.400(71%) | -0.055     | 0.848 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[3][17]/D  |
| Path #16  | 10.000      | 8.999      | 2.859(32%)  | 6.140(68%) | -0.055     | 0.850 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[3][27]/D  |
| Path #17  | 10.000      | 8.990      | 2.595(29%)  | 6.395(71%) | -0.056     | 0.851 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[0][17]/D  |
| Path #18  | 10.000      | 8.991      | 2.595(29%)  | 6.396(71%) | -0.055     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[2][17]/D  |
| Path #19  | 10.000      | 8.982      | 2.595(29%)  | 6.387(71%) | -0.057     | 0.859 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[14][17]/D |
| Path #20  | 10.000      | 8.965      | 2.745(31%)  | 6.220(69%) | -0.058     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[2][23]/D  |
| Path #21  | 10.000      | 8.941      | 2.745(31%)  | 6.196(69%) | -0.061     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[1][23]/D  |
| Path #22  | 10.000      | 8.959      | 2.877(33%)  | 6.082(67%) | -0.053     | 0.871 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[11][25]/D |
| Path #23  | 10.000      | 8.948      | 2.940(33%)  | 6.008(67%) | -0.063     | 0.872 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[8][28]/D  |
| Path #24  | 10.000      | 8.947      | 2.859(32%)  | 6.088(68%) | -0.054     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[2][27]/D  |
| Path #25  | 10.000      | 8.956      | 2.859(32%)  | 6.097(68%) | -0.052     | 0.889 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[1][27]/D  |
| Path #26  | 10.000      | 8.948      | 2.823(32%)  | 6.125(68%) | -0.057     | 0.893 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[11][24]/D |
| Path #27  | 10.000      | 9.008      | 2.719(31%)  | 6.289(69%) | -0.030     | 0.895 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT6-(2)-LUT5-(4)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[3][12]/D  |
| Path #28  | 10.000      | 8.760      | 2.713(31%)  | 6.047(69%) | -0.056     | 0.901 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT6-(2)-LUT5-(2)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[14][12]/D |
| Path #29  | 10.000      | 8.970      | 2.940(33%)  | 6.030(67%) | -0.059     | 0.905 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[5][28]/D  |
| Path #30  | 10.000      | 8.931      | 2.579(29%)  | 6.352(71%) | -0.058     | 0.908 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[15][16]/D |
| Path #31  | 10.000      | 8.918      | 2.877(33%)  | 6.041(67%) | -0.057     | 0.909 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[5][25]/D  |
| Path #32  | 10.000      | 8.958      | 2.589(29%)  | 6.369(71%) | -0.058     | 0.918 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[10][16]/D |
| Path #33  | 10.000      | 8.911      | 2.877(33%)  | 6.034(67%) | -0.054     | 0.919 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[13][25]/D |
| Path #34  | 10.000      | 8.916      | 2.589(30%)  | 6.327(70%) | -0.059     | 0.923 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[7][16]/D  |
| Path #35  | 10.000      | 8.934      | 3.045(35%)  | 5.889(65%) | -0.046     | 0.927 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[11][21]/D |
| Path #36  | 10.000      | 8.914      | 2.706(31%)  | 6.208(69%) | -0.054     | 0.930 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[15][20]/D |
| Path #37  | 10.000      | 8.806      | 2.595(30%)  | 6.211(70%) | -0.138     | 0.939 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[15][17]/D |
| Path #38  | 10.000      | 8.939      | 2.709(31%)  | 6.230(69%) | -0.057     | 0.941 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[1][21]/D  |
| Path #39  | 10.000      | 8.919      | 2.877(33%)  | 6.042(67%) | -0.054     | 0.947 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[8][25]/D  |
| Path #40  | 10.000      | 8.855      | 2.745(31%)  | 6.110(69%) | -0.061     | 0.953 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[3][23]/D  |
| Path #41  | 10.000      | 8.882      | 2.579(30%)  | 6.303(70%) | -0.059     | 0.957 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[1][16]/D  |
| Path #42  | 10.000      | 8.877      | 3.064(35%)  | 5.813(65%) | -0.063     | 0.957 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[2][30]/D  |
| Path #43  | 10.000      | 8.870      | 2.589(30%)  | 6.281(70%) | -0.056     | 0.958 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[9][16]/D  |
| Path #44  | 10.000      | 8.865      | 2.589(30%)  | 6.276(70%) | -0.060     | 0.958 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[12][16]/D |
| Path #45  | 10.000      | 6.163      | 1.148(19%)  | 5.015(81%) | -2.462     | 0.960 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(16)-LUT4-(29)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                            | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][4]/CE  |
| Path #46  | 10.000      | 8.708      | 2.713(32%)  | 5.995(68%) | -0.049     | 0.961 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT6-(2)-LUT5-(2)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[15][12]/D |
| Path #47  | 10.000      | 8.872      | 2.823(32%)  | 6.049(68%) | -0.057     | 0.968 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[5][24]/D  |
| Path #48  | 10.000      | 8.908      | 2.877(33%)  | 6.031(67%) | -0.052     | 0.974 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[10][25]/D |
| Path #49  | 10.000      | 8.904      | 2.706(31%)  | 6.198(69%) | -0.055     | 0.974 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[14][20]/D |
| Path #50  | 10.000      | 8.877      | 2.719(31%)  | 6.158(69%) | -0.030     | 0.977 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT6-(2)-LUT5-(4)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[0][12]/D  |
| Path #51  | 10.000      | 8.895      | 2.877(33%)  | 6.018(67%) | -0.055     | 0.984 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[12][25]/D |
| Path #52  | 10.000      | 8.857      | 2.865(33%)  | 5.992(67%) | -0.054     | 0.987 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[15][25]/D |
| Path #53  | 10.000      | 8.851      | 3.117(36%)  | 5.734(64%) | -0.059     | 0.988 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[14][28]/D |
| Path #54  | 10.000      | 8.845      | 2.745(32%)  | 6.100(68%) | -0.063     | 0.989 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[14][23]/D |
| Path #55  | 10.000      | 8.851      | 2.865(33%)  | 5.986(67%) | -0.054     | 0.993 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[14][25]/D |
| Path #56  | 10.000      | 8.896      | 2.719(31%)  | 6.177(69%) | -0.031     | 0.997 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT6-(2)-LUT5-(4)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[1][12]/D  |
| Path #57  | 10.000      | 8.874      | 2.940(34%)  | 5.934(66%) | -0.060     | 0.999 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[4][28]/D  |
| Path #58  | 10.000      | 8.875      | 3.168(36%)  | 5.707(64%) | -0.057     | 1.004 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[6][26]/D  |
| Path #59  | 10.000      | 8.872      | 3.250(37%)  | 5.622(63%) | -0.055     | 1.007 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[7][27]/D  |
| Path #60  | 10.000      | 8.853      | 2.709(31%)  | 6.144(69%) | -0.035     | 1.009 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[14][21]/D |
| Path #61  | 10.000      | 8.843      | 3.045(35%)  | 5.798(65%) | -0.045     | 1.010 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[4][21]/D  |
| Path #62  | 10.000      | 8.837      | 3.250(37%)  | 5.587(63%) | -0.054     | 1.013 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[13][27]/D |
| Path #63  | 10.000      | 8.831      | 2.865(33%)  | 5.966(67%) | -0.054     | 1.013 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[2][25]/D  |
| Path #64  | 10.000      | 8.856      | 2.719(31%)  | 6.137(69%) | -0.050     | 1.013 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT6-(2)-LUT5-(4)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[2][12]/D  |
| Path #65  | 10.000      | 8.830      | 3.250(37%)  | 5.580(63%) | -0.054     | 1.014 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[10][27]/D |
| Path #66  | 10.000      | 8.814      | 3.250(37%)  | 5.564(63%) | -0.054     | 1.029 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[11][27]/D |
| Path #67  | 10.000      | 8.816      | 3.250(37%)  | 5.566(63%) | -0.052     | 1.030 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[12][27]/D |
| Path #68  | 10.000      | 8.823      | 2.745(32%)  | 6.078(68%) | -0.061     | 1.034 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[0][23]/D  |
| Path #69  | 10.000      | 8.807      | 2.823(33%)  | 5.984(67%) | -0.056     | 1.035 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[9][24]/D  |
| Path #70  | 10.000      | 8.792      | 3.238(37%)  | 5.554(63%) | -0.057     | 1.035 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[12][31]/D |
| Path #71  | 10.000      | 8.839      | 2.709(31%)  | 6.130(69%) | -0.055     | 1.040 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[2][21]/D  |
| Path #72  | 10.000      | 8.818      | 2.877(33%)  | 5.941(67%) | -0.057     | 1.045 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[6][25]/D  |
| Path #73  | 10.000      | 8.775      | 3.238(37%)  | 5.537(63%) | -0.058     | 1.051 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[4][31]/D  |
| Path #74  | 10.000      | 8.799      | 3.045(35%)  | 5.754(65%) | -0.047     | 1.052 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[10][21]/D |
| Path #75  | 10.000      | 8.845      | 2.605(30%)  | 6.240(70%) | -0.036     | 1.053 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT5-(10)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 10          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[5][15]/D  |
| Path #76  | 10.000      | 8.767      | 3.238(37%)  | 5.529(63%) | -0.061     | 1.056 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[6][31]/D  |
| Path #77  | 10.000      | 8.778      | 3.238(37%)  | 5.540(63%) | -0.057     | 1.063 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[8][31]/D  |
| Path #78  | 10.000      | 8.777      | 3.250(38%)  | 5.527(62%) | -0.056     | 1.065 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[9][27]/D  |
| Path #79  | 10.000      | 8.805      | 2.589(30%)  | 6.216(70%) | -0.063     | 1.066 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[4][16]/D  |
| Path #80  | 10.000      | 8.777      | 3.064(35%)  | 5.713(65%) | -0.061     | 1.066 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[15][30]/D |
| Path #81  | 10.000      | 8.774      | 3.238(37%)  | 5.536(63%) | -0.057     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[9][31]/D  |
| Path #82  | 10.000      | 8.762      | 2.706(31%)  | 6.056(69%) | -0.055     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[3][20]/D  |
| Path #83  | 10.000      | 8.765      | 2.589(30%)  | 6.176(70%) | -0.061     | 1.071 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[13][16]/D |
| Path #84  | 10.000      | 8.773      | 2.877(33%)  | 5.896(67%) | -0.051     | 1.074 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[9][25]/D  |
| Path #85  | 10.000      | 8.772      | 2.709(31%)  | 6.063(69%) | -0.056     | 1.075 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[0][21]/D  |
| Path #86  | 10.000      | 8.761      | 3.238(37%)  | 5.523(63%) | -0.057     | 1.085 | 0.035             | Safely Timed       | Same Clock        | 14           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(10)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[11][31]/D |
| Path #87  | 10.000      | 8.718      | 2.669(31%)  | 6.049(69%) | -0.056     | 1.086 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT4-(10)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 10          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[12][14]/D |
| Path #88  | 10.000      | 8.734      | 2.624(31%)  | 6.110(69%) | -0.061     | 1.089 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[11][19]/D |
| Path #89  | 10.000      | 8.777      | 3.045(35%)  | 5.732(65%) | -0.030     | 1.090 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[12][21]/D |
| Path #90  | 10.000      | 8.751      | 2.706(31%)  | 6.045(69%) | -0.056     | 1.091 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[2][20]/D  |
| Path #91  | 10.000      | 8.777      | 3.045(35%)  | 5.732(65%) | -0.029     | 1.091 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[8][21]/D  |
| Path #92  | 10.000      | 8.768      | 2.706(31%)  | 6.062(69%) | -0.057     | 1.094 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[1][20]/D  |
| Path #93  | 10.000      | 8.781      | 3.045(35%)  | 5.736(65%) | -0.030     | 1.096 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[13][21]/D |
| Path #94  | 10.000      | 8.728      | 2.877(33%)  | 5.851(67%) | -0.057     | 1.098 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(38)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(10)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 38          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][0]/C                        | r_register_reg[4][25]/D  |
| Path #95  | 10.000      | 8.722      | 3.117(36%)  | 5.605(64%) | -0.061     | 1.101 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[15][28]/D |
| Path #96  | 10.000      | 8.747      | 2.605(30%)  | 6.142(70%) | -0.035     | 1.101 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT5-(10)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 10          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[12][15]/D |
| Path #97  | 10.000      | 8.766      | 3.045(35%)  | 5.721(65%) | -0.029     | 1.103 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(40)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(10)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 40          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][2]/C                        | r_register_reg[6][21]/D  |
| Path #98  | 10.000      | 8.727      | 2.263(26%)  | 6.464(74%) | -0.053     | 1.103 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][29]/D |
| Path #99  | 10.000      | 8.702      | 2.669(31%)  | 6.033(69%) | -0.054     | 1.104 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT6-(1)-LUT4-(10)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 10          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[9][14]/D  |
| Path #100 | 10.000      | 8.736      | 2.579(30%)  | 6.157(70%) | -0.058     | 1.104 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(6)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 6           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[14][1]/C                       | r_register_reg[2][16]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 |  3  |  4  |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+---+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
| (none)            | 5.000ns     | 1 |  0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 |  0 | 145 | 166 | 203 | 24 | 27 | 59 | 81 | 24 | 93 | 54 | 54 | 47 | 11 |
+-------------------+-------------+---+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


