// GPU side of the small two-rank all-gather over RoCE (rdma_proxy.c has the host side and the region layout).
//
// Two-rank re-implementation of the GPU side of b12x's "RoCEnante" one-shot RoCE all-gather
// (https://github.com/local-inference-lab/b12x, b12x/comm/roce/_allgather_cute.py at commit
// 8a99d639410e39d5f39cb4037675331beceea1d4; Apache License 2.0, Luke Alonso and the b12x contributors),
// after its CUDA C++ port in MiaAI-Lab's GLM-5.3-Flash TensorFold recipe (patches/0006-cuda-roce-allgather.patch,
// tensorfold/cuda/roce.cu; Apache License 2.0, Copyright 2026 MiaAI-Lab). The five stages, the PTX load/store
// helpers, the arrival-counter doorbell, the acquire wait on the flag and the device-epoch advance follow that port.
// Modified for TensorFold: two ranks, one HCA, one flag per slot, a fixed grid, the epoch/counters/stop word in one
// device state tensor, stop on timeout in place of the poison record.
//
// One launch of GRID blocks:
//   1. every block copies its share of the local shard into the send slot (seq & 1) and to its own place in the
//      output, then one fence a block (system-wide, after the block's barrier);
//   2. the last block to arrive (a free-running counter, compared modulo GRID) stores the slot's byte count and rings
//      ctrl.seq for the proxy thread, which RDMA-writes the slot and then a flag to the peer;
//   3. each block waits for the peer's flag of this slot to read seq (system-scope acquire loads; a bounded wait
//      records the sequence in ctrl[4] and stops further launches);
//   4. every block copies the peer's shard from recv to the output (four loads in flight a thread);
//   5. the last block to leave advances the device epoch, so a CUDA graph replays the exchange with the next seq.
//
// TF_RDMA_TRACE=N (``gather_kernel<true>``; off: ``<false>``, the kernel as before): %globaltimer stamps of each
// gather's phases in a device ring of N entries (index seq & (N-1)), read by ``RdmaGather.trace_stats``. The phase
// split follows jayleaton/deepseek-v41-tensorfold-spark's G14a gather trace (patch 0002 roce.cu, Apache-2.0; the idea,
// no code copied).
#include <ATen/ATen.h>
#include <torch/types.h>
#include <ATen/cuda/CUDAContext.h>
#include <c10/cuda/CUDAGuard.h>
#include <stdint.h>

namespace {

constexpr int GRID = 8;

__device__ __forceinline__ uint32_t ld_acquire_sys(const uint32_t* p) {
    uint32_t v;
    asm volatile("ld.acquire.sys.global.u32 %0, [%1];" : "=r"(v) : "l"(p) : "memory");
    return v;
}
__device__ __forceinline__ uint32_t ld_relaxed_gpu(const uint32_t* p) {
    uint32_t v;
    asm volatile("ld.relaxed.gpu.global.u32 %0, [%1];" : "=r"(v) : "l"(p) : "memory");
    return v;
}
__device__ __forceinline__ void st_relaxed_sys(uint32_t* p, uint32_t v) {
    asm volatile("st.relaxed.sys.global.u32 [%0], %1;" ::"l"(p), "r"(v) : "memory");
}
__device__ __forceinline__ void st_release_sys(uint32_t* p, uint32_t v) {
    asm volatile("st.release.sys.global.u32 [%0], %1;" ::"l"(p), "r"(v) : "memory");
}
__device__ __forceinline__ unsigned long long globaltimer() {
    unsigned long long t;
    asm volatile("mov.u64 %0, %%globaltimer;" : "=l"(t));
    return t;
}
__device__ __forceinline__ uint4 ld_sys_v4(const uint4* p) {
    uint4 v;
    asm volatile("ld.relaxed.sys.global.v4.u32 {%0, %1, %2, %3}, [%4];"
                 : "=r"(v.x), "=r"(v.y), "=r"(v.z), "=r"(v.w) : "l"(p) : "memory");
    return v;
}

// trace entry (TRACE): [0] seq, [1] start (block 0), [2] staged (block 0, its stores done), [3] rung (the last block
// to arrive, after the doorbell), [4] flag seen (block 0), [5] copied (block 0, its copy-out done), [6] end (the last
// block to leave), [7] block 0's flag polls; globaltimer ns
template <bool TRACE>
__global__ void __launch_bounds__(256) gather_kernel(const uint4* __restrict__ in, uint4* __restrict__ out, int packs,
                                                     uint32_t nbytes, char* region, long long flag_off,
                                                     long long send_off, long long recv_off, long long slot_bytes,
                                                     uint32_t* state, uint32_t spin, int rank,
                                                     unsigned long long* trace, uint32_t trace_mask) {
    // state: [0] epoch (last completed seq), [1] arrivals, [2] departures, [3] stopped (a wait timed out)
    __shared__ int ok;
    const int tid = threadIdx.x;
    const uint32_t seq = ld_relaxed_gpu(state) + 1u, slot = seq & 1u;
    uint32_t* ctrl = reinterpret_cast<uint32_t*>(region);
    unsigned long long* te = TRACE ? trace + 8ull * (seq & trace_mask) : nullptr;
    const bool lead = TRACE && blockIdx.x == 0 && tid == 0;
    if (lead) {
        te[0] = seq;
        te[1] = globaltimer();
    }
    if (ld_relaxed_gpu(state + 3) != 0u) return;
    const int index = blockIdx.x * blockDim.x + tid, stride = gridDim.x * blockDim.x;

    uint4* send = reinterpret_cast<uint4*>(region + send_off + slot * slot_bytes);           // 1. stage
    uint4* mine_out = out + (long long)rank * packs;
    for (int i = index; i < packs; i += stride) {     // (the own shard goes out now, while the peer's is on the wire)
        const uint4 v = in[i];
        send[i] = v;
        mine_out[i] = v;
    }
    __syncthreads();                                  // the block's stores, then one system fence for them all
    if (lead) te[2] = globaltimer();
    if (tid == 0) {                                                                           // 2. doorbell
        __threadfence_system();
        const uint32_t prior = atomicAdd(state + 1, 1u);
        if ((prior + 1u) % gridDim.x == 0u) {
            __threadfence_system();
            st_relaxed_sys(ctrl + 1 + slot, nbytes);
            st_release_sys(ctrl, seq);
            if (TRACE) te[3] = globaltimer();
        }
        const uint32_t* flag = reinterpret_cast<const uint32_t*>(region + flag_off + slot * 64);   // 3. wait
        uint32_t polls = 0;
        ok = 1;
        while (ld_acquire_sys(flag) != seq) {
            if (++polls >= spin) {
                st_relaxed_sys(ctrl + 4, seq);
                atomicExch(state + 3, seq);
                ok = 0;
                break;
            }
        }
        if (lead) {
            te[4] = globaltimer();
            te[7] = polls;
        }
    }
    __syncthreads();
    if (ok) {                                                                                 // 4. copy out
        const uint4* peer = reinterpret_cast<const uint4*>(region + recv_off + slot * slot_bytes);
        uint4* peer_out = out + (long long)(1 - rank) * packs;
        int i = index;
        for (; i + 3 * stride < packs; i += 4 * stride) {     // four loads in flight a thread
            const uint4 a = ld_sys_v4(peer + i), b = ld_sys_v4(peer + i + stride);
            const uint4 c = ld_sys_v4(peer + i + 2 * stride), d = ld_sys_v4(peer + i + 3 * stride);
            peer_out[i] = a;
            peer_out[i + stride] = b;
            peer_out[i + 2 * stride] = c;
            peer_out[i + 3 * stride] = d;
        }
        for (; i < packs; i += stride) peer_out[i] = ld_sys_v4(peer + i);
    }
    __threadfence();                                                                          // 5. epoch
    __syncthreads();
    if (lead) te[5] = globaltimer();
    if (tid == 0) {
        const uint32_t prior = atomicAdd(state + 2, 1u);
        if (TRACE && (prior + 1u) % gridDim.x == 0u) te[6] = globaltimer();
        if ((prior + 1u) % gridDim.x == 0u && ld_relaxed_gpu(state + 3) == 0u) atomicExch(state, seq);
    }
}

}  // namespace

void rdma_gather(const at::Tensor& in, at::Tensor& out, int64_t region, int64_t flag_off, int64_t send_off,
                 int64_t recv_off, int64_t slot_bytes, at::Tensor& state, int64_t spin, int64_t rank, int64_t trace,
                 int64_t trace_mask) {
    TORCH_CHECK(in.is_cuda() && out.is_cuda() && state.is_cuda(), "rdma gather: CUDA tensors");
    TORCH_CHECK(in.is_contiguous() && out.is_contiguous(), "rdma gather: contiguous tensors");
    const int64_t nbytes = in.numel() * in.element_size();
    TORCH_CHECK(nbytes % 16 == 0 && nbytes <= slot_bytes, "rdma gather: 16-byte multiple within a slot");
    TORCH_CHECK(out.numel() * out.element_size() == 2 * nbytes, "rdma gather: out holds both shards");
    TORCH_CHECK(reinterpret_cast<uintptr_t>(in.data_ptr()) % 16 == 0 && reinterpret_cast<uintptr_t>(out.data_ptr()) % 16 == 0,
                "rdma gather: 16-byte aligned tensors");
    const at::cuda::CUDAGuard guard(in.device());
    auto kernel = trace ? gather_kernel<true> : gather_kernel<false>;       // trace: a device ring of 8 x u64 entries
    kernel<<<GRID, 256, 0, at::cuda::getCurrentCUDAStream()>>>(
        reinterpret_cast<const uint4*>(in.data_ptr()), reinterpret_cast<uint4*>(out.data_ptr()), (int)(nbytes / 16),
        (uint32_t)nbytes, reinterpret_cast<char*>(region), flag_off, send_off, recv_off, slot_bytes,
        reinterpret_cast<uint32_t*>(state.data_ptr()), (uint32_t)spin, (int)rank,
        reinterpret_cast<unsigned long long*>(trace), (uint32_t)trace_mask);
    C10_CUDA_KERNEL_LAUNCH_CHECK();
}

