<!doctype html><html lang=zh-cn><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=robots content="noodp"><meta http-equiv=x-ua-compatible content="IE=edge, chrome=1"><title>Verilog 转 Spice 网表 - 退思轩</title><meta name=Description content="和光同尘，与时舒卷"><meta property="og:title" content="Verilog 转 Spice 网表"><meta property="og:description" content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta property="og:type" content="article"><meta property="og:url" content="https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"><meta property="og:image" content="https://kwang.life/images/favicons/logo.png"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-06-27T17:37:00+08:00"><meta property="article:modified_time" content="2022-06-27T17:37:00+08:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://kwang.life/images/favicons/logo.png"><meta name=twitter:title content="Verilog 转 Spice 网表"><meta name=twitter:description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta name=application-name content="退思轩"><meta name=apple-mobile-web-app-title content="退思轩"><meta name=theme-color content="#ffffff"><meta name=msapplication-TileColor content="#da532c"><link rel="shortcut icon" type=image/x-icon href=/favicon.ico><link rel=icon type=image/png sizes=32x32 href=/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/favicon-16x16.png><link rel=apple-touch-icon sizes=180x180 href=/apple-touch-icon.png><link rel=mask-icon href=/safari-pinned-tab.svg color=#5bbad5><link rel=manifest href=/site.webmanifest><link rel=canonical href=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/><link rel=prev href=https://kwang.life/2022/06/%E7%BB%93%E5%90%88-tar-%E5%92%8C-openssl-%E5%8A%A0%E5%AF%86%E6%96%87%E4%BB%B6%E5%8F%8A%E7%9B%AE%E5%BD%95/><link rel=next href=https://kwang.life/2022/08/linux-%E9%85%8D%E7%BD%AE-github-%E8%B4%A6%E5%8F%B7/><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/normalize.css@8.0.1/normalize.min.css><link rel=stylesheet href=/css/style.min.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.13.0/css/all.min.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/animate.css@3.7.2/animate.min.css><script type=application/ld+json>{"@context":"http://schema.org","@type":"BlogPosting","headline":"Verilog 转 Spice 网表","inLanguage":"zh-CN","mainEntityOfPage":{"@type":"WebPage","@id":"https:\/\/kwang.life\/2022\/06\/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8\/"},"image":["https:\/\/kwang.life\/images\/Apple-Devices-Preview.png"],"genre":"posts","keywords":"数模混合集成电路, Verilog, Spice","wordcount":810,"url":"https:\/\/kwang.life\/2022\/06\/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8\/","datePublished":"2022-06-27T17:37:00+08:00","dateModified":"2022-06-27T17:37:00+08:00","license":"本作品采用知识共享署名-非商业性使用-相同方式共享 4.0 国际许可协议进行许可","publisher":{"@type":"Organization","name":"Kai Wang","logo":"https:\/\/kwang.life\/images\/favicons\/logo.png"},"author":{"@type":"Person","name":"Kai Wang"},"description":""}</script></head><body header-desktop=fixed header-mobile=auto><script type=text/javascript>(window.localStorage&&localStorage.getItem('theme')?localStorage.getItem('theme')==='dark':'auto'==='auto'?window.matchMedia('(prefers-color-scheme: dark)').matches:'auto'==='dark')&&document.body.setAttribute('theme','dark')</script><div id=mask></div><div class=wrapper><header class=desktop id=header-desktop><div class=header-wrapper><div class=header-title><a href=/ title=退思轩>退思轩</a></div><div class=menu><div class=menu-inner><a class=menu-item href=/posts/>所有文章 </a><a class=menu-item href=/tags/>标签 </a><a class=menu-item href=/categories/>分类 </a><a class=menu-item href=/friends/>友链 </a><a class=menu-item href=/about/>关于 </a><span class="menu-item delimiter"></span><span class="menu-item search" id=search-desktop>
<input type=text placeholder=搜索文章标题或内容... id=search-input-desktop>
<a href=javascript:void(0); class="search-button search-toggle" id=search-toggle-desktop title=搜索><i class="fas fa-search fa-fw"></i></a>
<a href=javascript:void(0); class="search-button search-clear" id=search-clear-desktop title=清空><i class="fas fa-times-circle fa-fw"></i></a>
<span class="search-button search-loading" id=search-loading-desktop><i class="fas fa-spinner fa-fw fa-spin"></i></span>
</span><a href=javascript:void(0); class="menu-item theme-switch" title=切换主题><i class="fas fa-adjust fa-fw"></i></a></div></div></div></header><header class=mobile id=header-mobile><div class=header-container><div class=header-wrapper><div class=header-title><a href=/ title=退思轩>退思轩</a></div><div class=menu-toggle id=menu-toggle-mobile><span></span><span></span><span></span></div></div><div class=menu id=menu-mobile><div class=search-wrapper><div class="search mobile" id=search-mobile><input type=text placeholder=搜索文章标题或内容... id=search-input-mobile>
<a href=javascript:void(0); class="search-button search-toggle" id=search-toggle-mobile title=搜索><i class="fas fa-search fa-fw"></i></a>
<a href=javascript:void(0); class="search-button search-clear" id=search-clear-mobile title=清空><i class="fas fa-times-circle fa-fw"></i></a>
<span class="search-button search-loading" id=search-loading-mobile><i class="fas fa-spinner fa-fw fa-spin"></i></span></div><a href=javascript:void(0); class=search-cancel id=search-cancel-mobile>取消</a></div><a class=menu-item href=/posts/ title>所有文章</a><a class=menu-item href=/tags/ title>标签</a><a class=menu-item href=/categories/ title>分类</a><a class=menu-item href=/friends/ title>友链</a><a class=menu-item href=/about/ title>关于</a><a href=javascript:void(0); class="menu-item theme-switch" title=切换主题>
<i class="fas fa-adjust fa-fw"></i></a></div></div></header><div class="search-dropdown desktop"><div id=search-dropdown-desktop></div></div><div class="search-dropdown mobile"><div id=search-dropdown-mobile></div></div><main class=main><div class=container><div class=toc id=toc-auto><h2 class=toc-title>目录</h2><div class=toc-content id=toc-content-auto></div></div><article class="page single"><h1 class="single-title animated flipInX">Verilog 转 Spice 网表</h1><div class=post-meta><div class=post-meta-line><span class=post-author><a href=https://kwang.life/ title=Author target=_blank rel="noopener noreffer author" class=author><i class="fas fa-user-circle fa-fw"></i>Kai Wang</a></span>&nbsp;<span class=post-category>收录于 <a href=/categories/%E8%AE%BA%E8%8A%AF%E6%9C%AD%E8%AE%B0/><i class="far fa-folder fa-fw"></i>论芯札记</a></span></div><div class=post-meta-line><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime=2022-06-27>2022-06-27</time>&nbsp;<i class="fas fa-pencil-alt fa-fw"></i>&nbsp;约 810 字&nbsp;
<i class="far fa-clock fa-fw"></i>&nbsp;预计阅读 2 分钟&nbsp;</div></div><div class="details toc" id=toc-static kept><div class="details-summary toc-title"><span>目录</span>
<span><i class="details-icon fas fa-angle-right"></i></span></div><div class="details-content toc-content" id=toc-content-static><nav id=TableOfContents></nav></div></div><div class=content id=content><p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>v21vs</span> <span class=o>-</span><span class=mi>64</span> <span class=o>-</span>sn <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> ..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span><span class=mi>0</span>UTPUT<span class=o>/</span>TOP_TSCam.pg.v<span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> .<span class=o>/</span>Pixel.pg.v <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>PDK<span class=o>/</span>SMIC<span class=o>/</span>SMIC55LL<span class=o>/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span class=o>/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span class=o>/</span>Calibre<span class=o>/</span>LVS<span class=o>/</span>empty_subckt.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD_CELL<span class=o>/</span>SMIC-55<span class=o>/</span>SCC55NLL_HD_LVT_V2.0b<span class=o>/</span>SCC55NLL_HD_LVT_V2p0b<span class=o>/</span>cdl<span class=o>/</span>SCC55NLL_HD_LVT_V2p0.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD CELL<span class=o>/</span>SMIC-55<span class=o>/</span>I0<span class=o>/</span>SP55NLLD2RP OV3 VOp7<span class=o>/</span><span class=mi>1</span>vs<span class=o>/</span>SP55NLLD2RP_OV3_VOp7.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s.</span><span class=o>/</span>SPAD.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-o</span> TOP_TSCam.cdl
</span></span></code></pre></td></tr></table></div></div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span><span class=lnt>49
</span><span class=lnt>50
</span><span class=lnt>51
</span><span class=lnt>52
</span><span class=lnt>53
</span><span class=lnt>54
</span><span class=lnt>55
</span><span class=lnt>56
</span><span class=lnt>57
</span><span class=lnt>58
</span><span class=lnt>59
</span><span class=lnt>60
</span><span class=lnt>61
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-shell data-lang=shell><span class=line><span class=cl>-a &lt;c1&gt;<span class=o>[</span>&lt;c2&gt;<span class=o>]</span>    : Change array delimiters from the default <span class=s2>&#34;[]&#34;</span>. 
</span></span><span class=line><span class=cl>                 :     c1 replaces left side <span class=s1>&#39;[&#39;</span>. 
</span></span><span class=line><span class=cl>                 :     c2 optionally replaces right side <span class=s1>&#39;]&#39;</span>. 
</span></span><span class=line><span class=cl>-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span class=line><span class=cl>                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span class=k>do</span> not already have a 
</span></span><span class=line><span class=cl>                     connection specified. 
</span></span><span class=line><span class=cl>                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span class=line><span class=cl>                     -addpin is not compatitble with -i. 
</span></span><span class=line><span class=cl>-b               : Preserve backslash character in escaped identifiers. 
</span></span><span class=line><span class=cl>-cb              : Prefer CALDRCLVSEVE<span class=o>(</span>Calibre CB<span class=o>)</span> license during license search.      
</span></span><span class=line><span class=cl>-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span class=line><span class=cl>-cfg &lt;filename&gt;  : Config file <span class=k>for</span> passing IP blocks related information. This will    
</span></span><span class=line><span class=cl>                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span class=line><span class=cl>                     subckt from the Verilog.                                          
</span></span><span class=line><span class=cl>-e               : Generate empty .SUBCKT statements <span class=o>(</span>no instances are translated<span class=o>)</span>     
</span></span><span class=line><span class=cl>                     -e is useful <span class=k>for</span> generating <span class=s2>&#34;black box&#34;</span> subcircuits from library files 
</span></span><span class=line><span class=cl>-h<span class=o>[</span>elp<span class=o>]</span>          : Help.  Prints this message.                                         
</span></span><span class=line><span class=cl>-i               : Make calls using pins in order <span class=o>(</span>traditional spice<span class=o>)</span> not with <span class=nv>$PINS</span>.  
</span></span><span class=line><span class=cl>                     For non-Calibre use only, avoid using -i option <span class=k>for</span> LVS.            
</span></span><span class=line><span class=cl>-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span class=line><span class=cl>-incvdir         : Add INCLUDE path <span class=k>for</span> files <span class=sb>`</span>include<span class=err>&#39;</span>ed from verilog files.          
</span></span><span class=line><span class=cl>-l &lt;filename&gt;    : Defines the Verilog library file name <span class=o>(</span>the library is not translated<span class=o>)</span>.  
</span></span><span class=line><span class=cl>                     The library file is parsed <span class=k>for</span> interface pin configurations<span class=o>(</span>see -s<span class=o>)</span>.  
</span></span><span class=line><span class=cl>-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span class=k>for</span>     
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span class=line><span class=cl>-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span class=k>for</span>   
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span class=line><span class=cl>-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span class=line><span class=cl>-o &lt;filename&gt;    : Defines the file <span class=k>for</span> the resulting Spice-like netlist to be used in   
</span></span><span class=line><span class=cl>                     the LVS <span class=o>(</span>layout versus schematic<span class=o>)</span> application. This result will   
</span></span><span class=line><span class=cl>                     include a translation of the Verilog netlist.                     
</span></span><span class=line><span class=cl>-s &lt;filename&gt;    : Causes the string .INCLUDE <span class=s2>&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span class=line><span class=cl>                     the generated spice file <span class=o>(</span>-o<span class=o>)</span>.                                    
</span></span><span class=line><span class=cl>                     -s does not cause v2lvs to <span class=nb>read</span> the SPICE file <span class=o>(</span>see -lsr and -lsp<span class=o>)</span>.   
</span></span><span class=line><span class=cl>-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span class=line><span class=cl>-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span class=line><span class=cl>-sk              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span class=line><span class=cl>-sl              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span class=line><span class=cl>-sn              : Default power and ground nets are not connected to globals.         
</span></span><span class=line><span class=cl>-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span class=line><span class=cl>-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC <span class=nb>source</span> template file to be written to an svdb database. 
</span></span><span class=line><span class=cl>-p &lt;string&gt;      : Defines a prefix to be used <span class=k>for</span> primitive gate instantiations.      
</span></span><span class=line><span class=cl>-u &lt;string&gt;      : Defines a prefix <span class=k>for</span> the naming of unnamed pins in module instantiations. 
</span></span><span class=line><span class=cl>-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span class=line><span class=cl>-werror          : Treat Warnings as Errors <span class=o>(</span>-w &lt;n&gt; applies<span class=o>)</span>.                          
</span></span><span class=line><span class=cl>-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span class=m>2</span> is the default.             
</span></span><span class=line><span class=cl>                         <span class=m>0</span> - no warnings.                                              
</span></span><span class=line><span class=cl>                         <span class=m>1</span> - level <span class=m>0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span class=line><span class=cl>                         <span class=m>2</span> - level <span class=m>1</span> warnings + calls to undeclared modules.           
</span></span><span class=line><span class=cl>                         <span class=m>3</span> - level <span class=m>2</span> warnings + called port array width mismatches.    
</span></span><span class=line><span class=cl>                                             + unsupported compiler directives.        
</span></span><span class=line><span class=cl>                         <span class=m>4</span> - level <span class=m>3</span> warnings + all ignored constructs.                
</span></span><span class=line><span class=cl>                           <span class=o>(</span>i.e. delays, charges etc<span class=o>)</span> 
</span></span><span class=line><span class=cl>-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span class=line><span class=cl>-undef_mod       : This switch tells v2lvs not to <span class=k>do</span> special handling <span class=k>for</span> undefined modules. 
</span></span><span class=line><span class=cl>-version         : Show v2lvs version.                                                 
</span></span><span class=line><span class=cl>-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an <span class=nv>$argv</span> list, access by <span class=s2>&#34;[lindex </span><span class=nv>$argv</span><span class=s2> </span><span class=nv>$n</span><span class=s2>]&#34;</span>. 
</span></span><span class=line><span class=cl>                     Only one <span class=s2>&#34;--&#34;</span> switch is allowed. 
</span></span><span class=line><span class=cl>                     Take care to properly escape special shell characters.
</span></span></code></pre></td></tr></table></div></div></div><div class=post-footer id=post-footer><div class=post-info><div class=post-info-line><div class=post-info-mod><span>更新于 2022-06-27</span></div><div class=post-info-license></div></div><div class=post-info-line><div class=post-info-md><span><a class=link-to-markdown href=/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/index.md target=_blank>阅读原始文档</a></span></div><div class=post-info-share><span><a href=javascript:void(0); title="分享到 Twitter" data-sharer=twitter data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-title="Verilog 转 Spice 网表" data-hashtags=数模混合集成电路,Verilog,Spice><i class="fab fa-twitter fa-fw"></i></a><a href=javascript:void(0); title="分享到 Facebook" data-sharer=facebook data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-hashtag=数模混合集成电路><i class="fab fa-facebook-square fa-fw"></i></a><a href=javascript:void(0); title="分享到 WhatsApp" data-sharer=whatsapp data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-title="Verilog 转 Spice 网表" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href=javascript:void(0); title="分享到 Line" data-sharer=line data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-title="Verilog 转 Spice 网表"><i data-svg-src=https://cdn.jsdelivr.net/npm/simple-icons@2.14.0/icons/line.svg></i></a><a href=javascript:void(0); title="分享到 微博" data-sharer=weibo data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-title="Verilog 转 Spice 网表"><i class="fab fa-weibo fa-fw"></i></a><a href=javascript:void(0); title="分享到 Evernote" data-sharer=evernote data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-title="Verilog 转 Spice 网表"><i class="fab fa-evernote fa-fw"></i></a><a href=javascript:void(0); title="分享到 Trello" data-sharer=trello data-url=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/ data-title="Verilog 转 Spice 网表" data-description><i class="fab fa-trello fa-fw"></i></a></span></div></div></div><div class=post-info-more><section class=post-tags><i class="fas fa-tags fa-fw"></i>&nbsp;<a href=/tags/%E6%95%B0%E6%A8%A1%E6%B7%B7%E5%90%88%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/>数模混合集成电路</a>,&nbsp;<a href=/tags/verilog/>Verilog</a>,&nbsp;<a href=/tags/spice/>Spice</a></section><section><span><a href=javascript:void(0); onclick=window.history.back()>返回</a></span>&nbsp;|&nbsp;<span><a href=/>主页</a></span></section></div><div class=post-nav><a href=/2022/06/%E7%BB%93%E5%90%88-tar-%E5%92%8C-openssl-%E5%8A%A0%E5%AF%86%E6%96%87%E4%BB%B6%E5%8F%8A%E7%9B%AE%E5%BD%95/ class=prev rel=prev title="结合 TAR 和 OpenSSL 加密文件及目录"><i class="fas fa-angle-left fa-fw"></i>结合 TAR 和 OpenSSL 加密文件及目录</a>
<a href=/2022/08/linux-%E9%85%8D%E7%BD%AE-github-%E8%B4%A6%E5%8F%B7/ class=next rel=next title="Linux 配置 GitHub 账号">Linux 配置 GitHub 账号<i class="fas fa-angle-right fa-fw"></i></a></div></div><div id=comments><div id=gitalk class=comment></div><noscript>Please enable JavaScript to view the comments powered by <a href=https://github.com/gitalk/gitalk></a>Gitalk</a>.</noscript></div></article></div></main><footer class=footer><div class=footer-container><div class=footer-line>由 <a href=https://gohugo.io/ target=_blank rel="noopener noreffer" title="Hugo 0.100.2">Hugo</a> 强力驱动 | 主题 - <a href=https://github.com/dillonzq/LoveIt target=_blank rel="noopener noreffer" title="LoveIt 0.2.10"><i class="far fa-kiss-wink-heart fa-fw"></i> LoveIt</a></div><div class=footer-line><i class="far fa-copyright fa-fw"></i><span itemprop=copyrightYear>2012 - 2023</span><span class=author itemprop=copyrightHolder>&nbsp;<a href=https://kwang.life/ target=_blank>Kai Wang</a></span>&nbsp;|&nbsp;<span class=license><a rel="license external nofollow noopener noreffer" href=https://creativecommons.org/licenses/by-nc/4.0/ target=_blank>CC BY-NC 4.0</a></span></div></div></footer></div><div id=fixed-buttons><a href=# id=back-to-top class=fixed-button title=回到顶部><i class="fas fa-arrow-up fa-fw"></i>
</a><a href=# id=view-comments class=fixed-button title=查看评论><i class="fas fa-comment fa-fw"></i></a></div><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/gitalk@1.7.2/dist/gitalk.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/lightgallery.js@1.2.0/dist/css/lightgallery.min.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/katex.min.css><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/contrib/copy-tex.min.css><script type=text/javascript src=https://cdn.jsdelivr.net/npm/gitalk@1.7.2/dist/gitalk.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/smooth-scroll@16.1.3/dist/smooth-scroll.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/autocomplete.js@0.37.1/dist/autocomplete.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/algoliasearch@4.2.0/dist/algoliasearch-lite.umd.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/lazysizes@5.2.2/lazysizes.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/lightgallery.js@1.2.0/dist/js/lightgallery.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/lg-thumbnail.js@1.2.0/dist/lg-thumbnail.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/lg-zoom.js@1.2.0/dist/lg-zoom.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/clipboard@2.0.6/dist/clipboard.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/sharer.js@0.4.0/sharer.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/katex.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/contrib/auto-render.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/contrib/copy-tex.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/contrib/mhchem.min.js></script><script type=text/javascript>window.config={code:{copyTitle:"复制到剪贴板",maxShownLines:10},comment:{gitalk:{admin:["Ivy-End"],clientID:"2433941672aec8c104f3",clientSecret:"2244cea67c20949457eec66e6977bcaddc7899d0",id:"2022-06-27T17:37:00+08:00",owner:"Ivy-End",repo:"BlogComments",title:"Verilog 转 Spice 网表"}},lightGallery:{actualSize:!1,exThumbImage:"data-thumbnail",hideBarsDelay:2e3,selector:".lightgallery",speed:400,thumbContHeight:80,thumbWidth:80,thumbnail:!0},math:{delimiters:[{display:!0,left:"$$",right:"$$"},{display:!0,left:"\\[",right:"\\]"},{display:!0,left:"$$",right:"$$"},{display:!1,left:"$",right:"$"},{display:!1,left:"\\(",right:"\\)"},{display:!1,left:"$",right:"$"}],strict:!1},search:{algoliaAppID:"PASDMWALPK",algoliaIndex:"index.zh-cn",algoliaSearchKey:"b42948e51daaa93df92381c8e2ac0f93",highlightTag:"em",maxResultLength:10,noResultsFound:"没有找到结果",snippetLength:50,type:"algolia"}}</script><script type=text/javascript src=/js/theme.min.js></script><script type=text/javascript>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','37961659',{anonymize_ip:!0})</script><script type=text/javascript src="https://www.googletagmanager.com/gtag/js?id=37961659" async></script></body></html>