
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 8.2.2004 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.18.0-193.28.1.el8_2.x86_64' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -sverilog -full64 -kdb -lca -debug_access +nospecify +notimingchecks \
+lint=TFIPC-L -timescale=1ns/100fs +define+no_warning +define+TSMC_NO_WARNING -f \
../logical/filelists/sim.fl +define+NO_DUMP -l comp.vcs.log
*** Using c compiler /build/daily/centos-x86/hpe/xepic/25.06.00/a038/tools/gcc-8.3.0/gcc-8.3.0/bin/gcc instead of cc ...
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Mon Jun 23 09:08:29 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/sysmap.h'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/booth_code.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/booth_code_v1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_42.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_csr_req_arbiter.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_lowpower.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_other_io_sync.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_read_channel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_req_arbiter.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_snoop_channel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_write_channel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_apbif.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_bmbif.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_bmbif_kid.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ctcq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ctcq_reqq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ctcq_respq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ebiuif.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_l2cif.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ncq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ncq_gm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_regs.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_regs_kid.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_dp_sel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_dp_sel_16.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_dp_sel_8.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_sab.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_sab_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_vb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_vb_aw_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/clint/rtl/ct_clint_func.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/clint/rtl/ct_clint_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/clk/rtl/ct_clk_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_core.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_iui.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_lpmd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_regs.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_cawt_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_lowpower.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_ncwt_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_read_channel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_snoop_channel_dummy.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_write_channel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x64.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x92.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_128x104.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_128x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_128x16.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_16384x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x88.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x100.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x196.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x23.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x52.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x54.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x7.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x84.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_32768x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x84.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x22.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x44.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x52.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x54.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x7.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x96.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_64x108.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_65536x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_8192x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_8192x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s0_d.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s0_h.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s1_d.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s1_h.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_double_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_half_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_onehot_sel_d.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_onehot_sel_h.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_scalar_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_double_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_dtoh_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_dtos_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_ftoi_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_htos_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_itof_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_scalar_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_stod_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_stoh_sh.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_fifo.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_double.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_half.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_single.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_bkpt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_common_dbg_info.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_common_regs.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_common_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_dbg_info.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ddc_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ddc_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_etm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_etm_if.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_event.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_io.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ir.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_nirv_bkpt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_pcfifo.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_private_ir.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_private_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_regs.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_serial.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_sm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_sync_3flop.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_trace.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_adder_sel.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_cnt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_cntinten_reg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_cntof_reg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_event.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_reg_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_reg_src2_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_vreg_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_vreg_srcv2_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_decd_special.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_fence.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_split_long.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_split_short.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_frt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_rt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_vrt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq0.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq0_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq1_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq_lch_rdy_1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq_lch_rdy_2.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq_lch_rdy_3.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_biq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_biq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_lsiq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_lsiq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_pipe_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_sdiq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_sdiq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq0.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq0_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq1_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_fwd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_fwd_preg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_fwd_vreg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe0_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe1_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe2_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe3_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe4_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe6_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe7_decd.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_eregfile.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_fregfile.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_gated_ereg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_gated_preg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_gated_vreg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_pregfile.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_vregfile.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_addrgen.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_bht.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_bht_pre_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_bht_sel_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_btb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_btb_data_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_btb_tag_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_debug.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_decd_normal.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibdp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibuf.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibuf_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_data_array0.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_data_array1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_if.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_predecd_array0.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_predecd_array1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_tag_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ifctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ifdp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ind_btb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ind_btb_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipdecode.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipdp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_l0_btb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_l0_btb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_l1_refill.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_lbuf.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_lbuf_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_pcfifo_if.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_pcgen.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_precode.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ras.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_sfp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_sfp_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_vector.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_alu.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju_pcfifo.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju_pcfifo_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju_pcfifo_read_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_cbus.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_div.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_div_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_div_srt_radix16.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_mult.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_rbus.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_special.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_cmp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_data.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_icc.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_prefetch.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_sub_bank.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_tag.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_tag_ecc.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_wb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_data_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_dirty_array_16way.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_tag_array_16way.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_amr.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_bus_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_cache_buffer.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_data_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_dirty_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_info_update.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_ld_tag_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_tag_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_icc.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_idfifo_8.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_idfifo_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_ag.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_da.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_dc.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_wb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lfb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lfb_addr_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lfb_data_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_mcic.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_gpfb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_gsdb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_l1sm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_l2sm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_tsm.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pmb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_sdb_cmp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_sdb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_rb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_rb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_rot_data.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_sd_ex1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_ctcq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_ctcq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_req_arbiter.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_resp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_snq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_snq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_spec_fail_predict.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_sq.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_sq_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_ag.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_da.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_dc.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_wb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb_addr_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb_sdb_data.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb_sdb_data_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_wmb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_wmb_ce.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_wmb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dplru.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb_huge_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb_read.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iplru.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iutlb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iutlb_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iutlb_fst_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_jtlb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_jtlb_data_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_jtlb_tag_array.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_ptw.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_regs.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_sysmap.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_sysmap_hit.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_tlboper.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/clk/rtl/ct_mp_clk_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rst/rtl/ct_mp_rst_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/openC910.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_other_io.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_other_io_dummy.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_other_io_sync.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_top_dummy.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_top_dummy_device.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_acc.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_comp_hit.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_regs.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_prio.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_rmu_top_dummy.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rst/rtl/ct_rst_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_compare_iid.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_64.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_8.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_96.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_64.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_8.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_96.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_ereg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_ereg_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_preg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_preg_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_vreg.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_vreg_dummy.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_vreg_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_retire.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob_entry.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob_expt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob_rt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_1024x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_1024x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_1024x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_1024x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_1024x64.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_1024x92.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_128x104.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_128x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_128x16.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_16384x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_2048x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_2048x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_2048x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_2048x32_split.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_2048x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_2048x88.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_256x100.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_256x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_spsram_256x196.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_256x23.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_256x52.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_256x54.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_256x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_256x7.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_spsram_256x84.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_32768x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_4096x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_4096x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_4096x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_4096x84.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_512x144.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_512x22.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_512x44.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_512x52.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_512x54.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_512x59.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_512x7.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_512x96.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_64x108.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_65536x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_8192x128.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_8192x32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_sysio_kid.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_sysio_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_dp_pipe6.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_dp_pipe7.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_top_pipe6.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_top_pipe7.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_double.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ff1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_pack.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_prepare.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_round.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_scalar_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_bound_table.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_only_div.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_with_sqrt.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_ff1_10bit.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza_32.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza_42.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza_simd_half.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_mult1.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_mult_compressor.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_mult_simd_half.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_cbus.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_dp.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_rbus.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/mp_top_golden_port.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_65x65_3_stage.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_32to1_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_ctrl.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_granu2_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_granu_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_hart_arb.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_hreg_busif.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_int_kid.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_kid_busif.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_top.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/sync_level2level.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/common/rtl/sync_level2pulse.v'
Parsing design file '/home/yifanqu/tmp/c910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/top_golden_port.v'
Parsing design file '../logical/tb/tb.v'
Parsing library directory file '../logical/common/soc.v'
Parsing library directory file '../logical/tb/int_mnt.v'
Parsing library directory file '../logical/ahb/ahb.v'
Parsing library directory file '../logical/apb/apb.v'
Parsing library directory file '../logical/axi/axi2ahb.v'
Parsing library directory file '../logical/axi/axi_err128.v'
Parsing library directory file '../logical/axi/axi_fifo.v'
Parsing library directory file '../logical/axi/axi_interconnect128.v'
Parsing library directory file '../logical/axi/axi_slave128.v'
Parsing library directory file '../logical/common/cpu_sub_system_axi.v'
Parsing library directory file '../logical/common/err_gen.v'
Parsing library directory file '../logical/mem/mem_ctrl.v'
Parsing library directory file '../logical/ahb/ahb2apb.v'
Parsing library directory file '../logical/apb/apb_bridge.v'
Parsing library directory file '../logical/axi/axi_fifo_entry.v'
Parsing library directory file '../logical/common/clk_gen.v'
Parsing library directory file '../logical/common/fifo_counter.v'
Parsing library directory file '../logical/common/rv_integration_platform.v'
Parsing library directory file '../logical/common/timer.v'
Parsing library directory file '../logical/common/wid_for_axi4.v'
Parsing library directory file '../logical/gpio/gpio.v'
Parsing library directory file '../logical/mem/f_spsram_32768x128.v'
Parsing library directory file '../logical/mem/f_spsram_large.v'
Parsing library directory file '../logical/mem/ram.v'
Parsing library directory file '../logical/uart/uart.v'
Parsing library directory file '../logical/pmu/pmu.v'
Parsing library directory file '../logical/common/wid_entry.v'
Parsing library directory file '../logical/gpio/gpio_apbif.v'
Parsing library directory file '../logical/gpio/gpio_ctrl.v'
Parsing library directory file '../logical/uart/uart_apb_reg.v'
Parsing library directory file '../logical/uart/uart_baud_gen.v'
Parsing library directory file '../logical/uart/uart_ctrl.v'
Parsing library directory file '../logical/uart/uart_receive.v'
Parsing library directory file '../logical/uart/uart_trans.v'
Parsing library directory file '../logical/pmu/px_had_sync.v'
Parsing library directory file '../logical/pmu/sync.v'
Parsing library directory file '../logical/pmu/tap2_sm.v'
Top Level Modules:
       ct_spsram_1024x128
       ct_spsram_1024x144
       ct_spsram_1024x32
       ct_spsram_1024x59
       ct_spsram_1024x92
       ct_spsram_128x104
       ct_spsram_128x144
       ct_spsram_16384x128
       ct_spsram_2048x128
       ct_spsram_2048x144
       ct_spsram_2048x59
       ct_spsram_2048x88
       ct_spsram_256x100
       ct_spsram_256x144
       ct_spsram_256x52
       ct_spsram_256x54
       ct_spsram_256x59
       ct_spsram_256x7
       ct_spsram_32768x128
       ct_spsram_4096x128
       ct_spsram_4096x144
       ct_spsram_4096x32
       ct_spsram_4096x84
       ct_spsram_64x108
       ct_spsram_65536x128
       ct_spsram_8192x32
       mp_top_golden_port
       top_golden_port
       tb
TimeScale is 1 ns / 100 fs
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
348 modules and 0 UDP read.
recompiling module booth_code
recompiling module booth_code_v1
recompiling module compressor_42
recompiling module csky_apb_1tox_matrix
recompiling module ct_biu_csr_req_arbiter
recompiling module ct_biu_lowpower
recompiling module ct_biu_other_io_sync
recompiling module ct_biu_snoop_channel
recompiling module ct_biu_top
recompiling module ct_ciu_apbif
recompiling module ct_ciu_bmbif_kid
recompiling module ct_ciu_ctcq_reqq_entry
recompiling module ct_ciu_ctcq_respq_entry
recompiling module ct_ciu_ncq
recompiling module ct_ciu_ncq_gm
recompiling module ct_ciu_regs
recompiling module ct_ciu_regs_kid
recompiling module ct_ciu_snb
recompiling module ct_ciu_snb_dp_sel
recompiling module ct_ciu_snb_dp_sel_16
recompiling module ct_ciu_snb_dp_sel_8
recompiling module ct_ciu_snb_sab
recompiling module ct_ciu_snb_sab_entry
recompiling module ct_ciu_vb_aw_entry
recompiling module ct_clint_top
recompiling module ct_cp0_lpmd
recompiling module ct_cp0_top
recompiling module ct_ebiu_cawt_entry
recompiling module ct_ebiu_lowpower
recompiling module ct_ebiu_ncwt_entry
recompiling module ct_ebiu_top
recompiling module ct_fadd_close_s0_d
recompiling module ct_fadd_close_s0_h
recompiling module ct_fadd_close_s1_d
recompiling module ct_fadd_close_s1_h
recompiling module ct_fadd_half_dp
recompiling module ct_fadd_onehot_sel_d
recompiling module ct_fadd_onehot_sel_h
recompiling module ct_fadd_top
recompiling module ct_fcnvt_dtoh_sh
recompiling module ct_fcnvt_dtos_sh
recompiling module ct_fcnvt_htos_sh
recompiling module ct_fcnvt_itof_sh
recompiling module ct_fcnvt_stod_sh
recompiling module ct_fcnvt_stoh_sh
recompiling module ct_fifo
recompiling module ct_fspu_top
recompiling module ct_had_bkpt
recompiling module ct_had_common_top
recompiling module ct_had_dbg_info
50 of 348 modules done
recompiling module ct_had_etm_if
recompiling module ct_had_event
recompiling module ct_had_nirv_bkpt
recompiling module ct_had_private_ir
recompiling module ct_had_private_top
recompiling module ct_had_trace
recompiling module ct_hpcp_adder_sel
recompiling module ct_hpcp_cnt
recompiling module ct_hpcp_cntinten_reg
recompiling module ct_hpcp_cntof_reg
recompiling module ct_hpcp_event
recompiling module ct_hpcp_top
recompiling module ct_idu_dep_reg_entry
recompiling module ct_idu_dep_reg_src2_entry
recompiling module ct_idu_dep_vreg_entry
recompiling module ct_idu_dep_vreg_srcv2_entry
recompiling module ct_idu_id_ctrl
recompiling module ct_idu_id_decd
recompiling module ct_idu_id_decd_special
recompiling module ct_idu_id_fence
recompiling module ct_idu_id_split_short
recompiling module ct_idu_ir_ctrl
recompiling module ct_idu_ir_decd
recompiling module ct_idu_ir_dp
recompiling module ct_idu_ir_frt
recompiling module ct_idu_ir_rt
recompiling module ct_idu_ir_vrt
recompiling module ct_idu_is_aiq0
recompiling module ct_idu_is_aiq0_entry
recompiling module ct_idu_is_aiq1
recompiling module ct_idu_is_aiq1_entry
recompiling module ct_idu_is_aiq_lch_rdy_1
recompiling module ct_idu_is_aiq_lch_rdy_2
recompiling module ct_idu_is_aiq_lch_rdy_3
recompiling module ct_idu_is_biq
recompiling module ct_idu_is_biq_entry
recompiling module ct_idu_is_ctrl
recompiling module ct_idu_is_dp
recompiling module ct_idu_is_lsiq
recompiling module ct_idu_is_lsiq_entry
recompiling module ct_idu_is_pipe_entry
recompiling module ct_idu_is_sdiq
recompiling module ct_idu_is_sdiq_entry
recompiling module ct_idu_is_viq0
recompiling module ct_idu_is_viq0_entry
recompiling module ct_idu_is_viq1
recompiling module ct_idu_is_viq1_entry
recompiling module ct_idu_rf_ctrl
recompiling module ct_idu_rf_dp
recompiling module ct_idu_rf_fwd
100 of 348 modules done
recompiling module ct_idu_rf_fwd_preg
recompiling module ct_idu_rf_fwd_vreg
recompiling module ct_idu_rf_pipe0_decd
recompiling module ct_idu_rf_pipe1_decd
recompiling module ct_idu_rf_pipe2_decd
recompiling module ct_idu_rf_pipe3_decd
recompiling module ct_idu_rf_pipe4_decd
recompiling module ct_idu_rf_pipe6_decd
recompiling module ct_idu_rf_pipe7_decd
recompiling module ct_idu_rf_prf_eregfile
recompiling module ct_idu_rf_prf_fregfile
recompiling module ct_idu_rf_prf_gated_ereg
recompiling module ct_idu_rf_prf_gated_preg
recompiling module ct_idu_rf_prf_gated_vreg
recompiling module ct_idu_rf_prf_pregfile
recompiling module ct_idu_rf_prf_vregfile
recompiling module ct_idu_top
recompiling module ct_ifu_addrgen
recompiling module ct_ifu_bht_pre_array
recompiling module ct_ifu_bht_sel_array
recompiling module ct_ifu_btb
recompiling module ct_ifu_debug
recompiling module ct_ifu_decd_normal
recompiling module ct_ifu_ibctrl
recompiling module ct_ifu_ibdp
recompiling module ct_ifu_ibuf
recompiling module ct_ifu_ibuf_entry
recompiling module ct_ifu_icache_if
recompiling module ct_ifu_ifctrl
recompiling module ct_ifu_ifdp
recompiling module ct_ifu_ind_btb
recompiling module ct_ifu_ipb
recompiling module ct_ifu_ipctrl
recompiling module ct_ifu_ipdecode
recompiling module ct_ifu_ipdp
recompiling module ct_ifu_l0_btb
recompiling module ct_ifu_l0_btb_entry
recompiling module ct_ifu_l1_refill
recompiling module ct_ifu_lbuf
recompiling module ct_ifu_lbuf_entry
recompiling module ct_ifu_pcfifo_if
recompiling module ct_ifu_pcgen
recompiling module ct_ifu_ras
recompiling module ct_ifu_sfp
recompiling module ct_ifu_sfp_entry
recompiling module ct_ifu_vector
recompiling module ct_iu_alu
recompiling module ct_iu_bju_pcfifo_entry
recompiling module ct_iu_bju_pcfifo_read_entry
recompiling module ct_iu_cbus
150 of 348 modules done
recompiling module ct_iu_div
recompiling module ct_iu_div_entry
recompiling module ct_iu_mult
recompiling module ct_iu_rbus
recompiling module ct_iu_special
recompiling module ct_iu_top
recompiling module ct_l2c_data
recompiling module ct_l2c_icc
recompiling module ct_l2c_sub_bank
recompiling module ct_l2c_wb
recompiling module ct_l2cache_data_array
recompiling module ct_l2cache_top
recompiling module ct_lsu_amr
recompiling module ct_lsu_bus_arb
recompiling module ct_lsu_cache_buffer
recompiling module ct_lsu_ctrl
recompiling module ct_lsu_dcache_arb
recompiling module ct_lsu_dcache_data_array
recompiling module ct_lsu_dcache_info_update
recompiling module ct_lsu_dcache_top
recompiling module ct_lsu_icc
recompiling module ct_lsu_idfifo_8
recompiling module ct_lsu_idfifo_entry
recompiling module ct_lsu_ld_da
recompiling module ct_lsu_ld_dc
recompiling module ct_lsu_ld_wb
recompiling module ct_lsu_lfb
recompiling module ct_lsu_lfb_addr_entry
recompiling module ct_lsu_lfb_data_entry
recompiling module ct_lsu_lm
recompiling module ct_lsu_lq
recompiling module ct_lsu_lq_entry
recompiling module ct_lsu_mcic
recompiling module ct_lsu_pfu
recompiling module ct_lsu_pfu_pfb_entry
recompiling module ct_lsu_pfu_pfb_l1sm
recompiling module ct_lsu_pfu_pfb_l2sm
recompiling module ct_lsu_pfu_pfb_tsm
recompiling module ct_lsu_pfu_pmb_entry
recompiling module ct_lsu_pfu_sdb_cmp
recompiling module ct_lsu_pfu_sdb_entry
recompiling module ct_lsu_rb
recompiling module ct_lsu_rb_entry
recompiling module ct_lsu_rot_data
recompiling module ct_lsu_sd_ex1
recompiling module ct_lsu_snoop_ctcq
recompiling module ct_lsu_snoop_ctcq_entry
recompiling module ct_lsu_snoop_req_arbiter
recompiling module ct_lsu_snoop_resp
recompiling module ct_lsu_snoop_snq
200 of 348 modules done
recompiling module ct_lsu_snoop_snq_entry
recompiling module ct_lsu_spec_fail_predict
recompiling module ct_lsu_sq
recompiling module ct_lsu_sq_entry
recompiling module ct_lsu_st_da
recompiling module ct_lsu_st_dc
recompiling module ct_lsu_st_wb
recompiling module ct_lsu_top
recompiling module ct_lsu_vb
recompiling module ct_lsu_vb_addr_entry
recompiling module ct_lsu_vb_sdb_data
recompiling module ct_lsu_vb_sdb_data_entry
recompiling module ct_lsu_wmb
recompiling module ct_lsu_wmb_ce
recompiling module ct_lsu_wmb_entry
recompiling module ct_mmu_arb
recompiling module ct_mmu_dutlb
recompiling module ct_mmu_dutlb_entry
recompiling module ct_mmu_dutlb_huge_entry
recompiling module ct_mmu_dutlb_read
recompiling module ct_mmu_iutlb_entry
recompiling module ct_mmu_iutlb_fst_entry
recompiling module ct_mmu_jtlb
recompiling module ct_mmu_ptw
recompiling module ct_mmu_regs
recompiling module ct_mmu_sysmap
recompiling module ct_mmu_sysmap_hit
recompiling module ct_mmu_tlboper
recompiling module ct_mmu_top
recompiling module ct_mp_rst_top
recompiling module ct_piu_other_io
recompiling module ct_piu_other_io_dummy
recompiling module ct_piu_top
recompiling module ct_piu_top_dummy
recompiling module ct_pmp_acc
recompiling module ct_pmp_comp_hit
recompiling module ct_pmp_top
recompiling module ct_prio
recompiling module ct_rst_top
recompiling module ct_rtu_compare_iid
recompiling module ct_rtu_encode_32
recompiling module ct_rtu_encode_64
recompiling module ct_rtu_encode_8
recompiling module ct_rtu_encode_96
recompiling module ct_rtu_expand_32
recompiling module ct_rtu_expand_64
recompiling module ct_rtu_expand_8
recompiling module ct_rtu_expand_96
recompiling module ct_rtu_pst_ereg
recompiling module ct_rtu_pst_ereg_entry
250 of 348 modules done
recompiling module ct_rtu_pst_preg_entry
recompiling module ct_rtu_pst_vreg
recompiling module ct_rtu_pst_vreg_dummy
recompiling module ct_rtu_pst_vreg_entry
recompiling module ct_rtu_retire
recompiling module ct_rtu_rob
recompiling module ct_rtu_rob_entry
recompiling module ct_rtu_rob_expt
recompiling module ct_rtu_rob_rt
recompiling module ct_rtu_top
recompiling module ct_spsram_1024x128
recompiling module ct_spsram_1024x144
recompiling module ct_spsram_1024x32
recompiling module ct_spsram_1024x59
recompiling module ct_spsram_1024x92
recompiling module ct_spsram_128x104
recompiling module ct_spsram_128x144
recompiling module ct_spsram_16384x128
recompiling module ct_spsram_2048x128
recompiling module ct_spsram_2048x144
recompiling module ct_spsram_2048x32_split
recompiling module ct_spsram_2048x59
recompiling module ct_spsram_2048x88
recompiling module ct_spsram_256x100
recompiling module ct_spsram_256x144
recompiling module ct_spsram_256x52
recompiling module ct_spsram_256x54
recompiling module ct_spsram_256x59
recompiling module ct_spsram_256x7
recompiling module ct_spsram_256x84
recompiling module ct_spsram_32768x128
recompiling module ct_spsram_4096x128
recompiling module ct_spsram_4096x144
recompiling module ct_spsram_4096x32
recompiling module ct_spsram_4096x84
recompiling module ct_spsram_512x22
recompiling module ct_spsram_512x44
recompiling module ct_spsram_512x96
recompiling module ct_spsram_64x108
recompiling module ct_spsram_65536x128
recompiling module ct_spsram_8192x32
recompiling module ct_sysio_kid
recompiling module ct_sysio_top
recompiling module ct_top
recompiling module ct_vfalu_dp_pipe7
recompiling module ct_vfalu_top_pipe6
recompiling module ct_vfalu_top_pipe7
recompiling module ct_vfdsu_ff1
recompiling module ct_vfdsu_pack
recompiling module ct_vfdsu_round
300 of 348 modules done
recompiling module ct_vfdsu_scalar_dp
recompiling module ct_vfdsu_srt_radix16_bound_table
recompiling module ct_vfdsu_top
recompiling module ct_vfmau_ff1_10bit
recompiling module ct_vfmau_lza
recompiling module ct_vfmau_lza_42
recompiling module ct_vfmau_lza_simd_half
recompiling module ct_vfmau_mult_compressor
recompiling module ct_vfmau_mult_simd_half
recompiling module ct_vfmau_top
recompiling module ct_vfpu_cbus
recompiling module ct_vfpu_ctrl
recompiling module ct_vfpu_rbus
recompiling module ct_vfpu_top
recompiling module fpga_ram
recompiling module gated_clk_cell
recompiling module mp_top_golden_port
recompiling module nor_sel
recompiling module plic_granu2_arb
recompiling module plic_granu_arb
recompiling module prio_sel
recompiling module plic_hart_arb
recompiling module plic_int_kid
recompiling module plic_kid_busif
recompiling module instance_reg_flog
recompiling module plic_top
recompiling module sync_level2level
recompiling module sync_level2pulse
recompiling module top_golden_port
recompiling module tb
recompiling module ahb
recompiling module apb
recompiling module axi2ahb
recompiling module axi_err128
recompiling module axi_fifo
recompiling module axi_interconnect128
recompiling module axi_slave128
recompiling module err_gen
recompiling module mem_ctrl
recompiling module axi_fifo_entry
recompiling module clk_gen
recompiling module fifo_counter
recompiling module timer
recompiling module counter
recompiling module wid_for_axi4
recompiling module ram
recompiling module pmu
recompiling module wid_entry
All of 348 modules done
../simv up to date
CPU time: 44.295 seconds to compile + 4.050 seconds to elab + 1.011 seconds to link
