






declare i32@llvm.hexagon.S2.vt84ia() ;  !3=! {! 2,  !  4  }    ; ;;     !2=!  {  %$4*@z40}   



declare <8 x i64> @llvm.x86s.avx512.mask.cvtuqq2ps.1
*
!3=
12(<8 x double>, <8 x i6   >!, i8, i32)

d"


!0 =")istin;g ;









declare <2 x i64> @llvm.ppc.altivec.vwmulue(< 4 x i