# MIPS-pipeline
a simulation of MIPS-pipeline by using verilog in modelsim
including IF-ID-EX-MEM-WB
even branch or jump can run on it.
