Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2df204d23ee34a25b78fd8475f2fd1d0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L fifo_generator_v13_2_5 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ACF_AXI_tb_behav xil_defaultlib.ACF_AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'AutoCorrelationFunction_v1_0' does not have a parameter named PRECNTSHIFT [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v:172]
WARNING: [VRFC 10-2861] module 'AutoCorrelationFunction_v1_0' does not have a parameter named MIN_NI_WIDTH [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v:173]
WARNING: [VRFC 10-2861] module 'AutoCorrelationFunction_v1_0' does not have a parameter named NIBUSWIDTH [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v:174]
WARNING: [VRFC 10-2861] module 'AutoCorrelationFunction_v1_0' does not have a parameter named NUM_CHANS [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v:175]
WARNING: [VRFC 10-2861] module 'AutoCorrelationFunction_v1_0' does not have a parameter named S_BLOCKS [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v:176]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/hdl/AutoCorrelationFunction_v1_0_S00_AXI.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addrb' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/hdl/AutoCorrelationFunction_v1_0_S00_AXI.v:442]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'A' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myHWCorrelator_PL_top.sv:210]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'B' [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myHWCorrelator_PL_top.sv:211]
WARNING: [VRFC 10-5021] port 'niRdy' is not connected on this instance [C:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myHWCorrelator_PL_top.sv:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.dual_port_acf_bram
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=1)
Compiling module xil_defaultlib.streamToFIFO(S_BLOCKS=11)
Compiling module xil_defaultlib.binMultiplexer_PL(S_BLOCKS=11)
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=35)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=3,CNT_SIZE...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=34)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=4,CNT_SIZE...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=33)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=5,CNT_SIZE...
Compiling module xil_defaultlib.tdc_PL
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=6)
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=31)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=7,CNT_SIZE...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=30)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=8,CNT_SIZE...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=29)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=9,CNT_SIZE...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=28)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=10,CNT_SIZ...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=27)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=11,CNT_SIZ...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=26)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=12,CNT_SIZ...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=25)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=13,CNT_SIZ...
Compiling module xil_defaultlib.tdc_PL(CNTSIZE=24)
Compiling module xil_defaultlib.niBlock_s_PL(NI_WIDTH=14,CNT_SIZ...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=23,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.myMultAdder
Compiling module xil_defaultlib.edge_Detect
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_6.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv [\xbip_counter_v3_0_6_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_imp...]
Compiling architecture c_counter_binary_0_arch of entity xil_defaultlib.c_counter_binary_0 [c_counter_binary_0_default]
Compiling module xil_defaultlib.myHWCorrelator_PL_top(S_BLOCKS=1...
Compiling module xil_defaultlib.myHWCorrelator_PL_top_0
Compiling module xil_defaultlib.AutoCorrelationFunction_v1_0_S00...
Compiling module xil_defaultlib.AutoCorrelationFunction_v1_0(C_S...
Compiling module xil_defaultlib.ACF_AXI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ACF_AXI_tb_behav
