Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 09 12:39:56 2016
| Host         : RM132B4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Fourier_Func_Gen_control_sets_placed.rpt
| Design       : Fourier_Func_Gen
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1183 |          679 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              96 |           24 |
| Yes          | No                    | No                     |              20 |           15 |
| Yes          | No                    | Yes                    |             128 |           64 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------+---------------------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal      |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+-------------------------+---------------------------------------+------------------+----------------+
|  Display_Clk_Gen/CLK |                         | Reset_IBUF                            |                1 |              1 |
|  Clk_IBUF_BUFG       |                         | Reset_IBUF                            |                2 |              3 |
|  Clk_IBUF_BUFG       |                         |                                       |                4 |              9 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg00 | Reset_IBUF                            |                8 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg10 | Reset_IBUF                            |                8 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg20 | Reset_IBUF                            |                9 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg30 | Reset_IBUF                            |                8 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg40 | Reset_IBUF                            |                9 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg50 | Reset_IBUF                            |                7 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg60 | Reset_IBUF                            |                8 |             16 |
|  Clk_IBUF_BUFG       | Store_Amplitude/s_reg70 | Reset_IBUF                            |                7 |             16 |
|  Display_Clk_Gen/CLK |                         |                                       |                4 |             19 |
|  Clk_IBUF_BUFG       | Store_Amplitude/p_0_in  |                                       |               15 |             20 |
|  Clk_IBUF_BUFG       |                         | DAC_Clk_Gen/counter[0]_i_1__0_n_0     |                8 |             32 |
|  Clk_IBUF_BUFG       |                         | Display_Clk_Gen/counter[0]_i_1__1_n_0 |                8 |             32 |
|  Clk_IBUF_BUFG       |                         | Initial_Theta_Clock_Gen/clear         |                8 |             32 |
|  Clk_Dac_BUFG        |                         |                                       |                9 |             33 |
|  Clk_Theta_BUFG      |                         |                                       |              662 |           1122 |
+----------------------+-------------------------+---------------------------------------+------------------+----------------+


