// Seed: 2576210614
module module_0 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output uwire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  logic [1 : -1] _id_4;
  ;
  localparam id_5 = 1'b0;
  wire id_6;
  ;
  always @(id_5 or 1) $unsigned(96);
  ;
  wire [id_4 : 1] id_7;
  assign id_7 = (id_7);
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4
);
  wire id_6 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wor  id_7 = id_7++;
  tri1 id_8;
  assign id_8 = -1;
  assign id_3 = 1;
  logic   id_9;
  supply0 id_10 = 1'b0 !== 1;
endmodule
