Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=resnet_18_onnx_b8 MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 32768 Resnet18OnnxB8Manager \
	DFEModel=MAIA maxFileName=Resnet18OnnxB8 target='DFE' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/resnet_18_onnx_b8/data/data-resnet_18_onnx.txt 
]0; maxJavaRun: Resnet18OnnxB8Manager DFEModel=MAIA maxFileName=Resnet18OnnxB8 target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/resnet_18_onnx_b8/data/data-resnet_18_onnx.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : resnet_18_onnx_b8
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : resnet_18_onnx_b8.Resnet18OnnxB8Manager
Class arguments     : DFEModel=MAIA maxFileName=Resnet18OnnxB8 target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/resnet_18_onnx_b8/data/data-resnet_18_onnx.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 32768 MB
----------------------------------------------------------

Thu 10:39: MaxCompiler version: 2021.1
Thu 10:39: Build "Resnet18OnnxB8" start time: Thu Dec 30 10:39:06 GMT 2021
Thu 10:39: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Thu 10:39: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200
Thu 10:39: Detailed build log available in "_build.log"
Thu 10:39: 
Thu 10:39: ENGINE BUILD PARAMETERS
Thu 10:39: 	              Build name: Resnet18OnnxB8_MAIA_DFE_FREQ_200                                                                      
Thu 10:39: 	             maxFileName: Resnet18OnnxB8                                                                                        
Thu 10:39: 	                  target: DFE                                                                                                   
Thu 10:39: 	                DFEModel: MAIA                                                                                                  
Thu 10:39: 	              enableMPCX: false                                                                                                 
Thu 10:39: 	                bitWidth: 32                                                                                                    
Thu 10:39: 	                     WBW: 32                                                                                                    
Thu 10:39: 	                   DTYPE: fixed                                                                                                 
Thu 10:39: 	           NUM_FRAC_BITS: 8                                                                                                     
Thu 10:39: 	                      PF: 1                                                                                                     
Thu 10:39: 	                      PC: 1                                                                                                     
Thu 10:39: 	                      PK: 1                                                                                                     
Thu 10:39: 	                       H: 1                                                                                                     
Thu 10:39: 	                       W: 1                                                                                                     
Thu 10:39: 	                       C: 1                                                                                                     
Thu 10:39: 	                       F: 1                                                                                                     
Thu 10:39: 	                       K: 1                                                                                                     
Thu 10:39: 	                     PAD: 0                                                                                                     
Thu 10:39: 	                       S: 1                                                                                                     
Thu 10:39: 	                     SEQ: 0                                                                                                     
Thu 10:39: 	                    FREQ: 200                                                                                                   
Thu 10:39: 	                USE_DRAM: false                                                                                                 
Thu 10:39: 	                 USE_BNN: false                                                                                                 
Thu 10:39: 	            USE_WINOGRAD: false                                                                                                 
Thu 10:39: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                 
Thu 10:39: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                     
Thu 10:39: 	                   DEBUG: false                                                                                                 
Thu 10:39: 	           COEFF_ON_CHIP: false                                                                                                 
Thu 10:39: 	              INIT_COEFF: false                                                                                                 
Thu 10:39: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/resnet_18_onnx_b8/data/data-resnet_18_onnx.txt
Thu 10:39: Generating kernel resnetv15conv0fwd ...
Thu 10:39: Instantiating kernel "resnetv15conv0fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 224, output height = 224, pad = 3
Thu 10:39: Counter H = 230 W = 230
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 65536 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15conv0fwd" ...
Thu 10:39: Line buffer shape 7 x 224, produces 1 number of 7 x 7 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 49.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 7 x 230 x 1
Thu 10:39: Size of line buffer output: 7
Thu 10:39: Number of line buffer output chunks: 7
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: Connecting outputs from chunk (#003) ...
Thu 10:39: Connecting outputs from chunk (#004) ...
Thu 10:39: Connecting outputs from chunk (#005) ...
Thu 10:39: Connecting outputs from chunk (#006) ...
Thu 10:39: ROM created for resnetv15conv0fwd of depth 192 and type {DFEVectorType: 49 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@144ab983
Thu 10:39: Building the CORE arithmetic unit for "resnetv15conv0fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 49
Thu 10:39: CORE coefficient vector size: 49
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: [ConvLayerOfmapBuffer] depth = 1048576 addr_bits =    20
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Compiling kernel "resnetv15conv0fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15pool0fwd ...
Thu 10:39: Instantiating kernel "resnetv15pool0fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 112, output height = 112, pad = 1
Thu 10:39: Counter H = 114 W = 114
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Building line buffer for "resnetv15pool0fwd" ...
Thu 10:39: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 114 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Compiling kernel "resnetv15pool0fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage1conv0fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage1conv0fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 56, output height = 56, pad = 1
Thu 10:39: Counter H = 58 W = 58
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 262144 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage1conv0fwd" ...
Thu 10:39: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 58 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage1conv0fwd of depth 4096 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@5e3405a1
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage1conv0fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 9
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Connecting to output: ofmap_1
Thu 10:39: Compiling kernel "resnetv15stage1conv0fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage1conv1fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage1conv1fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 56, output height = 56, pad = 1
Thu 10:39: Counter H = 58 W = 58
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 4096 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage1conv1fwd" ...
Thu 10:39: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 58 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage1conv1fwd of depth 4096 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@7c47b0f8
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage1conv1fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 9
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: Residual buffer depth = 4096
Thu 10:39: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Compiling kernel "resnetv15stage1conv1fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage1conv2fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage1conv2fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 56, output height = 56, pad = 1
Thu 10:39: Counter H = 58 W = 58
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 262144 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage1conv2fwd" ...
Thu 10:39: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 58 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage1conv2fwd of depth 4096 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3b29d36c
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage1conv2fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 9
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Connecting to output: ofmap_1
Thu 10:39: Compiling kernel "resnetv15stage1conv2fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage1conv3fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage1conv3fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 56, output height = 56, pad = 1
Thu 10:39: Counter H = 58 W = 58
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 4096 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage1conv3fwd" ...
Thu 10:39: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 58 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage1conv3fwd of depth 4096 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@513bec8c
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage1conv3fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 9
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: Residual buffer depth = 4096
Thu 10:39: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Compiling kernel "resnetv15stage1conv3fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage2conv0fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage2conv0fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 56, output height = 56, pad = 1
Thu 10:39: Counter H = 58 W = 58
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 262144 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage2conv0fwd" ...
Thu 10:39: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 58 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage2conv0fwd of depth 4096 and type {DFEVectorType: 18 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@74cf2d5f
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage2conv0fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 18
Thu 10:39: CORE ofmap vector size: 2
Thu 10:39: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Connecting to output: ofmap_1
Thu 10:39: Compiling kernel "resnetv15stage2conv0fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage2conv1fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage2conv1fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 28, output height = 28, pad = 1
Thu 10:39: Counter H = 30 W = 30
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 1024 x 2
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage2conv1fwd" ...
Thu 10:39: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 2, output vector size: 18.
Thu 10:39: Number of separated line buffers: 2
Thu 10:39: Initialising line buffer kernel with 3 x 30 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: Initialising line buffer kernel with 3 x 30 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage2conv1fwd of depth 8192 and type {DFEVectorType: 18 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3ed3e66d
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage2conv1fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 18
Thu 10:39: CORE coefficient vector size: 18
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: Ifmap buffer configuration 1024 x 1
Thu 10:39: loop = false
Thu 10:39: ROM created for resnetv15stage2conv1fwd_1 of depth 8192 and type {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@500beb9f
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage2conv1fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 1
Thu 10:39: CORE coefficient vector size: 1
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Compiling kernel "resnetv15stage2conv1fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage2conv3fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage2conv3fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 28, output height = 28, pad = 1
Thu 10:39: Counter H = 30 W = 30
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 131072 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage2conv3fwd" ...
Thu 10:39: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 30 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage2conv3fwd of depth 16384 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@2972b493
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage2conv3fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 9
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Connecting to output: ofmap_1
Thu 10:39: Compiling kernel "resnetv15stage2conv3fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage2conv4fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage2conv4fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 28, output height = 28, pad = 1
Thu 10:39: Counter H = 30 W = 30
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 1024 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage2conv4fwd" ...
Thu 10:39: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 30 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage2conv4fwd of depth 16384 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@6ed78a5e
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage2conv4fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 9
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: Residual buffer depth = 1024
Thu 10:39: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Compiling kernel "resnetv15stage2conv4fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage3conv0fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage3conv0fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 28, output height = 28, pad = 1
Thu 10:39: Counter H = 30 W = 30
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 131072 x 1
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage3conv0fwd" ...
Thu 10:39: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 1, output vector size: 9.
Thu 10:39: Number of separated line buffers: 1
Thu 10:39: Initialising line buffer kernel with 3 x 30 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage3conv0fwd of depth 16384 and type {DFEVectorType: 18 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@7abc838a
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage3conv0fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 9
Thu 10:39: CORE coefficient vector size: 18
Thu 10:39: CORE ofmap vector size: 2
Thu 10:39: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 10:39: Connecting to output: ofmap
Thu 10:39: Connecting to output: ofmap_1
Thu 10:39: Compiling kernel "resnetv15stage3conv0fwd"
Thu 10:39: 
Thu 10:39: Generating kernel resnetv15stage3conv1fwd ...
Thu 10:39: Instantiating kernel "resnetv15stage3conv1fwd"
Thu 10:39: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: coeffOnChip = true
Thu 10:39: Input height = 14, output height = 14, pad = 1
Thu 10:39: Counter H = 16 W = 16
Thu 10:39: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:39: Ifmap buffer configuration 256 x 2
Thu 10:39: loop = false
Thu 10:39: Building line buffer for "resnetv15stage3conv1fwd" ...
Thu 10:39: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Thu 10:39: Line buffer input vector size: 2, output vector size: 18.
Thu 10:39: Number of separated line buffers: 2
Thu 10:39: Initialising line buffer kernel with 3 x 16 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: Initialising line buffer kernel with 3 x 16 x 1
Thu 10:39: Size of line buffer output: 3
Thu 10:39: Number of line buffer output chunks: 3
Thu 10:39: Connecting outputs from chunk (#000) ...
Thu 10:39: Connecting outputs from chunk (#001) ...
Thu 10:39: Connecting outputs from chunk (#002) ...
Thu 10:39: ROM created for resnetv15stage3conv1fwd of depth 32768 and type {DFEVectorType: 18 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3566d527
Thu 10:39: Building the CORE arithmetic unit for "resnetv15stage3conv1fwd" ...
Thu 10:39: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:39: CORE ifmap vector size: 18
Thu 10:39: CORE coefficient vector size: 18
Thu 10:39: CORE ofmap vector size: 1
Thu 10:39: Ifmap buffer configuration 256 x 1
Thu 10:39: loop = false
Thu 10:40: ROM created for resnetv15stage3conv1fwd_1 of depth 32768 and type {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@7194f5b
Thu 10:40: Building the CORE arithmetic unit for "resnetv15stage3conv1fwd" ...
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: CORE ifmap vector size: 1
Thu 10:40: CORE coefficient vector size: 1
Thu 10:40: CORE ofmap vector size: 1
Thu 10:40: [ConvLayerOfmapBuffer] depth = 65536 addr_bits =    16
Thu 10:40: Connecting to output: ofmap
Thu 10:40: Compiling kernel "resnetv15stage3conv1fwd"
Thu 10:40: 
Thu 10:40: Generating kernel resnetv15stage3conv3fwd ...
Thu 10:40: Instantiating kernel "resnetv15stage3conv3fwd"
Thu 10:40: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: coeffOnChip = true
Thu 10:40: Input height = 14, output height = 14, pad = 1
Thu 10:40: Counter H = 16 W = 16
Thu 10:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: Ifmap buffer configuration 65536 x 1
Thu 10:40: loop = false
Thu 10:40: Building line buffer for "resnetv15stage3conv3fwd" ...
Thu 10:40: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Thu 10:40: Line buffer input vector size: 1, output vector size: 9.
Thu 10:40: Number of separated line buffers: 1
Thu 10:40: Initialising line buffer kernel with 3 x 16 x 1
Thu 10:40: Size of line buffer output: 3
Thu 10:40: Number of line buffer output chunks: 3
Thu 10:40: Connecting outputs from chunk (#000) ...
Thu 10:40: Connecting outputs from chunk (#001) ...
Thu 10:40: Connecting outputs from chunk (#002) ...
Thu 10:40: ROM created for resnetv15stage3conv3fwd of depth 65536 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@6f0ea5de
Thu 10:40: Building the CORE arithmetic unit for "resnetv15stage3conv3fwd" ...
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: CORE ifmap vector size: 9
Thu 10:40: CORE coefficient vector size: 9
Thu 10:40: CORE ofmap vector size: 1
Thu 10:40: [ConvLayerOfmapBuffer] depth =   256 addr_bits =     8
Thu 10:40: Connecting to output: ofmap
Thu 10:40: Connecting to output: ofmap_1
Thu 10:40: Compiling kernel "resnetv15stage3conv3fwd"
Thu 10:40: 
Thu 10:40: Generating kernel resnetv15stage3conv4fwd ...
Thu 10:40: Instantiating kernel "resnetv15stage3conv4fwd"
Thu 10:40: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: coeffOnChip = true
Thu 10:40: Input height = 14, output height = 14, pad = 1
Thu 10:40: Counter H = 16 W = 16
Thu 10:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: Ifmap buffer configuration 256 x 1
Thu 10:40: loop = false
Thu 10:40: Building line buffer for "resnetv15stage3conv4fwd" ...
Thu 10:40: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Thu 10:40: Line buffer input vector size: 1, output vector size: 9.
Thu 10:40: Number of separated line buffers: 1
Thu 10:40: Initialising line buffer kernel with 3 x 16 x 1
Thu 10:40: Size of line buffer output: 3
Thu 10:40: Number of line buffer output chunks: 3
Thu 10:40: Connecting outputs from chunk (#000) ...
Thu 10:40: Connecting outputs from chunk (#001) ...
Thu 10:40: Connecting outputs from chunk (#002) ...
Thu 10:40: ROM created for resnetv15stage3conv4fwd of depth 65536 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@342cc706
Thu 10:40: Building the CORE arithmetic unit for "resnetv15stage3conv4fwd" ...
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: CORE ifmap vector size: 9
Thu 10:40: CORE coefficient vector size: 9
Thu 10:40: CORE ofmap vector size: 1
Thu 10:40: Residual buffer depth = 256
Thu 10:40: [ConvLayerOfmapBuffer] depth = 65536 addr_bits =    16
Thu 10:40: Connecting to output: ofmap
Thu 10:40: Compiling kernel "resnetv15stage3conv4fwd"
Thu 10:40: 
Thu 10:40: Generating kernel resnetv15stage4conv0fwd ...
Thu 10:40: Instantiating kernel "resnetv15stage4conv0fwd"
Thu 10:40: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: coeffOnChip = true
Thu 10:40: Input height = 14, output height = 14, pad = 1
Thu 10:40: Counter H = 16 W = 16
Thu 10:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: Ifmap buffer configuration 65536 x 1
Thu 10:40: loop = false
Thu 10:40: Building line buffer for "resnetv15stage4conv0fwd" ...
Thu 10:40: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Thu 10:40: Line buffer input vector size: 1, output vector size: 9.
Thu 10:40: Number of separated line buffers: 1
Thu 10:40: Initialising line buffer kernel with 3 x 16 x 1
Thu 10:40: Size of line buffer output: 3
Thu 10:40: Number of line buffer output chunks: 3
Thu 10:40: Connecting outputs from chunk (#000) ...
Thu 10:40: Connecting outputs from chunk (#001) ...
Thu 10:40: Connecting outputs from chunk (#002) ...
Thu 10:40: ROM created for resnetv15stage4conv0fwd of depth 65536 and type {DFEVectorType: 18 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@3db8bbbe
Thu 10:40: Building the CORE arithmetic unit for "resnetv15stage4conv0fwd" ...
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: CORE ifmap vector size: 9
Thu 10:40: CORE coefficient vector size: 18
Thu 10:40: CORE ofmap vector size: 2
Thu 10:40: [ConvLayerOfmapBuffer] depth =    64 addr_bits =     6
Thu 10:40: Connecting to output: ofmap
Thu 10:40: Connecting to output: ofmap_1
Thu 10:40: Compiling kernel "resnetv15stage4conv0fwd"
Thu 10:40: 
Thu 10:40: Generating kernel resnetv15stage4conv1fwd ...
Thu 10:40: Instantiating kernel "resnetv15stage4conv1fwd"
Thu 10:40: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: coeffOnChip = true
Thu 10:40: Input height = 7, output height = 7, pad = 1
Thu 10:40: Counter H = 9 W = 9
Thu 10:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: Ifmap buffer configuration 128 x 2
Thu 10:40: loop = false
Thu 10:40: Building line buffer for "resnetv15stage4conv1fwd" ...
Thu 10:40: Line buffer shape 3 x 7, produces 1 number of 3 x 3 tiles per cycle
Thu 10:40: Line buffer input vector size: 2, output vector size: 18.
Thu 10:40: Number of separated line buffers: 2
Thu 10:40: Initialising line buffer kernel with 3 x 9 x 1
Thu 10:40: Size of line buffer output: 3
Thu 10:40: Number of line buffer output chunks: 3
Thu 10:40: Connecting outputs from chunk (#000) ...
Thu 10:40: Connecting outputs from chunk (#001) ...
Thu 10:40: Connecting outputs from chunk (#002) ...
Thu 10:40: Initialising line buffer kernel with 3 x 9 x 1
Thu 10:40: Size of line buffer output: 3
Thu 10:40: Number of line buffer output chunks: 3
Thu 10:40: Connecting outputs from chunk (#000) ...
Thu 10:40: Connecting outputs from chunk (#001) ...
Thu 10:40: Connecting outputs from chunk (#002) ...
Thu 10:40: ROM created for resnetv15stage4conv1fwd of depth 131072 and type {DFEVectorType: 18 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@4a52c13c
Thu 10:40: Building the CORE arithmetic unit for "resnetv15stage4conv1fwd" ...
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: CORE ifmap vector size: 18
Thu 10:40: CORE coefficient vector size: 18
Thu 10:40: CORE ofmap vector size: 1
Thu 10:40: Ifmap buffer configuration 128 x 1
Thu 10:40: loop = false
Thu 10:40: ROM created for resnetv15stage4conv1fwd_1 of depth 131072 and type {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@11d0033b
Thu 10:40: Building the CORE arithmetic unit for "resnetv15stage4conv1fwd" ...
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: CORE ifmap vector size: 1
Thu 10:40: CORE coefficient vector size: 1
Thu 10:40: CORE ofmap vector size: 1
Thu 10:40: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Thu 10:40: Connecting to output: ofmap
Thu 10:40: Compiling kernel "resnetv15stage4conv1fwd"
Thu 10:40: 
Thu 10:40: Generating kernel resnetv15stage4conv3fwd ...
Thu 10:40: Instantiating kernel "resnetv15stage4conv3fwd"
Thu 10:40: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:40: coeffOnChip = true
Thu 10:40: Input height = 7, output height = 7, pad = 1
Thu 10:40: Counter H = 9 W = 9
Thu 10:40: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:40: Ifmap buffer configuration 65536 x 1
Thu 10:40: loop = false
Thu 10:40: Building line buffer for "resnetv15stage4conv3fwd" ...
Thu 10:40: Line buffer shape 3 x 7, produces 1 number of 3 x 3 tiles per cycle
Thu 10:40: Line buffer input vector size: 1, output vector size: 9.
Thu 10:40: Number of separated line buffers: 1
Thu 10:40: Initialising line buffer kernel with 3 x 9 x 1
Thu 10:40: Size of line buffer output: 3
Thu 10:40: Number of line buffer output chunks: 3
Thu 10:40: Connecting outputs from chunk (#000) ...
Thu 10:40: Connecting outputs from chunk (#001) ...
Thu 10:40: Connecting outputs from chunk (#002) ...
Thu 10:41: ROM created for resnetv15stage4conv3fwd of depth 262144 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@10decc1e
Thu 10:41: Building the CORE arithmetic unit for "resnetv15stage4conv3fwd" ...
Thu 10:41: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:41: CORE ifmap vector size: 9
Thu 10:41: CORE coefficient vector size: 9
Thu 10:41: CORE ofmap vector size: 1
Thu 10:41: [ConvLayerOfmapBuffer] depth =    64 addr_bits =     6
Thu 10:41: Connecting to output: ofmap
Thu 10:41: Connecting to output: ofmap_1
Thu 10:41: Compiling kernel "resnetv15stage4conv3fwd"
Thu 10:41: 
Thu 10:41: Generating kernel resnetv15stage4conv4fwd ...
Thu 10:41: Instantiating kernel "resnetv15stage4conv4fwd"
Thu 10:41: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:41: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:41: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:41: coeffOnChip = true
Thu 10:41: Input height = 7, output height = 7, pad = 1
Thu 10:41: Counter H = 9 W = 9
Thu 10:41: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:41: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 10:41: Ifmap buffer configuration 128 x 1
Thu 10:41: loop = false
Thu 10:41: Building line buffer for "resnetv15stage4conv4fwd" ...
Thu 10:41: Line buffer shape 3 x 7, produces 1 number of 3 x 3 tiles per cycle
Thu 10:41: Line buffer input vector size: 1, output vector size: 9.
Thu 10:41: Number of separated line buffers: 1
Thu 10:41: Initialising line buffer kernel with 3 x 9 x 1
Thu 10:41: Size of line buffer output: 3
Thu 10:41: Number of line buffer output chunks: 3
Thu 10:41: Connecting outputs from chunk (#000) ...
Thu 10:41: Connecting outputs from chunk (#001) ...
Thu 10:41: Connecting outputs from chunk (#002) ...
Thu 10:41: ROM created for resnetv15stage4conv4fwd of depth 262144 and type {DFEVectorType: 9 x dfeFix(8, 0, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@4e5dcc50
Thu 10:41: Building the CORE arithmetic unit for "resnetv15stage4conv4fwd" ...
Thu 10:41: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Thu 10:41: CORE ifmap vector size: 9
Thu 10:41: CORE coefficient vector size: 9
Thu 10:41: CORE ofmap vector size: 1
Thu 10:41: Residual buffer depth = 64
Thu 10:41: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Thu 10:41: Connecting to output: ofmap
Thu 10:41: Compiling kernel "resnetv15stage4conv4fwd"
Thu 10:41: 
Thu 10:41: Generating padding kernels for DRAM access
Thu 10:41: Instantiating kernel "ifmap_unpad"
Thu 10:41: Compiling kernel "ifmap_unpad"
Thu 10:41: 
Thu 10:41: Instantiating kernel "ofmap_pad"
Thu 10:41: Compiling kernel "ofmap_pad"
Thu 10:41: 
Thu 10:41: Setting up stream connections for resnetv15conv0fwd
Thu 10:41: Setting up stream connections for resnetv15pool0fwd
Thu 10:41: Connecting ifmap <== resnetv15conv0fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage1conv0fwd
Thu 10:41: Connecting ifmap <== resnetv15pool0fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage1conv1fwd
Thu 10:41: Connecting ifmap <== resnetv15stage1conv0fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage1conv2fwd
Thu 10:41: Connecting ifmap <== resnetv15stage1conv1fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage1conv3fwd
Thu 10:41: Connecting ifmap <== resnetv15stage1conv2fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage2conv0fwd
Thu 10:41: Connecting ifmap <== resnetv15stage1conv3fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage2conv1fwd
Thu 10:41: Connecting ifmap <== resnetv15stage2conv0fwd: ofmap
Thu 10:41: Connecting ifmap_1 <== resnetv15stage2conv0fwd: ofmap_1
Thu 10:41: Setting up stream connections for resnetv15stage2conv3fwd
Thu 10:41: Connecting ifmap <== resnetv15stage2conv1fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage2conv4fwd
Thu 10:41: Connecting ifmap <== resnetv15stage2conv3fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage3conv0fwd
Thu 10:41: Connecting ifmap <== resnetv15stage2conv4fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage3conv1fwd
Thu 10:41: Connecting ifmap <== resnetv15stage3conv0fwd: ofmap
Thu 10:41: Connecting ifmap_1 <== resnetv15stage3conv0fwd: ofmap_1
Thu 10:41: Setting up stream connections for resnetv15stage3conv3fwd
Thu 10:41: Connecting ifmap <== resnetv15stage3conv1fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage3conv4fwd
Thu 10:41: Connecting ifmap <== resnetv15stage3conv3fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage4conv0fwd
Thu 10:41: Connecting ifmap <== resnetv15stage3conv4fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage4conv1fwd
Thu 10:41: Connecting ifmap <== resnetv15stage4conv0fwd: ofmap
Thu 10:41: Connecting ifmap_1 <== resnetv15stage4conv0fwd: ofmap_1
Thu 10:41: Setting up stream connections for resnetv15stage4conv3fwd
Thu 10:41: Connecting ifmap <== resnetv15stage4conv1fwd: ofmap
Thu 10:41: Setting up stream connections for resnetv15stage4conv4fwd
Thu 10:41: Connecting ifmap <== resnetv15stage4conv3fwd: ofmap
Thu 10:41: DRAM will be used to build the design
Thu 10:41: Setup streams for kernel "resnetv15conv0fwd"
Thu 10:41: # cycles:       10156800
Thu 10:41: # ifmap stream: 150528
Thu 10:41: # ofmap stream: 802816
Thu 10:41: coeff vec size: 49
Thu 10:41: coeff stream bit width: 392
Thu 10:41: coeff stream chunk size: 49
Thu 10:41: Setup streams for kernel "resnetv15pool0fwd"
Thu 10:41: # cycles:       831744
Thu 10:41: # ifmap stream: 802816
Thu 10:41: # ofmap stream: 200704
Thu 10:41: coeff vec size: 0
Thu 10:41: coeff stream bit width: 0
Thu 10:41: coeff stream chunk size: 0
Thu 10:41: Setup streams for kernel "resnetv15stage1conv0fwd"
Thu 10:41: # cycles:       13778944
Thu 10:41: # ifmap stream: 200704
Thu 10:41: # ofmap stream: 200704
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage1conv1fwd"
Thu 10:41: # cycles:       13778944
Thu 10:41: # ifmap stream: 200704
Thu 10:41: # ofmap stream: 200704
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage1conv2fwd"
Thu 10:41: # cycles:       13778944
Thu 10:41: # ifmap stream: 200704
Thu 10:41: # ofmap stream: 200704
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage1conv3fwd"
Thu 10:41: # cycles:       13778944
Thu 10:41: # ifmap stream: 200704
Thu 10:41: # ofmap stream: 200704
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage2conv0fwd"
Thu 10:41: # cycles:       13778944
Thu 10:41: # ifmap stream: 200704
Thu 10:41: # ofmap stream: 100352
Thu 10:41: coeff vec size: 18
Thu 10:41: coeff stream bit width: 144
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage2conv1fwd"
Thu 10:41: # cycles:       7372800
Thu 10:41: # ifmap stream: 100352
Thu 10:41: # ofmap stream: 100352
Thu 10:41: coeff vec size: 18
Thu 10:41: coeff stream bit width: 144
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage2conv3fwd"
Thu 10:41: # cycles:       14745600
Thu 10:41: # ifmap stream: 100352
Thu 10:41: # ofmap stream: 100352
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage2conv4fwd"
Thu 10:41: # cycles:       14745600
Thu 10:41: # ifmap stream: 100352
Thu 10:41: # ofmap stream: 100352
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage3conv0fwd"
Thu 10:41: # cycles:       14745600
Thu 10:41: # ifmap stream: 100352
Thu 10:41: # ofmap stream: 50176
Thu 10:41: coeff vec size: 18
Thu 10:41: coeff stream bit width: 144
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage3conv1fwd"
Thu 10:41: # cycles:       8388608
Thu 10:41: # ifmap stream: 50176
Thu 10:41: # ofmap stream: 50176
Thu 10:41: coeff vec size: 18
Thu 10:41: coeff stream bit width: 144
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage3conv3fwd"
Thu 10:41: # cycles:       16777216
Thu 10:41: # ifmap stream: 50176
Thu 10:41: # ofmap stream: 50176
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage3conv4fwd"
Thu 10:41: # cycles:       16777216
Thu 10:41: # ifmap stream: 50176
Thu 10:41: # ofmap stream: 50176
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage4conv0fwd"
Thu 10:41: # cycles:       16777216
Thu 10:41: # ifmap stream: 50176
Thu 10:41: # ofmap stream: 25088
Thu 10:41: coeff vec size: 18
Thu 10:41: coeff stream bit width: 144
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage4conv1fwd"
Thu 10:41: # cycles:       10616832
Thu 10:41: # ifmap stream: 25088
Thu 10:41: # ofmap stream: 25088
Thu 10:41: coeff vec size: 18
Thu 10:41: coeff stream bit width: 144
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage4conv3fwd"
Thu 10:41: # cycles:       21233664
Thu 10:41: # ifmap stream: 25088
Thu 10:41: # ofmap stream: 25088
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Setup streams for kernel "resnetv15stage4conv4fwd"
Thu 10:41: # cycles:       21233664
Thu 10:41: # ifmap stream: 25088
Thu 10:41: # ofmap stream: 25088
Thu 10:41: coeff vec size: 9
Thu 10:41: coeff stream bit width: 72
Thu 10:41: coeff stream chunk size: 9
Thu 10:41: Generating input files (VHDL, netlists, vendor specific IP cores)
Thu 10:42: Running back-end  build (15 phases)
Thu 10:42: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 10:42: (2/15) - Synthesize DFE Modules (VivadoSynth)
Thu 10:42: Executing Synthesis Strategy VIVADO_DEFAULT
Thu 11:02: (3/15) - Generate Resource Report (VivadoResourceUsage)
Thu 11:02: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 11:02: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Thu 11:02: 
Thu 11:02: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 11:02: For this compile, we estimate this process may take longer than 1 hour.
Thu 11:02: We recommend running in simulation to verify correctness before building hardware.
Thu 11:02: 
Thu 11:02: PRELIMINARY RESOURCE USAGE
Thu 11:02: FPGA: xcVU9P-FLGB2104-2-E
Thu 11:02: Logic utilization:      266139 / 3546720 (7.50%)
Thu 11:02:   LUTs:                 100628 / 1182240 (8.51%)
Thu 11:02:   Primary FFs:          165511 / 2364480 (7.00%)
Thu 11:02: DSP blocks:                295 / 6840    (4.31%)
Thu 11:02: Block memory (BRAM18):    2591 / 4320    (59.98%)
Thu 11:02: Block memory (URAM):       231 / 960     (24.06%)
Thu 11:02: 
Thu 11:02: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Thu 11:02: 
Thu 11:02: PRELIMINARY POWER REPORT
Thu 11:02: Total On-Chip Power (W) 10.68 (budget: 91.80) 
Thu 11:02: Dynamic Power (W)        7.97 
Thu 11:02: Device Static Power(W)   2.71 
Thu 11:02: 
Thu 11:02: (7/15) - Place DFE (VivadoImplementation)
Thu 11:02: Executing the following 10 Implementation Strategies in 4 threads:
Thu 11:02:  - VIVADO_DEFAULT
Thu 11:02:  - MAXELER1
Thu 11:02:  - MAXELER2
Thu 11:02:  - MAXELER3
Thu 11:02:  - MAXELER4
Thu 11:02:  - PERFORMANCE_EARLY_BLOCK_PLACEMENT
Thu 11:02:  - PERFORMANCE_EXPLORE
Thu 11:02:  - PERFORMANCE_EXTRA_TIMING_OPT
Thu 11:02:  - PERFORMANCE_NET_DELAY_HIGH
Thu 11:02:  - PERFORMANCE_REFINE_PLACEMENT
Thu 12:34: Implementation: Strategy "MAXELER3" met timing with score 0 (best score 0)
Thu 12:35: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Thu 12:35: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Thu 12:35: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Thu 12:35: (8/15) - Generate Resource Report (VivadoResourceUsage)
Thu 12:35: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 12:35: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Thu 12:35: 
Thu 12:35: FINAL POWER REPORT
Thu 12:35: Total On-Chip Power (W) 12.28 (budget: 91.80) 
Thu 12:35: Dynamic Power (W)        9.54 
Thu 12:35: Device Static Power(W)   2.74 
Thu 12:35: 
Thu 12:35: (11/15) - Generate Configuration (VivadoBitgen)
Thu 12:46: (12/15) - Update Checksum (VivadoUpdateChecksum)
Thu 12:49: (13/15) - Convert Programming File (VivadoCfgfileGen)
Thu 12:49: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Thu 12:49: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Thu 12:49: 
Thu 12:49: FINAL RESOURCE USAGE
Thu 12:49: FPGA: xcVU9P-FLGB2104-2-E
Thu 12:49: Logic utilization:      243777 / 3546720 (6.87%)
Thu 12:49:   LUTs:                  89188 / 1182240 (7.54%)
Thu 12:49:   Primary FFs:          154589 / 2364480 (6.54%)
Thu 12:49: DSP blocks:                286 / 6840    (4.18%)
Thu 12:49: Block memory (BRAM18):    2591 / 4320    (59.98%)
Thu 12:49: Block memory (URAM):       231 / 960     (24.06%)
Thu 12:49: 
Thu 12:49: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max (MD5Sum: f4826e2794368eeb475572fdfe203ba1)
Thu 12:49: Build completed: Thu Dec 30 12:49:58 GMT 2021 (took 2 hours, 10 mins, 51 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/../scratch/Resnet18OnnxB8.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/../scratch/Resnet18OnnxB8.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max Resnet18OnnxB8_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_5099459384201143293/cobject/max_7624728349991738312.c -o /tmp/sliccompile_5099459384201143293/cobject/max_7624728349991738312.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results/Resnet18OnnxB8.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_7453683189028924680.o 
ld -r /tmp/sliccompile_5099459384201143293/cobject/max_7624728349991738312.c.o max_7453683189028924680.o -o Resnet18OnnxB8_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/resnet_18_onnx_b8'
g++ ../../src/resnet_18_onnx_b8/Resnet18OnnxB8CpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18OnnxB8_MAIA_DFE_FREQ_200/results -DDESIGN_NAME=Resnet18OnnxB8 -c -o Resnet18OnnxB8_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o Resnet18OnnxB8_FREQ_200_dfe Resnet18OnnxB8_FREQ_200_dfe.o Resnet18OnnxB8_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
