
Blink_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bdc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  08008cf0  08008cf0  00018cf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800923c  0800923c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800923c  0800923c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800923c  0800923c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800923c  0800923c  0001923c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009240  08009240  00019240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009244  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  200001e0  08009424  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08009424  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f731  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024b1  00000000  00000000  0002f93a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  00031df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb0  00000000  00000000  00032e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001958d  00000000  00000000  00033e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122b1  00000000  00000000  0004d3ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e63c  00000000  00000000  0005f65e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000edc9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b30  00000000  00000000  000edcec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008cd4 	.word	0x08008cd4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008cd4 	.word	0x08008cd4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <HW_init>:
DHT_HandleTypeDef DHT11;

uint8_t data_rx;
char buff[50];

void HW_init() {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	HAL_Delay(5000);
 8000bdc:	f241 3088 	movw	r0, #5000	; 0x1388
 8000be0:	f000 fc60 	bl	80014a4 <HAL_Delay>
}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
//		HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_SET);
//	} else if (data_rx == 'b') {
//		HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
//	}

	HAL_UART_Receive_IT(&huart1, &data_rx, 1);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	4904      	ldr	r1, [pc, #16]	; (8000c04 <HAL_UART_RxCpltCallback+0x1c>)
 8000bf4:	4804      	ldr	r0, [pc, #16]	; (8000c08 <HAL_UART_RxCpltCallback+0x20>)
 8000bf6:	f002 fc08 	bl	800340a <HAL_UART_Receive_IT>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000308 	.word	0x20000308
 8000c08:	20000298 	.word	0x20000298

08000c0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c0c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000c10:	b088      	sub	sp, #32
 8000c12:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c14:	f000 fbe4 	bl	80013e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c18:	f000 f8c6 	bl	8000da8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c1c:	f000 f9ae 	bl	8000f7c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c20:	f000 f982 	bl	8000f28 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000c24:	f000 f934 	bl	8000e90 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000c28:	f000 f904 	bl	8000e34 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  DHT_Init(&DHT11, &htim2, GPIO_PORT_DHT11, GPIO_PIN_DHT11);
 8000c2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c30:	4a51      	ldr	r2, [pc, #324]	; (8000d78 <main+0x16c>)
 8000c32:	4952      	ldr	r1, [pc, #328]	; (8000d7c <main+0x170>)
 8000c34:	4852      	ldr	r0, [pc, #328]	; (8000d80 <main+0x174>)
 8000c36:	f003 f9f7 	bl	8004028 <DHT_Init>
  lcd_init(&hlcd, &hi2c1, LCD_ADDR_DEFAULT);
 8000c3a:	2227      	movs	r2, #39	; 0x27
 8000c3c:	4951      	ldr	r1, [pc, #324]	; (8000d84 <main+0x178>)
 8000c3e:	4852      	ldr	r0, [pc, #328]	; (8000d88 <main+0x17c>)
 8000c40:	f003 fb83 	bl	800434a <lcd_init>
  HW_init();
 8000c44:	f7ff ffc8 	bl	8000bd8 <HW_init>
  int ret = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60fb      	str	r3, [r7, #12]
  int index=0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60bb      	str	r3, [r7, #8]
  uint32_t time = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  time = HAL_GetTick();
 8000c54:	f000 fc1c 	bl	8001490 <HAL_GetTick>
 8000c58:	6078      	str	r0, [r7, #4]
	  ret = DHT_ReadTempHum(&DHT11);
 8000c5a:	4849      	ldr	r0, [pc, #292]	; (8000d80 <main+0x174>)
 8000c5c:	f003 f9fe 	bl	800405c <DHT_ReadTempHum>
 8000c60:	60f8      	str	r0, [r7, #12]
	  if(ret) {
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d010      	beq.n	8000c8a <main+0x7e>
		  sprintf(buff, " Error Code: %d \n", ret);
 8000c68:	68fa      	ldr	r2, [r7, #12]
 8000c6a:	4948      	ldr	r1, [pc, #288]	; (8000d8c <main+0x180>)
 8000c6c:	4848      	ldr	r0, [pc, #288]	; (8000d90 <main+0x184>)
 8000c6e:	f004 fa55 	bl	800511c <siprintf>
		  HAL_UART_Transmit(&huart1,(uint8_t* )buff, strlen(buff), 300 );
 8000c72:	4847      	ldr	r0, [pc, #284]	; (8000d90 <main+0x184>)
 8000c74:	f7ff fa6c 	bl	8000150 <strlen>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000c80:	4943      	ldr	r1, [pc, #268]	; (8000d90 <main+0x184>)
 8000c82:	4844      	ldr	r0, [pc, #272]	; (8000d94 <main+0x188>)
 8000c84:	f002 fb2f 	bl	80032e6 <HAL_UART_Transmit>
 8000c88:	e048      	b.n	8000d1c <main+0x110>

	  } else {
		  sprintf(buff, "Read OK\n Temp: %f\n Humi: %f Time: %ld\n", DHT11.Temp, DHT11.Humi, HAL_GetTick() - time);
 8000c8a:	4b3d      	ldr	r3, [pc, #244]	; (8000d80 <main+0x174>)
 8000c8c:	699b      	ldr	r3, [r3, #24]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fbca 	bl	8000428 <__aeabi_f2d>
 8000c94:	4680      	mov	r8, r0
 8000c96:	4689      	mov	r9, r1
 8000c98:	4b39      	ldr	r3, [pc, #228]	; (8000d80 <main+0x174>)
 8000c9a:	69db      	ldr	r3, [r3, #28]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fbc3 	bl	8000428 <__aeabi_f2d>
 8000ca2:	4604      	mov	r4, r0
 8000ca4:	460d      	mov	r5, r1
 8000ca6:	f000 fbf3 	bl	8001490 <HAL_GetTick>
 8000caa:	4602      	mov	r2, r0
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	9302      	str	r3, [sp, #8]
 8000cb2:	e9cd 4500 	strd	r4, r5, [sp]
 8000cb6:	4642      	mov	r2, r8
 8000cb8:	464b      	mov	r3, r9
 8000cba:	4937      	ldr	r1, [pc, #220]	; (8000d98 <main+0x18c>)
 8000cbc:	4834      	ldr	r0, [pc, #208]	; (8000d90 <main+0x184>)
 8000cbe:	f004 fa2d 	bl	800511c <siprintf>
		  HAL_UART_Transmit(&huart1,(uint8_t* )buff, strlen(buff), 300 );
 8000cc2:	4833      	ldr	r0, [pc, #204]	; (8000d90 <main+0x184>)
 8000cc4:	f7ff fa44 	bl	8000150 <strlen>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000cd0:	492f      	ldr	r1, [pc, #188]	; (8000d90 <main+0x184>)
 8000cd2:	4830      	ldr	r0, [pc, #192]	; (8000d94 <main+0x188>)
 8000cd4:	f002 fb07 	bl	80032e6 <HAL_UART_Transmit>

		  sprintf(buff, " Raw Data: %d %d %d %d %d\n", DHT11.raw_data[0], DHT11.raw_data[1], DHT11.raw_data[2], DHT11.raw_data[3], DHT11.raw_data[4]);
 8000cd8:	4b29      	ldr	r3, [pc, #164]	; (8000d80 <main+0x174>)
 8000cda:	7c1b      	ldrb	r3, [r3, #16]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	4b28      	ldr	r3, [pc, #160]	; (8000d80 <main+0x174>)
 8000ce0:	7c5b      	ldrb	r3, [r3, #17]
 8000ce2:	461c      	mov	r4, r3
 8000ce4:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <main+0x174>)
 8000ce6:	7c9b      	ldrb	r3, [r3, #18]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b25      	ldr	r3, [pc, #148]	; (8000d80 <main+0x174>)
 8000cec:	7cdb      	ldrb	r3, [r3, #19]
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4b23      	ldr	r3, [pc, #140]	; (8000d80 <main+0x174>)
 8000cf2:	7d1b      	ldrb	r3, [r3, #20]
 8000cf4:	9302      	str	r3, [sp, #8]
 8000cf6:	9101      	str	r1, [sp, #4]
 8000cf8:	9200      	str	r2, [sp, #0]
 8000cfa:	4623      	mov	r3, r4
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	4927      	ldr	r1, [pc, #156]	; (8000d9c <main+0x190>)
 8000d00:	4823      	ldr	r0, [pc, #140]	; (8000d90 <main+0x184>)
 8000d02:	f004 fa0b 	bl	800511c <siprintf>
		  HAL_UART_Transmit(&huart1,(uint8_t* )buff, strlen(buff), 300 );
 8000d06:	4822      	ldr	r0, [pc, #136]	; (8000d90 <main+0x184>)
 8000d08:	f7ff fa22 	bl	8000150 <strlen>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000d14:	491e      	ldr	r1, [pc, #120]	; (8000d90 <main+0x184>)
 8000d16:	481f      	ldr	r0, [pc, #124]	; (8000d94 <main+0x188>)
 8000d18:	f002 fae5 	bl	80032e6 <HAL_UART_Transmit>
	  }

	  lcd_set_cursor(&hlcd, 0, 0);//(char)223,
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4819      	ldr	r0, [pc, #100]	; (8000d88 <main+0x17c>)
 8000d22:	f003 faa1 	bl	8004268 <lcd_set_cursor>
	  lcd_printf(&hlcd, "RH=%d.%1d%c T=%d.%1d%C", DHT11.raw_data[0], DHT11.raw_data[1],  (char)223,DHT11.raw_data[2], DHT11.raw_data[3] );
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <main+0x174>)
 8000d28:	7c1b      	ldrb	r3, [r3, #16]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4b14      	ldr	r3, [pc, #80]	; (8000d80 <main+0x174>)
 8000d2e:	7c5b      	ldrb	r3, [r3, #17]
 8000d30:	4618      	mov	r0, r3
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <main+0x174>)
 8000d34:	7c9b      	ldrb	r3, [r3, #18]
 8000d36:	461a      	mov	r2, r3
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <main+0x174>)
 8000d3a:	7cdb      	ldrb	r3, [r3, #19]
 8000d3c:	9302      	str	r3, [sp, #8]
 8000d3e:	9201      	str	r2, [sp, #4]
 8000d40:	23df      	movs	r3, #223	; 0xdf
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	4603      	mov	r3, r0
 8000d46:	460a      	mov	r2, r1
 8000d48:	4915      	ldr	r1, [pc, #84]	; (8000da0 <main+0x194>)
 8000d4a:	480f      	ldr	r0, [pc, #60]	; (8000d88 <main+0x17c>)
 8000d4c:	f003 fac6 	bl	80042dc <lcd_printf>
	  lcd_set_cursor(&hlcd, 1,4);
 8000d50:	2204      	movs	r2, #4
 8000d52:	2101      	movs	r1, #1
 8000d54:	480c      	ldr	r0, [pc, #48]	; (8000d88 <main+0x17c>)
 8000d56:	f003 fa87 	bl	8004268 <lcd_set_cursor>
	  lcd_printf(&hlcd, "%02d/%02d/%02d", 12, 12, 12);
 8000d5a:	230c      	movs	r3, #12
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	230c      	movs	r3, #12
 8000d60:	220c      	movs	r2, #12
 8000d62:	4910      	ldr	r1, [pc, #64]	; (8000da4 <main+0x198>)
 8000d64:	4808      	ldr	r0, [pc, #32]	; (8000d88 <main+0x17c>)
 8000d66:	f003 fab9 	bl	80042dc <lcd_printf>

	  TIM_DelayMs(&htim2, 2000);
 8000d6a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000d6e:	4803      	ldr	r0, [pc, #12]	; (8000d7c <main+0x170>)
 8000d70:	f002 ffbf 	bl	8003cf2 <TIM_DelayMs>
	  time = HAL_GetTick();
 8000d74:	e76e      	b.n	8000c54 <main+0x48>
 8000d76:	bf00      	nop
 8000d78:	40011000 	.word	0x40011000
 8000d7c:	20000250 	.word	0x20000250
 8000d80:	200002e8 	.word	0x200002e8
 8000d84:	200001fc 	.word	0x200001fc
 8000d88:	200002dc 	.word	0x200002dc
 8000d8c:	08008cf0 	.word	0x08008cf0
 8000d90:	2000030c 	.word	0x2000030c
 8000d94:	20000298 	.word	0x20000298
 8000d98:	08008d04 	.word	0x08008d04
 8000d9c:	08008d2c 	.word	0x08008d2c
 8000da0:	08008d48 	.word	0x08008d48
 8000da4:	08008d60 	.word	0x08008d60

08000da8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b090      	sub	sp, #64	; 0x40
 8000dac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dae:	f107 0318 	add.w	r3, r7, #24
 8000db2:	2228      	movs	r2, #40	; 0x28
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f003 fb36 	bl	8004428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
 8000dc8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dd2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000de0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000de4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000de6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dec:	f107 0318 	add.w	r3, r7, #24
 8000df0:	4618      	mov	r0, r3
 8000df2:	f001 fb37 	bl	8002464 <HAL_RCC_OscConfig>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000dfc:	f000 f8ec 	bl	8000fd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e00:	230f      	movs	r3, #15
 8000e02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e04:	2302      	movs	r3, #2
 8000e06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	2102      	movs	r1, #2
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f001 fda4 	bl	8002968 <HAL_RCC_ClockConfig>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000e26:	f000 f8d7 	bl	8000fd8 <Error_Handler>
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	3740      	adds	r7, #64	; 0x40
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e38:	4b12      	ldr	r3, [pc, #72]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e3a:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <MX_I2C1_Init+0x54>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e3e:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e40:	4a12      	ldr	r2, [pc, #72]	; (8000e8c <MX_I2C1_Init+0x58>)
 8000e42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e44:	4b0f      	ldr	r3, [pc, #60]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e50:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e58:	4b0a      	ldr	r3, [pc, #40]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e5e:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e64:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e6a:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e70:	4804      	ldr	r0, [pc, #16]	; (8000e84 <MX_I2C1_Init+0x50>)
 8000e72:	f000 fead 	bl	8001bd0 <HAL_I2C_Init>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e7c:	f000 f8ac 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	200001fc 	.word	0x200001fc
 8000e88:	40005400 	.word	0x40005400
 8000e8c:	000186a0 	.word	0x000186a0

08000e90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea4:	463b      	mov	r3, r7
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eac:	4b1d      	ldr	r3, [pc, #116]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000eae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000eb6:	2247      	movs	r2, #71	; 0x47
 8000eb8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000ec0:	4b18      	ldr	r3, [pc, #96]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000ec2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ec6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec8:	4b16      	ldr	r3, [pc, #88]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ed4:	4813      	ldr	r0, [pc, #76]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000ed6:	f001 fedf 	bl	8002c98 <HAL_TIM_Base_Init>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ee0:	f000 f87a 	bl	8000fd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ee8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480c      	ldr	r0, [pc, #48]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000ef2:	f001 ff91 	bl	8002e18 <HAL_TIM_ConfigClockSource>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000efc:	f000 f86c 	bl	8000fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f00:	2300      	movs	r3, #0
 8000f02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f08:	463b      	mov	r3, r7
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4805      	ldr	r0, [pc, #20]	; (8000f24 <MX_TIM2_Init+0x94>)
 8000f0e:	f002 f93f 	bl	8003190 <HAL_TIMEx_MasterConfigSynchronization>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f18:	f000 f85e 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f1c:	bf00      	nop
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000250 	.word	0x20000250

08000f28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f2c:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f2e:	4a12      	ldr	r2, [pc, #72]	; (8000f78 <MX_USART1_UART_Init+0x50>)
 8000f30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f32:	4b10      	ldr	r3, [pc, #64]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f40:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f4c:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f4e:	220c      	movs	r2, #12
 8000f50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f52:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f5e:	4805      	ldr	r0, [pc, #20]	; (8000f74 <MX_USART1_UART_Init+0x4c>)
 8000f60:	f002 f974 	bl	800324c <HAL_UART_Init>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f6a:	f000 f835 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000298 	.word	0x20000298
 8000f78:	40013800 	.word	0x40013800

08000f7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f82:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	4a13      	ldr	r2, [pc, #76]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000f88:	f043 0320 	orr.w	r3, r3, #32
 8000f8c:	6193      	str	r3, [r2, #24]
 8000f8e:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	f003 0320 	and.w	r3, r3, #32
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	6193      	str	r3, [r2, #24]
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	f003 0304 	and.w	r3, r3, #4
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	4a07      	ldr	r2, [pc, #28]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000fb8:	f043 0308 	orr.w	r3, r3, #8
 8000fbc:	6193      	str	r3, [r2, #24]
 8000fbe:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <MX_GPIO_Init+0x58>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	f003 0308 	and.w	r3, r3, #8
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

}
 8000fca:	bf00      	nop
 8000fcc:	3714      	adds	r7, #20
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
}
 8000fde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <Error_Handler+0x8>
	...

08000fe4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fea:	4b15      	ldr	r3, [pc, #84]	; (8001040 <HAL_MspInit+0x5c>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	4a14      	ldr	r2, [pc, #80]	; (8001040 <HAL_MspInit+0x5c>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6193      	str	r3, [r2, #24]
 8000ff6:	4b12      	ldr	r3, [pc, #72]	; (8001040 <HAL_MspInit+0x5c>)
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001002:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <HAL_MspInit+0x5c>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	4a0e      	ldr	r2, [pc, #56]	; (8001040 <HAL_MspInit+0x5c>)
 8001008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100c:	61d3      	str	r3, [r2, #28]
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <HAL_MspInit+0x5c>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800101a:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <HAL_MspInit+0x60>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	4a04      	ldr	r2, [pc, #16]	; (8001044 <HAL_MspInit+0x60>)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001036:	bf00      	nop
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr
 8001040:	40021000 	.word	0x40021000
 8001044:	40010000 	.word	0x40010000

08001048 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 0310 	add.w	r3, r7, #16
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a15      	ldr	r2, [pc, #84]	; (80010b8 <HAL_I2C_MspInit+0x70>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d123      	bne.n	80010b0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001068:	4b14      	ldr	r3, [pc, #80]	; (80010bc <HAL_I2C_MspInit+0x74>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	4a13      	ldr	r2, [pc, #76]	; (80010bc <HAL_I2C_MspInit+0x74>)
 800106e:	f043 0308 	orr.w	r3, r3, #8
 8001072:	6193      	str	r3, [r2, #24]
 8001074:	4b11      	ldr	r3, [pc, #68]	; (80010bc <HAL_I2C_MspInit+0x74>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	f003 0308 	and.w	r3, r3, #8
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001080:	23c0      	movs	r3, #192	; 0xc0
 8001082:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001084:	2312      	movs	r3, #18
 8001086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0310 	add.w	r3, r7, #16
 8001090:	4619      	mov	r1, r3
 8001092:	480b      	ldr	r0, [pc, #44]	; (80010c0 <HAL_I2C_MspInit+0x78>)
 8001094:	f000 fbe8 	bl	8001868 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001098:	4b08      	ldr	r3, [pc, #32]	; (80010bc <HAL_I2C_MspInit+0x74>)
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	4a07      	ldr	r2, [pc, #28]	; (80010bc <HAL_I2C_MspInit+0x74>)
 800109e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010a2:	61d3      	str	r3, [r2, #28]
 80010a4:	4b05      	ldr	r3, [pc, #20]	; (80010bc <HAL_I2C_MspInit+0x74>)
 80010a6:	69db      	ldr	r3, [r3, #28]
 80010a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80010b0:	bf00      	nop
 80010b2:	3720      	adds	r7, #32
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40005400 	.word	0x40005400
 80010bc:	40021000 	.word	0x40021000
 80010c0:	40010c00 	.word	0x40010c00

080010c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010d4:	d10b      	bne.n	80010ee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010d6:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <HAL_TIM_Base_MspInit+0x34>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	4a07      	ldr	r2, [pc, #28]	; (80010f8 <HAL_TIM_Base_MspInit+0x34>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	61d3      	str	r3, [r2, #28]
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <HAL_TIM_Base_MspInit+0x34>)
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010ee:	bf00      	nop
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000

080010fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 0310 	add.w	r3, r7, #16
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a20      	ldr	r2, [pc, #128]	; (8001198 <HAL_UART_MspInit+0x9c>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d139      	bne.n	8001190 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800111c:	4b1f      	ldr	r3, [pc, #124]	; (800119c <HAL_UART_MspInit+0xa0>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	4a1e      	ldr	r2, [pc, #120]	; (800119c <HAL_UART_MspInit+0xa0>)
 8001122:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001126:	6193      	str	r3, [r2, #24]
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <HAL_UART_MspInit+0xa0>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <HAL_UART_MspInit+0xa0>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	4a18      	ldr	r2, [pc, #96]	; (800119c <HAL_UART_MspInit+0xa0>)
 800113a:	f043 0304 	orr.w	r3, r3, #4
 800113e:	6193      	str	r3, [r2, #24]
 8001140:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_UART_MspInit+0xa0>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	f003 0304 	and.w	r3, r3, #4
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800114c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001150:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2302      	movs	r3, #2
 8001154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	4619      	mov	r1, r3
 8001160:	480f      	ldr	r0, [pc, #60]	; (80011a0 <HAL_UART_MspInit+0xa4>)
 8001162:	f000 fb81 	bl	8001868 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800116a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	4619      	mov	r1, r3
 800117a:	4809      	ldr	r0, [pc, #36]	; (80011a0 <HAL_UART_MspInit+0xa4>)
 800117c:	f000 fb74 	bl	8001868 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001180:	2200      	movs	r2, #0
 8001182:	2101      	movs	r1, #1
 8001184:	2025      	movs	r0, #37	; 0x25
 8001186:	f000 fa88 	bl	800169a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800118a:	2025      	movs	r0, #37	; 0x25
 800118c:	f000 faa1 	bl	80016d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001190:	bf00      	nop
 8001192:	3720      	adds	r7, #32
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40013800 	.word	0x40013800
 800119c:	40021000 	.word	0x40021000
 80011a0:	40010800 	.word	0x40010800

080011a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <NMI_Handler+0x4>

080011aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011aa:	b480      	push	{r7}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ae:	e7fe      	b.n	80011ae <HardFault_Handler+0x4>

080011b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <MemManage_Handler+0x4>

080011b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ba:	e7fe      	b.n	80011ba <BusFault_Handler+0x4>

080011bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <UsageFault_Handler+0x4>

080011c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bc80      	pop	{r7}
 80011d8:	4770      	bx	lr

080011da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr

080011e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ea:	f000 f93f 	bl	800146c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
	...

080011f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011f8:	4802      	ldr	r0, [pc, #8]	; (8001204 <USART1_IRQHandler+0x10>)
 80011fa:	f002 f937 	bl	800346c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000298 	.word	0x20000298

08001208 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	return 1;
 800120c:	2301      	movs	r3, #1
}
 800120e:	4618      	mov	r0, r3
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr

08001216 <_kill>:

int _kill(int pid, int sig)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
 800121e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001220:	f003 f8d8 	bl	80043d4 <__errno>
 8001224:	4603      	mov	r3, r0
 8001226:	2216      	movs	r2, #22
 8001228:	601a      	str	r2, [r3, #0]
	return -1;
 800122a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <_exit>:

void _exit (int status)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800123e:	f04f 31ff 	mov.w	r1, #4294967295
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ffe7 	bl	8001216 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001248:	e7fe      	b.n	8001248 <_exit+0x12>

0800124a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b086      	sub	sp, #24
 800124e:	af00      	add	r7, sp, #0
 8001250:	60f8      	str	r0, [r7, #12]
 8001252:	60b9      	str	r1, [r7, #8]
 8001254:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	e00a      	b.n	8001272 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800125c:	f3af 8000 	nop.w
 8001260:	4601      	mov	r1, r0
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	60ba      	str	r2, [r7, #8]
 8001268:	b2ca      	uxtb	r2, r1
 800126a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	3301      	adds	r3, #1
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	429a      	cmp	r2, r3
 8001278:	dbf0      	blt.n	800125c <_read+0x12>
	}

return len;
 800127a:	687b      	ldr	r3, [r7, #4]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	e009      	b.n	80012aa <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	60ba      	str	r2, [r7, #8]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	4618      	mov	r0, r3
 80012a0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	3301      	adds	r3, #1
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	dbf1      	blt.n	8001296 <_write+0x12>
	}
	return len;
 80012b2:	687b      	ldr	r3, [r7, #4]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_close>:

int _close(int file)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	return -1;
 80012c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr

080012d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012e2:	605a      	str	r2, [r3, #4]
	return 0;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <_isatty>:

int _isatty(int file)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	return 1;
 80012f8:	2301      	movs	r3, #1
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
	return 0;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr

0800131c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001324:	4a14      	ldr	r2, [pc, #80]	; (8001378 <_sbrk+0x5c>)
 8001326:	4b15      	ldr	r3, [pc, #84]	; (800137c <_sbrk+0x60>)
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001330:	4b13      	ldr	r3, [pc, #76]	; (8001380 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d102      	bne.n	800133e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001338:	4b11      	ldr	r3, [pc, #68]	; (8001380 <_sbrk+0x64>)
 800133a:	4a12      	ldr	r2, [pc, #72]	; (8001384 <_sbrk+0x68>)
 800133c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800133e:	4b10      	ldr	r3, [pc, #64]	; (8001380 <_sbrk+0x64>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	429a      	cmp	r2, r3
 800134a:	d207      	bcs.n	800135c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800134c:	f003 f842 	bl	80043d4 <__errno>
 8001350:	4603      	mov	r3, r0
 8001352:	220c      	movs	r2, #12
 8001354:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	e009      	b.n	8001370 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800135c:	4b08      	ldr	r3, [pc, #32]	; (8001380 <_sbrk+0x64>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001362:	4b07      	ldr	r3, [pc, #28]	; (8001380 <_sbrk+0x64>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	4a05      	ldr	r2, [pc, #20]	; (8001380 <_sbrk+0x64>)
 800136c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800136e:	68fb      	ldr	r3, [r7, #12]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20005000 	.word	0x20005000
 800137c:	00000400 	.word	0x00000400
 8001380:	20000340 	.word	0x20000340
 8001384:	20000358 	.word	0x20000358

08001388 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001394:	480c      	ldr	r0, [pc, #48]	; (80013c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001396:	490d      	ldr	r1, [pc, #52]	; (80013cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001398:	4a0d      	ldr	r2, [pc, #52]	; (80013d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800139c:	e002      	b.n	80013a4 <LoopCopyDataInit>

0800139e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a2:	3304      	adds	r3, #4

080013a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a8:	d3f9      	bcc.n	800139e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013aa:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ac:	4c0a      	ldr	r4, [pc, #40]	; (80013d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b0:	e001      	b.n	80013b6 <LoopFillZerobss>

080013b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b4:	3204      	adds	r2, #4

080013b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b8:	d3fb      	bcc.n	80013b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013ba:	f7ff ffe5 	bl	8001388 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013be:	f003 f80f 	bl	80043e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013c2:	f7ff fc23 	bl	8000c0c <main>
  bx lr
 80013c6:	4770      	bx	lr
  ldr r0, =_sdata
 80013c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013cc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80013d0:	08009244 	.word	0x08009244
  ldr r2, =_sbss
 80013d4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80013d8:	20000358 	.word	0x20000358

080013dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013dc:	e7fe      	b.n	80013dc <ADC1_2_IRQHandler>
	...

080013e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <HAL_Init+0x28>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a07      	ldr	r2, [pc, #28]	; (8001408 <HAL_Init+0x28>)
 80013ea:	f043 0310 	orr.w	r3, r3, #16
 80013ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f0:	2003      	movs	r0, #3
 80013f2:	f000 f947 	bl	8001684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013f6:	2000      	movs	r0, #0
 80013f8:	f000 f808 	bl	800140c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013fc:	f7ff fdf2 	bl	8000fe4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40022000 	.word	0x40022000

0800140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001414:	4b12      	ldr	r3, [pc, #72]	; (8001460 <HAL_InitTick+0x54>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b12      	ldr	r3, [pc, #72]	; (8001464 <HAL_InitTick+0x58>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	4619      	mov	r1, r3
 800141e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001422:	fbb3 f3f1 	udiv	r3, r3, r1
 8001426:	fbb2 f3f3 	udiv	r3, r2, r3
 800142a:	4618      	mov	r0, r3
 800142c:	f000 f95f 	bl	80016ee <HAL_SYSTICK_Config>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e00e      	b.n	8001458 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b0f      	cmp	r3, #15
 800143e:	d80a      	bhi.n	8001456 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001440:	2200      	movs	r2, #0
 8001442:	6879      	ldr	r1, [r7, #4]
 8001444:	f04f 30ff 	mov.w	r0, #4294967295
 8001448:	f000 f927 	bl	800169a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800144c:	4a06      	ldr	r2, [pc, #24]	; (8001468 <HAL_InitTick+0x5c>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001452:	2300      	movs	r3, #0
 8001454:	e000      	b.n	8001458 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000000 	.word	0x20000000
 8001464:	20000008 	.word	0x20000008
 8001468:	20000004 	.word	0x20000004

0800146c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001470:	4b05      	ldr	r3, [pc, #20]	; (8001488 <HAL_IncTick+0x1c>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	461a      	mov	r2, r3
 8001476:	4b05      	ldr	r3, [pc, #20]	; (800148c <HAL_IncTick+0x20>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4413      	add	r3, r2
 800147c:	4a03      	ldr	r2, [pc, #12]	; (800148c <HAL_IncTick+0x20>)
 800147e:	6013      	str	r3, [r2, #0]
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	20000008 	.word	0x20000008
 800148c:	20000344 	.word	0x20000344

08001490 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return uwTick;
 8001494:	4b02      	ldr	r3, [pc, #8]	; (80014a0 <HAL_GetTick+0x10>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr
 80014a0:	20000344 	.word	0x20000344

080014a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014ac:	f7ff fff0 	bl	8001490 <HAL_GetTick>
 80014b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014bc:	d005      	beq.n	80014ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014be:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <HAL_Delay+0x44>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	461a      	mov	r2, r3
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	4413      	add	r3, r2
 80014c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014ca:	bf00      	nop
 80014cc:	f7ff ffe0 	bl	8001490 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d8f7      	bhi.n	80014cc <HAL_Delay+0x28>
  {
  }
}
 80014dc:	bf00      	nop
 80014de:	bf00      	nop
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000008 	.word	0x20000008

080014ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001508:	4013      	ands	r3, r2
 800150a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001514:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001518:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800151c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800151e:	4a04      	ldr	r2, [pc, #16]	; (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	60d3      	str	r3, [r2, #12]
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001538:	4b04      	ldr	r3, [pc, #16]	; (800154c <__NVIC_GetPriorityGrouping+0x18>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	0a1b      	lsrs	r3, r3, #8
 800153e:	f003 0307 	and.w	r3, r3, #7
}
 8001542:	4618      	mov	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	2b00      	cmp	r3, #0
 8001560:	db0b      	blt.n	800157a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	f003 021f 	and.w	r2, r3, #31
 8001568:	4906      	ldr	r1, [pc, #24]	; (8001584 <__NVIC_EnableIRQ+0x34>)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	095b      	lsrs	r3, r3, #5
 8001570:	2001      	movs	r0, #1
 8001572:	fa00 f202 	lsl.w	r2, r0, r2
 8001576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	e000e100 	.word	0xe000e100

08001588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001598:	2b00      	cmp	r3, #0
 800159a:	db0a      	blt.n	80015b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	490c      	ldr	r1, [pc, #48]	; (80015d4 <__NVIC_SetPriority+0x4c>)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	0112      	lsls	r2, r2, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	440b      	add	r3, r1
 80015ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015b0:	e00a      	b.n	80015c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4908      	ldr	r1, [pc, #32]	; (80015d8 <__NVIC_SetPriority+0x50>)
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	3b04      	subs	r3, #4
 80015c0:	0112      	lsls	r2, r2, #4
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	440b      	add	r3, r1
 80015c6:	761a      	strb	r2, [r3, #24]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f1c3 0307 	rsb	r3, r3, #7
 80015f6:	2b04      	cmp	r3, #4
 80015f8:	bf28      	it	cs
 80015fa:	2304      	movcs	r3, #4
 80015fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3304      	adds	r3, #4
 8001602:	2b06      	cmp	r3, #6
 8001604:	d902      	bls.n	800160c <NVIC_EncodePriority+0x30>
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3b03      	subs	r3, #3
 800160a:	e000      	b.n	800160e <NVIC_EncodePriority+0x32>
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	f04f 32ff 	mov.w	r2, #4294967295
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43da      	mvns	r2, r3
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	401a      	ands	r2, r3
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001624:	f04f 31ff 	mov.w	r1, #4294967295
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa01 f303 	lsl.w	r3, r1, r3
 800162e:	43d9      	mvns	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	4313      	orrs	r3, r2
         );
}
 8001636:	4618      	mov	r0, r3
 8001638:	3724      	adds	r7, #36	; 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001650:	d301      	bcc.n	8001656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001652:	2301      	movs	r3, #1
 8001654:	e00f      	b.n	8001676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001656:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <SysTick_Config+0x40>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3b01      	subs	r3, #1
 800165c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800165e:	210f      	movs	r1, #15
 8001660:	f04f 30ff 	mov.w	r0, #4294967295
 8001664:	f7ff ff90 	bl	8001588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <SysTick_Config+0x40>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800166e:	4b04      	ldr	r3, [pc, #16]	; (8001680 <SysTick_Config+0x40>)
 8001670:	2207      	movs	r2, #7
 8001672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	e000e010 	.word	0xe000e010

08001684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ff2d 	bl	80014ec <__NVIC_SetPriorityGrouping>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800169a:	b580      	push	{r7, lr}
 800169c:	b086      	sub	sp, #24
 800169e:	af00      	add	r7, sp, #0
 80016a0:	4603      	mov	r3, r0
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
 80016a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016ac:	f7ff ff42 	bl	8001534 <__NVIC_GetPriorityGrouping>
 80016b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	6978      	ldr	r0, [r7, #20]
 80016b8:	f7ff ff90 	bl	80015dc <NVIC_EncodePriority>
 80016bc:	4602      	mov	r2, r0
 80016be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff5f 	bl	8001588 <__NVIC_SetPriority>
}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff ff35 	bl	8001550 <__NVIC_EnableIRQ>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff ffa2 	bl	8001640 <SysTick_Config>
 80016fc:	4603      	mov	r3, r0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001706:	b480      	push	{r7}
 8001708:	b085      	sub	sp, #20
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001718:	2b02      	cmp	r3, #2
 800171a:	d008      	beq.n	800172e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2204      	movs	r2, #4
 8001720:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e020      	b.n	8001770 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f022 020e 	bic.w	r2, r2, #14
 800173c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0201 	bic.w	r2, r2, #1
 800174c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001756:	2101      	movs	r1, #1
 8001758:	fa01 f202 	lsl.w	r2, r1, r2
 800175c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800176e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
	...

0800177c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800178e:	2b02      	cmp	r3, #2
 8001790:	d005      	beq.n	800179e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2204      	movs	r2, #4
 8001796:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	73fb      	strb	r3, [r7, #15]
 800179c:	e051      	b.n	8001842 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 020e 	bic.w	r2, r2, #14
 80017ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 0201 	bic.w	r2, r2, #1
 80017bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a22      	ldr	r2, [pc, #136]	; (800184c <HAL_DMA_Abort_IT+0xd0>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d029      	beq.n	800181c <HAL_DMA_Abort_IT+0xa0>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a20      	ldr	r2, [pc, #128]	; (8001850 <HAL_DMA_Abort_IT+0xd4>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d022      	beq.n	8001818 <HAL_DMA_Abort_IT+0x9c>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1f      	ldr	r2, [pc, #124]	; (8001854 <HAL_DMA_Abort_IT+0xd8>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d01a      	beq.n	8001812 <HAL_DMA_Abort_IT+0x96>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1d      	ldr	r2, [pc, #116]	; (8001858 <HAL_DMA_Abort_IT+0xdc>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d012      	beq.n	800180c <HAL_DMA_Abort_IT+0x90>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1c      	ldr	r2, [pc, #112]	; (800185c <HAL_DMA_Abort_IT+0xe0>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d00a      	beq.n	8001806 <HAL_DMA_Abort_IT+0x8a>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a1a      	ldr	r2, [pc, #104]	; (8001860 <HAL_DMA_Abort_IT+0xe4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d102      	bne.n	8001800 <HAL_DMA_Abort_IT+0x84>
 80017fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80017fe:	e00e      	b.n	800181e <HAL_DMA_Abort_IT+0xa2>
 8001800:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001804:	e00b      	b.n	800181e <HAL_DMA_Abort_IT+0xa2>
 8001806:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800180a:	e008      	b.n	800181e <HAL_DMA_Abort_IT+0xa2>
 800180c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001810:	e005      	b.n	800181e <HAL_DMA_Abort_IT+0xa2>
 8001812:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001816:	e002      	b.n	800181e <HAL_DMA_Abort_IT+0xa2>
 8001818:	2310      	movs	r3, #16
 800181a:	e000      	b.n	800181e <HAL_DMA_Abort_IT+0xa2>
 800181c:	2301      	movs	r3, #1
 800181e:	4a11      	ldr	r2, [pc, #68]	; (8001864 <HAL_DMA_Abort_IT+0xe8>)
 8001820:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2201      	movs	r2, #1
 8001826:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	4798      	blx	r3
    } 
  }
  return status;
 8001842:	7bfb      	ldrb	r3, [r7, #15]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40020008 	.word	0x40020008
 8001850:	4002001c 	.word	0x4002001c
 8001854:	40020030 	.word	0x40020030
 8001858:	40020044 	.word	0x40020044
 800185c:	40020058 	.word	0x40020058
 8001860:	4002006c 	.word	0x4002006c
 8001864:	40020000 	.word	0x40020000

08001868 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001868:	b480      	push	{r7}
 800186a:	b08b      	sub	sp, #44	; 0x2c
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001872:	2300      	movs	r3, #0
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800187a:	e169      	b.n	8001b50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800187c:	2201      	movs	r2, #1
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	429a      	cmp	r2, r3
 8001896:	f040 8158 	bne.w	8001b4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	4a9a      	ldr	r2, [pc, #616]	; (8001b08 <HAL_GPIO_Init+0x2a0>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d05e      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018a4:	4a98      	ldr	r2, [pc, #608]	; (8001b08 <HAL_GPIO_Init+0x2a0>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d875      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018aa:	4a98      	ldr	r2, [pc, #608]	; (8001b0c <HAL_GPIO_Init+0x2a4>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d058      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018b0:	4a96      	ldr	r2, [pc, #600]	; (8001b0c <HAL_GPIO_Init+0x2a4>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d86f      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018b6:	4a96      	ldr	r2, [pc, #600]	; (8001b10 <HAL_GPIO_Init+0x2a8>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d052      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018bc:	4a94      	ldr	r2, [pc, #592]	; (8001b10 <HAL_GPIO_Init+0x2a8>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d869      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018c2:	4a94      	ldr	r2, [pc, #592]	; (8001b14 <HAL_GPIO_Init+0x2ac>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d04c      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018c8:	4a92      	ldr	r2, [pc, #584]	; (8001b14 <HAL_GPIO_Init+0x2ac>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d863      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018ce:	4a92      	ldr	r2, [pc, #584]	; (8001b18 <HAL_GPIO_Init+0x2b0>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d046      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018d4:	4a90      	ldr	r2, [pc, #576]	; (8001b18 <HAL_GPIO_Init+0x2b0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d85d      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018da:	2b12      	cmp	r3, #18
 80018dc:	d82a      	bhi.n	8001934 <HAL_GPIO_Init+0xcc>
 80018de:	2b12      	cmp	r3, #18
 80018e0:	d859      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018e2:	a201      	add	r2, pc, #4	; (adr r2, 80018e8 <HAL_GPIO_Init+0x80>)
 80018e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e8:	08001963 	.word	0x08001963
 80018ec:	0800193d 	.word	0x0800193d
 80018f0:	0800194f 	.word	0x0800194f
 80018f4:	08001991 	.word	0x08001991
 80018f8:	08001997 	.word	0x08001997
 80018fc:	08001997 	.word	0x08001997
 8001900:	08001997 	.word	0x08001997
 8001904:	08001997 	.word	0x08001997
 8001908:	08001997 	.word	0x08001997
 800190c:	08001997 	.word	0x08001997
 8001910:	08001997 	.word	0x08001997
 8001914:	08001997 	.word	0x08001997
 8001918:	08001997 	.word	0x08001997
 800191c:	08001997 	.word	0x08001997
 8001920:	08001997 	.word	0x08001997
 8001924:	08001997 	.word	0x08001997
 8001928:	08001997 	.word	0x08001997
 800192c:	08001945 	.word	0x08001945
 8001930:	08001959 	.word	0x08001959
 8001934:	4a79      	ldr	r2, [pc, #484]	; (8001b1c <HAL_GPIO_Init+0x2b4>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d013      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800193a:	e02c      	b.n	8001996 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	623b      	str	r3, [r7, #32]
          break;
 8001942:	e029      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	3304      	adds	r3, #4
 800194a:	623b      	str	r3, [r7, #32]
          break;
 800194c:	e024      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	3308      	adds	r3, #8
 8001954:	623b      	str	r3, [r7, #32]
          break;
 8001956:	e01f      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	330c      	adds	r3, #12
 800195e:	623b      	str	r3, [r7, #32]
          break;
 8001960:	e01a      	b.n	8001998 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d102      	bne.n	8001970 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800196a:	2304      	movs	r3, #4
 800196c:	623b      	str	r3, [r7, #32]
          break;
 800196e:	e013      	b.n	8001998 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d105      	bne.n	8001984 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001978:	2308      	movs	r3, #8
 800197a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69fa      	ldr	r2, [r7, #28]
 8001980:	611a      	str	r2, [r3, #16]
          break;
 8001982:	e009      	b.n	8001998 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001984:	2308      	movs	r3, #8
 8001986:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	69fa      	ldr	r2, [r7, #28]
 800198c:	615a      	str	r2, [r3, #20]
          break;
 800198e:	e003      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
          break;
 8001994:	e000      	b.n	8001998 <HAL_GPIO_Init+0x130>
          break;
 8001996:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	2bff      	cmp	r3, #255	; 0xff
 800199c:	d801      	bhi.n	80019a2 <HAL_GPIO_Init+0x13a>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	e001      	b.n	80019a6 <HAL_GPIO_Init+0x13e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3304      	adds	r3, #4
 80019a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	2bff      	cmp	r3, #255	; 0xff
 80019ac:	d802      	bhi.n	80019b4 <HAL_GPIO_Init+0x14c>
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	e002      	b.n	80019ba <HAL_GPIO_Init+0x152>
 80019b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b6:	3b08      	subs	r3, #8
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	210f      	movs	r1, #15
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	fa01 f303 	lsl.w	r3, r1, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	401a      	ands	r2, r3
 80019cc:	6a39      	ldr	r1, [r7, #32]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	fa01 f303 	lsl.w	r3, r1, r3
 80019d4:	431a      	orrs	r2, r3
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f000 80b1 	beq.w	8001b4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019e8:	4b4d      	ldr	r3, [pc, #308]	; (8001b20 <HAL_GPIO_Init+0x2b8>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a4c      	ldr	r2, [pc, #304]	; (8001b20 <HAL_GPIO_Init+0x2b8>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b4a      	ldr	r3, [pc, #296]	; (8001b20 <HAL_GPIO_Init+0x2b8>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a00:	4a48      	ldr	r2, [pc, #288]	; (8001b24 <HAL_GPIO_Init+0x2bc>)
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	3302      	adds	r3, #2
 8001a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a10:	f003 0303 	and.w	r3, r3, #3
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	220f      	movs	r2, #15
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	4013      	ands	r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a40      	ldr	r2, [pc, #256]	; (8001b28 <HAL_GPIO_Init+0x2c0>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d013      	beq.n	8001a54 <HAL_GPIO_Init+0x1ec>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a3f      	ldr	r2, [pc, #252]	; (8001b2c <HAL_GPIO_Init+0x2c4>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d00d      	beq.n	8001a50 <HAL_GPIO_Init+0x1e8>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4a3e      	ldr	r2, [pc, #248]	; (8001b30 <HAL_GPIO_Init+0x2c8>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d007      	beq.n	8001a4c <HAL_GPIO_Init+0x1e4>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4a3d      	ldr	r2, [pc, #244]	; (8001b34 <HAL_GPIO_Init+0x2cc>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d101      	bne.n	8001a48 <HAL_GPIO_Init+0x1e0>
 8001a44:	2303      	movs	r3, #3
 8001a46:	e006      	b.n	8001a56 <HAL_GPIO_Init+0x1ee>
 8001a48:	2304      	movs	r3, #4
 8001a4a:	e004      	b.n	8001a56 <HAL_GPIO_Init+0x1ee>
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	e002      	b.n	8001a56 <HAL_GPIO_Init+0x1ee>
 8001a50:	2301      	movs	r3, #1
 8001a52:	e000      	b.n	8001a56 <HAL_GPIO_Init+0x1ee>
 8001a54:	2300      	movs	r3, #0
 8001a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a58:	f002 0203 	and.w	r2, r2, #3
 8001a5c:	0092      	lsls	r2, r2, #2
 8001a5e:	4093      	lsls	r3, r2
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a66:	492f      	ldr	r1, [pc, #188]	; (8001b24 <HAL_GPIO_Init+0x2bc>)
 8001a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6a:	089b      	lsrs	r3, r3, #2
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d006      	beq.n	8001a8e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a80:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	492c      	ldr	r1, [pc, #176]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a8e:	4b2a      	ldr	r3, [pc, #168]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	4928      	ldr	r1, [pc, #160]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d006      	beq.n	8001ab6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001aa8:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001aaa:	685a      	ldr	r2, [r3, #4]
 8001aac:	4922      	ldr	r1, [pc, #136]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	604b      	str	r3, [r1, #4]
 8001ab4:	e006      	b.n	8001ac4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	43db      	mvns	r3, r3
 8001abe:	491e      	ldr	r1, [pc, #120]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d006      	beq.n	8001ade <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	4918      	ldr	r1, [pc, #96]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	608b      	str	r3, [r1, #8]
 8001adc:	e006      	b.n	8001aec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ade:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001ae0:	689a      	ldr	r2, [r3, #8]
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	4914      	ldr	r1, [pc, #80]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001ae8:	4013      	ands	r3, r2
 8001aea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d021      	beq.n	8001b3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001afa:	68da      	ldr	r2, [r3, #12]
 8001afc:	490e      	ldr	r1, [pc, #56]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60cb      	str	r3, [r1, #12]
 8001b04:	e021      	b.n	8001b4a <HAL_GPIO_Init+0x2e2>
 8001b06:	bf00      	nop
 8001b08:	10320000 	.word	0x10320000
 8001b0c:	10310000 	.word	0x10310000
 8001b10:	10220000 	.word	0x10220000
 8001b14:	10210000 	.word	0x10210000
 8001b18:	10120000 	.word	0x10120000
 8001b1c:	10110000 	.word	0x10110000
 8001b20:	40021000 	.word	0x40021000
 8001b24:	40010000 	.word	0x40010000
 8001b28:	40010800 	.word	0x40010800
 8001b2c:	40010c00 	.word	0x40010c00
 8001b30:	40011000 	.word	0x40011000
 8001b34:	40011400 	.word	0x40011400
 8001b38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <HAL_GPIO_Init+0x304>)
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	43db      	mvns	r3, r3
 8001b44:	4909      	ldr	r1, [pc, #36]	; (8001b6c <HAL_GPIO_Init+0x304>)
 8001b46:	4013      	ands	r3, r2
 8001b48:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b56:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f47f ae8e 	bne.w	800187c <HAL_GPIO_Init+0x14>
  }
}
 8001b60:	bf00      	nop
 8001b62:	bf00      	nop
 8001b64:	372c      	adds	r7, #44	; 0x2c
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	40010400 	.word	0x40010400

08001b70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	887b      	ldrh	r3, [r7, #2]
 8001b82:	4013      	ands	r3, r2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d002      	beq.n	8001b8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	73fb      	strb	r3, [r7, #15]
 8001b8c:	e001      	b.n	8001b92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	807b      	strh	r3, [r7, #2]
 8001baa:	4613      	mov	r3, r2
 8001bac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bae:	787b      	ldrb	r3, [r7, #1]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bb4:	887a      	ldrh	r2, [r7, #2]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bba:	e003      	b.n	8001bc4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	041a      	lsls	r2, r3, #16
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	611a      	str	r2, [r3, #16]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
	...

08001bd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e12b      	b.n	8001e3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d106      	bne.n	8001bfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff fa26 	bl	8001048 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2224      	movs	r2, #36	; 0x24
 8001c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 0201 	bic.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c34:	f000 ffea 	bl	8002c0c <HAL_RCC_GetPCLK1Freq>
 8001c38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	4a81      	ldr	r2, [pc, #516]	; (8001e44 <HAL_I2C_Init+0x274>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d807      	bhi.n	8001c54 <HAL_I2C_Init+0x84>
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4a80      	ldr	r2, [pc, #512]	; (8001e48 <HAL_I2C_Init+0x278>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	bf94      	ite	ls
 8001c4c:	2301      	movls	r3, #1
 8001c4e:	2300      	movhi	r3, #0
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	e006      	b.n	8001c62 <HAL_I2C_Init+0x92>
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4a7d      	ldr	r2, [pc, #500]	; (8001e4c <HAL_I2C_Init+0x27c>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	bf94      	ite	ls
 8001c5c:	2301      	movls	r3, #1
 8001c5e:	2300      	movhi	r3, #0
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e0e7      	b.n	8001e3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4a78      	ldr	r2, [pc, #480]	; (8001e50 <HAL_I2C_Init+0x280>)
 8001c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c72:	0c9b      	lsrs	r3, r3, #18
 8001c74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4a6a      	ldr	r2, [pc, #424]	; (8001e44 <HAL_I2C_Init+0x274>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d802      	bhi.n	8001ca4 <HAL_I2C_Init+0xd4>
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	e009      	b.n	8001cb8 <HAL_I2C_Init+0xe8>
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001caa:	fb02 f303 	mul.w	r3, r2, r3
 8001cae:	4a69      	ldr	r2, [pc, #420]	; (8001e54 <HAL_I2C_Init+0x284>)
 8001cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb4:	099b      	lsrs	r3, r3, #6
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	430b      	orrs	r3, r1
 8001cbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001cca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	495c      	ldr	r1, [pc, #368]	; (8001e44 <HAL_I2C_Init+0x274>)
 8001cd4:	428b      	cmp	r3, r1
 8001cd6:	d819      	bhi.n	8001d0c <HAL_I2C_Init+0x13c>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	1e59      	subs	r1, r3, #1
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ce6:	1c59      	adds	r1, r3, #1
 8001ce8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001cec:	400b      	ands	r3, r1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00a      	beq.n	8001d08 <HAL_I2C_Init+0x138>
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	1e59      	subs	r1, r3, #1
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d00:	3301      	adds	r3, #1
 8001d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d06:	e051      	b.n	8001dac <HAL_I2C_Init+0x1dc>
 8001d08:	2304      	movs	r3, #4
 8001d0a:	e04f      	b.n	8001dac <HAL_I2C_Init+0x1dc>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d111      	bne.n	8001d38 <HAL_I2C_Init+0x168>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1e58      	subs	r0, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6859      	ldr	r1, [r3, #4]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	440b      	add	r3, r1
 8001d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d26:	3301      	adds	r3, #1
 8001d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	bf0c      	ite	eq
 8001d30:	2301      	moveq	r3, #1
 8001d32:	2300      	movne	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	e012      	b.n	8001d5e <HAL_I2C_Init+0x18e>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	1e58      	subs	r0, r3, #1
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6859      	ldr	r1, [r3, #4]
 8001d40:	460b      	mov	r3, r1
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	0099      	lsls	r1, r3, #2
 8001d48:	440b      	add	r3, r1
 8001d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	bf0c      	ite	eq
 8001d58:	2301      	moveq	r3, #1
 8001d5a:	2300      	movne	r3, #0
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_I2C_Init+0x196>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e022      	b.n	8001dac <HAL_I2C_Init+0x1dc>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10e      	bne.n	8001d8c <HAL_I2C_Init+0x1bc>
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	1e58      	subs	r0, r3, #1
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6859      	ldr	r1, [r3, #4]
 8001d76:	460b      	mov	r3, r1
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	440b      	add	r3, r1
 8001d7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d80:	3301      	adds	r3, #1
 8001d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d8a:	e00f      	b.n	8001dac <HAL_I2C_Init+0x1dc>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	1e58      	subs	r0, r3, #1
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6859      	ldr	r1, [r3, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	440b      	add	r3, r1
 8001d9a:	0099      	lsls	r1, r3, #2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001da2:	3301      	adds	r3, #1
 8001da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001da8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	6809      	ldr	r1, [r1, #0]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69da      	ldr	r2, [r3, #28]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001dda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6911      	ldr	r1, [r2, #16]
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	68d2      	ldr	r2, [r2, #12]
 8001de6:	4311      	orrs	r1, r2
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	430b      	orrs	r3, r1
 8001dee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	695a      	ldr	r2, [r3, #20]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f042 0201 	orr.w	r2, r2, #1
 8001e1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2220      	movs	r2, #32
 8001e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	000186a0 	.word	0x000186a0
 8001e48:	001e847f 	.word	0x001e847f
 8001e4c:	003d08ff 	.word	0x003d08ff
 8001e50:	431bde83 	.word	0x431bde83
 8001e54:	10624dd3 	.word	0x10624dd3

08001e58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af02      	add	r7, sp, #8
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	461a      	mov	r2, r3
 8001e64:	460b      	mov	r3, r1
 8001e66:	817b      	strh	r3, [r7, #10]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e6c:	f7ff fb10 	bl	8001490 <HAL_GetTick>
 8001e70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b20      	cmp	r3, #32
 8001e7c:	f040 80e0 	bne.w	8002040 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	2319      	movs	r3, #25
 8001e86:	2201      	movs	r2, #1
 8001e88:	4970      	ldr	r1, [pc, #448]	; (800204c <HAL_I2C_Master_Transmit+0x1f4>)
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 f964 	bl	8002158 <I2C_WaitOnFlagUntilTimeout>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001e96:	2302      	movs	r3, #2
 8001e98:	e0d3      	b.n	8002042 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_I2C_Master_Transmit+0x50>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e0cc      	b.n	8002042 <HAL_I2C_Master_Transmit+0x1ea>
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d007      	beq.n	8001ece <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f042 0201 	orr.w	r2, r2, #1
 8001ecc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001edc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2221      	movs	r2, #33	; 0x21
 8001ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2210      	movs	r2, #16
 8001eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	893a      	ldrh	r2, [r7, #8]
 8001efe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4a50      	ldr	r2, [pc, #320]	; (8002050 <HAL_I2C_Master_Transmit+0x1f8>)
 8001f0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f10:	8979      	ldrh	r1, [r7, #10]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	6a3a      	ldr	r2, [r7, #32]
 8001f16:	68f8      	ldr	r0, [r7, #12]
 8001f18:	f000 f89c 	bl	8002054 <I2C_MasterRequestWrite>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e08d      	b.n	8002042 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	695b      	ldr	r3, [r3, #20]
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f3c:	e066      	b.n	800200c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	6a39      	ldr	r1, [r7, #32]
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 f9de 	bl	8002304 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00d      	beq.n	8001f6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	d107      	bne.n	8001f66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e06b      	b.n	8002042 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	781a      	ldrb	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	3b01      	subs	r3, #1
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d11b      	bne.n	8001fe0 <HAL_I2C_Master_Transmit+0x188>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d017      	beq.n	8001fe0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb4:	781a      	ldrb	r2, [r3, #0]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc0:	1c5a      	adds	r2, r3, #1
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	3b01      	subs	r3, #1
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	6a39      	ldr	r1, [r7, #32]
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f000 f9ce 	bl	8002386 <I2C_WaitOnBTFFlagUntilTimeout>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00d      	beq.n	800200c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d107      	bne.n	8002008 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002006:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e01a      	b.n	8002042 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002010:	2b00      	cmp	r3, #0
 8002012:	d194      	bne.n	8001f3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2220      	movs	r2, #32
 8002028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	e000      	b.n	8002042 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002040:	2302      	movs	r3, #2
  }
}
 8002042:	4618      	mov	r0, r3
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	00100002 	.word	0x00100002
 8002050:	ffff0000 	.word	0xffff0000

08002054 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af02      	add	r7, sp, #8
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	607a      	str	r2, [r7, #4]
 800205e:	603b      	str	r3, [r7, #0]
 8002060:	460b      	mov	r3, r1
 8002062:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002068:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	2b08      	cmp	r3, #8
 800206e:	d006      	beq.n	800207e <I2C_MasterRequestWrite+0x2a>
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d003      	beq.n	800207e <I2C_MasterRequestWrite+0x2a>
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800207c:	d108      	bne.n	8002090 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e00b      	b.n	80020a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	2b12      	cmp	r3, #18
 8002096:	d107      	bne.n	80020a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f000 f84f 	bl	8002158 <I2C_WaitOnFlagUntilTimeout>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00d      	beq.n	80020dc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020ce:	d103      	bne.n	80020d8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e035      	b.n	8002148 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020e4:	d108      	bne.n	80020f8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020e6:	897b      	ldrh	r3, [r7, #10]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	461a      	mov	r2, r3
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80020f4:	611a      	str	r2, [r3, #16]
 80020f6:	e01b      	b.n	8002130 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020f8:	897b      	ldrh	r3, [r7, #10]
 80020fa:	11db      	asrs	r3, r3, #7
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	f003 0306 	and.w	r3, r3, #6
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f063 030f 	orn	r3, r3, #15
 8002108:	b2da      	uxtb	r2, r3
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	490e      	ldr	r1, [pc, #56]	; (8002150 <I2C_MasterRequestWrite+0xfc>)
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 f875 	bl	8002206 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e010      	b.n	8002148 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002126:	897b      	ldrh	r3, [r7, #10]
 8002128:	b2da      	uxtb	r2, r3
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	4907      	ldr	r1, [pc, #28]	; (8002154 <I2C_MasterRequestWrite+0x100>)
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f000 f865 	bl	8002206 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e000      	b.n	8002148 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002146:	2300      	movs	r3, #0
}
 8002148:	4618      	mov	r0, r3
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	00010008 	.word	0x00010008
 8002154:	00010002 	.word	0x00010002

08002158 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	603b      	str	r3, [r7, #0]
 8002164:	4613      	mov	r3, r2
 8002166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002168:	e025      	b.n	80021b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002170:	d021      	beq.n	80021b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002172:	f7ff f98d 	bl	8001490 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d302      	bcc.n	8002188 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d116      	bne.n	80021b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2200      	movs	r2, #0
 800218c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2220      	movs	r2, #32
 8002192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	f043 0220 	orr.w	r2, r3, #32
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e023      	b.n	80021fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	0c1b      	lsrs	r3, r3, #16
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d10d      	bne.n	80021dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	43da      	mvns	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	4013      	ands	r3, r2
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	bf0c      	ite	eq
 80021d2:	2301      	moveq	r3, #1
 80021d4:	2300      	movne	r3, #0
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	461a      	mov	r2, r3
 80021da:	e00c      	b.n	80021f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4013      	ands	r3, r2
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	bf0c      	ite	eq
 80021ee:	2301      	moveq	r3, #1
 80021f0:	2300      	movne	r3, #0
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	461a      	mov	r2, r3
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d0b6      	beq.n	800216a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002214:	e051      	b.n	80022ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002220:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002224:	d123      	bne.n	800226e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002234:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800223e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2200      	movs	r2, #0
 8002244:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2220      	movs	r2, #32
 800224a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225a:	f043 0204 	orr.w	r2, r3, #4
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e046      	b.n	80022fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002274:	d021      	beq.n	80022ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002276:	f7ff f90b 	bl	8001490 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	429a      	cmp	r2, r3
 8002284:	d302      	bcc.n	800228c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d116      	bne.n	80022ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2220      	movs	r2, #32
 8002296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	f043 0220 	orr.w	r2, r3, #32
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e020      	b.n	80022fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	0c1b      	lsrs	r3, r3, #16
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d10c      	bne.n	80022de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	43da      	mvns	r2, r3
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	4013      	ands	r3, r2
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	bf14      	ite	ne
 80022d6:	2301      	movne	r3, #1
 80022d8:	2300      	moveq	r3, #0
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	e00b      	b.n	80022f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	43da      	mvns	r2, r3
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	4013      	ands	r3, r2
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	bf14      	ite	ne
 80022f0:	2301      	movne	r3, #1
 80022f2:	2300      	moveq	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d18d      	bne.n	8002216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002310:	e02d      	b.n	800236e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 f878 	bl	8002408 <I2C_IsAcknowledgeFailed>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e02d      	b.n	800237e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002328:	d021      	beq.n	800236e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800232a:	f7ff f8b1 	bl	8001490 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	429a      	cmp	r2, r3
 8002338:	d302      	bcc.n	8002340 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d116      	bne.n	800236e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2220      	movs	r2, #32
 800234a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f043 0220 	orr.w	r2, r3, #32
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e007      	b.n	800237e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002378:	2b80      	cmp	r3, #128	; 0x80
 800237a:	d1ca      	bne.n	8002312 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	60f8      	str	r0, [r7, #12]
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002392:	e02d      	b.n	80023f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f837 	bl	8002408 <I2C_IsAcknowledgeFailed>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e02d      	b.n	8002400 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023aa:	d021      	beq.n	80023f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ac:	f7ff f870 	bl	8001490 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d302      	bcc.n	80023c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d116      	bne.n	80023f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2200      	movs	r2, #0
 80023c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2220      	movs	r2, #32
 80023cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	f043 0220 	orr.w	r2, r3, #32
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e007      	b.n	8002400 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	f003 0304 	and.w	r3, r3, #4
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d1ca      	bne.n	8002394 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800241a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800241e:	d11b      	bne.n	8002458 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002428:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002444:	f043 0204 	orr.w	r2, r3, #4
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e272      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 8087 	beq.w	8002592 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002484:	4b92      	ldr	r3, [pc, #584]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 030c 	and.w	r3, r3, #12
 800248c:	2b04      	cmp	r3, #4
 800248e:	d00c      	beq.n	80024aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002490:	4b8f      	ldr	r3, [pc, #572]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 030c 	and.w	r3, r3, #12
 8002498:	2b08      	cmp	r3, #8
 800249a:	d112      	bne.n	80024c2 <HAL_RCC_OscConfig+0x5e>
 800249c:	4b8c      	ldr	r3, [pc, #560]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024a8:	d10b      	bne.n	80024c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024aa:	4b89      	ldr	r3, [pc, #548]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d06c      	beq.n	8002590 <HAL_RCC_OscConfig+0x12c>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d168      	bne.n	8002590 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e24c      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024ca:	d106      	bne.n	80024da <HAL_RCC_OscConfig+0x76>
 80024cc:	4b80      	ldr	r3, [pc, #512]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a7f      	ldr	r2, [pc, #508]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	e02e      	b.n	8002538 <HAL_RCC_OscConfig+0xd4>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10c      	bne.n	80024fc <HAL_RCC_OscConfig+0x98>
 80024e2:	4b7b      	ldr	r3, [pc, #492]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a7a      	ldr	r2, [pc, #488]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	4b78      	ldr	r3, [pc, #480]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a77      	ldr	r2, [pc, #476]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80024f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	e01d      	b.n	8002538 <HAL_RCC_OscConfig+0xd4>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002504:	d10c      	bne.n	8002520 <HAL_RCC_OscConfig+0xbc>
 8002506:	4b72      	ldr	r3, [pc, #456]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a71      	ldr	r2, [pc, #452]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800250c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	4b6f      	ldr	r3, [pc, #444]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a6e      	ldr	r2, [pc, #440]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	e00b      	b.n	8002538 <HAL_RCC_OscConfig+0xd4>
 8002520:	4b6b      	ldr	r3, [pc, #428]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a6a      	ldr	r2, [pc, #424]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	4b68      	ldr	r3, [pc, #416]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a67      	ldr	r2, [pc, #412]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002536:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d013      	beq.n	8002568 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002540:	f7fe ffa6 	bl	8001490 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002548:	f7fe ffa2 	bl	8001490 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	; 0x64
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e200      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800255a:	4b5d      	ldr	r3, [pc, #372]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0xe4>
 8002566:	e014      	b.n	8002592 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002568:	f7fe ff92 	bl	8001490 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002570:	f7fe ff8e 	bl	8001490 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b64      	cmp	r3, #100	; 0x64
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e1ec      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002582:	4b53      	ldr	r3, [pc, #332]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x10c>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d063      	beq.n	8002666 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800259e:	4b4c      	ldr	r3, [pc, #304]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f003 030c 	and.w	r3, r3, #12
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00b      	beq.n	80025c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025aa:	4b49      	ldr	r3, [pc, #292]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f003 030c 	and.w	r3, r3, #12
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	d11c      	bne.n	80025f0 <HAL_RCC_OscConfig+0x18c>
 80025b6:	4b46      	ldr	r3, [pc, #280]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d116      	bne.n	80025f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025c2:	4b43      	ldr	r3, [pc, #268]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d005      	beq.n	80025da <HAL_RCC_OscConfig+0x176>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d001      	beq.n	80025da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e1c0      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	4939      	ldr	r1, [pc, #228]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 80025ea:	4313      	orrs	r3, r2
 80025ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ee:	e03a      	b.n	8002666 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d020      	beq.n	800263a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025f8:	4b36      	ldr	r3, [pc, #216]	; (80026d4 <HAL_RCC_OscConfig+0x270>)
 80025fa:	2201      	movs	r2, #1
 80025fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fe:	f7fe ff47 	bl	8001490 <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002604:	e008      	b.n	8002618 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002606:	f7fe ff43 	bl	8001490 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d901      	bls.n	8002618 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e1a1      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002618:	4b2d      	ldr	r3, [pc, #180]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0f0      	beq.n	8002606 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002624:	4b2a      	ldr	r3, [pc, #168]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	4927      	ldr	r1, [pc, #156]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 8002634:	4313      	orrs	r3, r2
 8002636:	600b      	str	r3, [r1, #0]
 8002638:	e015      	b.n	8002666 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800263a:	4b26      	ldr	r3, [pc, #152]	; (80026d4 <HAL_RCC_OscConfig+0x270>)
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002640:	f7fe ff26 	bl	8001490 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002648:	f7fe ff22 	bl	8001490 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e180      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800265a:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d03a      	beq.n	80026e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d019      	beq.n	80026ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800267a:	4b17      	ldr	r3, [pc, #92]	; (80026d8 <HAL_RCC_OscConfig+0x274>)
 800267c:	2201      	movs	r2, #1
 800267e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002680:	f7fe ff06 	bl	8001490 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002688:	f7fe ff02 	bl	8001490 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e160      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800269a:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <HAL_RCC_OscConfig+0x26c>)
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0f0      	beq.n	8002688 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026a6:	2001      	movs	r0, #1
 80026a8:	f000 fad8 	bl	8002c5c <RCC_Delay>
 80026ac:	e01c      	b.n	80026e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <HAL_RCC_OscConfig+0x274>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b4:	f7fe feec 	bl	8001490 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ba:	e00f      	b.n	80026dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026bc:	f7fe fee8 	bl	8001490 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d908      	bls.n	80026dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e146      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
 80026ce:	bf00      	nop
 80026d0:	40021000 	.word	0x40021000
 80026d4:	42420000 	.word	0x42420000
 80026d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026dc:	4b92      	ldr	r3, [pc, #584]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80026de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d1e9      	bne.n	80026bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80a6 	beq.w	8002842 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026f6:	2300      	movs	r3, #0
 80026f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026fa:	4b8b      	ldr	r3, [pc, #556]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d10d      	bne.n	8002722 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002706:	4b88      	ldr	r3, [pc, #544]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	4a87      	ldr	r2, [pc, #540]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 800270c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002710:	61d3      	str	r3, [r2, #28]
 8002712:	4b85      	ldr	r3, [pc, #532]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800271e:	2301      	movs	r3, #1
 8002720:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002722:	4b82      	ldr	r3, [pc, #520]	; (800292c <HAL_RCC_OscConfig+0x4c8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272a:	2b00      	cmp	r3, #0
 800272c:	d118      	bne.n	8002760 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800272e:	4b7f      	ldr	r3, [pc, #508]	; (800292c <HAL_RCC_OscConfig+0x4c8>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a7e      	ldr	r2, [pc, #504]	; (800292c <HAL_RCC_OscConfig+0x4c8>)
 8002734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800273a:	f7fe fea9 	bl	8001490 <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002742:	f7fe fea5 	bl	8001490 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b64      	cmp	r3, #100	; 0x64
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e103      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002754:	4b75      	ldr	r3, [pc, #468]	; (800292c <HAL_RCC_OscConfig+0x4c8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d106      	bne.n	8002776 <HAL_RCC_OscConfig+0x312>
 8002768:	4b6f      	ldr	r3, [pc, #444]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	4a6e      	ldr	r2, [pc, #440]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 800276e:	f043 0301 	orr.w	r3, r3, #1
 8002772:	6213      	str	r3, [r2, #32]
 8002774:	e02d      	b.n	80027d2 <HAL_RCC_OscConfig+0x36e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10c      	bne.n	8002798 <HAL_RCC_OscConfig+0x334>
 800277e:	4b6a      	ldr	r3, [pc, #424]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	4a69      	ldr	r2, [pc, #420]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002784:	f023 0301 	bic.w	r3, r3, #1
 8002788:	6213      	str	r3, [r2, #32]
 800278a:	4b67      	ldr	r3, [pc, #412]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	4a66      	ldr	r2, [pc, #408]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002790:	f023 0304 	bic.w	r3, r3, #4
 8002794:	6213      	str	r3, [r2, #32]
 8002796:	e01c      	b.n	80027d2 <HAL_RCC_OscConfig+0x36e>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	2b05      	cmp	r3, #5
 800279e:	d10c      	bne.n	80027ba <HAL_RCC_OscConfig+0x356>
 80027a0:	4b61      	ldr	r3, [pc, #388]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	4a60      	ldr	r2, [pc, #384]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	f043 0304 	orr.w	r3, r3, #4
 80027aa:	6213      	str	r3, [r2, #32]
 80027ac:	4b5e      	ldr	r3, [pc, #376]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	4a5d      	ldr	r2, [pc, #372]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	6213      	str	r3, [r2, #32]
 80027b8:	e00b      	b.n	80027d2 <HAL_RCC_OscConfig+0x36e>
 80027ba:	4b5b      	ldr	r3, [pc, #364]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4a5a      	ldr	r2, [pc, #360]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027c0:	f023 0301 	bic.w	r3, r3, #1
 80027c4:	6213      	str	r3, [r2, #32]
 80027c6:	4b58      	ldr	r3, [pc, #352]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	4a57      	ldr	r2, [pc, #348]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	f023 0304 	bic.w	r3, r3, #4
 80027d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d015      	beq.n	8002806 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027da:	f7fe fe59 	bl	8001490 <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e0:	e00a      	b.n	80027f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e2:	f7fe fe55 	bl	8001490 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d901      	bls.n	80027f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e0b1      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f8:	4b4b      	ldr	r3, [pc, #300]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0ee      	beq.n	80027e2 <HAL_RCC_OscConfig+0x37e>
 8002804:	e014      	b.n	8002830 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002806:	f7fe fe43 	bl	8001490 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800280c:	e00a      	b.n	8002824 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280e:	f7fe fe3f 	bl	8001490 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	f241 3288 	movw	r2, #5000	; 0x1388
 800281c:	4293      	cmp	r3, r2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e09b      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002824:	4b40      	ldr	r3, [pc, #256]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1ee      	bne.n	800280e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002830:	7dfb      	ldrb	r3, [r7, #23]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d105      	bne.n	8002842 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002836:	4b3c      	ldr	r3, [pc, #240]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4a3b      	ldr	r2, [pc, #236]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 800283c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002840:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	2b00      	cmp	r3, #0
 8002848:	f000 8087 	beq.w	800295a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800284c:	4b36      	ldr	r3, [pc, #216]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f003 030c 	and.w	r3, r3, #12
 8002854:	2b08      	cmp	r3, #8
 8002856:	d061      	beq.n	800291c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d146      	bne.n	80028ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002860:	4b33      	ldr	r3, [pc, #204]	; (8002930 <HAL_RCC_OscConfig+0x4cc>)
 8002862:	2200      	movs	r2, #0
 8002864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002866:	f7fe fe13 	bl	8001490 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286e:	f7fe fe0f 	bl	8001490 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e06d      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002880:	4b29      	ldr	r3, [pc, #164]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1f0      	bne.n	800286e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002894:	d108      	bne.n	80028a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002896:	4b24      	ldr	r3, [pc, #144]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	4921      	ldr	r1, [pc, #132]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028a8:	4b1f      	ldr	r3, [pc, #124]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a19      	ldr	r1, [r3, #32]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b8:	430b      	orrs	r3, r1
 80028ba:	491b      	ldr	r1, [pc, #108]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c0:	4b1b      	ldr	r3, [pc, #108]	; (8002930 <HAL_RCC_OscConfig+0x4cc>)
 80028c2:	2201      	movs	r2, #1
 80028c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c6:	f7fe fde3 	bl	8001490 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028cc:	e008      	b.n	80028e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ce:	f7fe fddf 	bl	8001490 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e03d      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028e0:	4b11      	ldr	r3, [pc, #68]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0f0      	beq.n	80028ce <HAL_RCC_OscConfig+0x46a>
 80028ec:	e035      	b.n	800295a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ee:	4b10      	ldr	r3, [pc, #64]	; (8002930 <HAL_RCC_OscConfig+0x4cc>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7fe fdcc 	bl	8001490 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028fc:	f7fe fdc8 	bl	8001490 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e026      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800290e:	4b06      	ldr	r3, [pc, #24]	; (8002928 <HAL_RCC_OscConfig+0x4c4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x498>
 800291a:	e01e      	b.n	800295a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d107      	bne.n	8002934 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e019      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
 8002928:	40021000 	.word	0x40021000
 800292c:	40007000 	.word	0x40007000
 8002930:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <HAL_RCC_OscConfig+0x500>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	429a      	cmp	r2, r3
 8002946:	d106      	bne.n	8002956 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002952:	429a      	cmp	r2, r3
 8002954:	d001      	beq.n	800295a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000

08002968 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0d0      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800297c:	4b6a      	ldr	r3, [pc, #424]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d910      	bls.n	80029ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298a:	4b67      	ldr	r3, [pc, #412]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f023 0207 	bic.w	r2, r3, #7
 8002992:	4965      	ldr	r1, [pc, #404]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	4313      	orrs	r3, r2
 8002998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800299a:	4b63      	ldr	r3, [pc, #396]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0307 	and.w	r3, r3, #7
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d001      	beq.n	80029ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e0b8      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d020      	beq.n	80029fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d005      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029c4:	4b59      	ldr	r3, [pc, #356]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	4a58      	ldr	r2, [pc, #352]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 80029ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029dc:	4b53      	ldr	r3, [pc, #332]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	4a52      	ldr	r2, [pc, #328]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029e8:	4b50      	ldr	r3, [pc, #320]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	494d      	ldr	r1, [pc, #308]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d040      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d107      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	4b47      	ldr	r3, [pc, #284]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d115      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e07f      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d107      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a26:	4b41      	ldr	r3, [pc, #260]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d109      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e073      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a36:	4b3d      	ldr	r3, [pc, #244]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e06b      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a46:	4b39      	ldr	r3, [pc, #228]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f023 0203 	bic.w	r2, r3, #3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	4936      	ldr	r1, [pc, #216]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a58:	f7fe fd1a 	bl	8001490 <HAL_GetTick>
 8002a5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5e:	e00a      	b.n	8002a76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a60:	f7fe fd16 	bl	8001490 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e053      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a76:	4b2d      	ldr	r3, [pc, #180]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f003 020c 	and.w	r2, r3, #12
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d1eb      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a88:	4b27      	ldr	r3, [pc, #156]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d210      	bcs.n	8002ab8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a96:	4b24      	ldr	r3, [pc, #144]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f023 0207 	bic.w	r2, r3, #7
 8002a9e:	4922      	ldr	r1, [pc, #136]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aa6:	4b20      	ldr	r3, [pc, #128]	; (8002b28 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d001      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e032      	b.n	8002b1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ac4:	4b19      	ldr	r3, [pc, #100]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	4916      	ldr	r1, [pc, #88]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0308 	and.w	r3, r3, #8
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d009      	beq.n	8002af6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ae2:	4b12      	ldr	r3, [pc, #72]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	490e      	ldr	r1, [pc, #56]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002af6:	f000 f821 	bl	8002b3c <HAL_RCC_GetSysClockFreq>
 8002afa:	4602      	mov	r2, r0
 8002afc:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <HAL_RCC_ClockConfig+0x1c4>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	091b      	lsrs	r3, r3, #4
 8002b02:	f003 030f 	and.w	r3, r3, #15
 8002b06:	490a      	ldr	r1, [pc, #40]	; (8002b30 <HAL_RCC_ClockConfig+0x1c8>)
 8002b08:	5ccb      	ldrb	r3, [r1, r3]
 8002b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0e:	4a09      	ldr	r2, [pc, #36]	; (8002b34 <HAL_RCC_ClockConfig+0x1cc>)
 8002b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b12:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <HAL_RCC_ClockConfig+0x1d0>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fe fc78 	bl	800140c <HAL_InitTick>

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40022000 	.word	0x40022000
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	08008d80 	.word	0x08008d80
 8002b34:	20000000 	.word	0x20000000
 8002b38:	20000004 	.word	0x20000004

08002b3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b3c:	b490      	push	{r4, r7}
 8002b3e:	b08a      	sub	sp, #40	; 0x28
 8002b40:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b42:	4b29      	ldr	r3, [pc, #164]	; (8002be8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002b44:	1d3c      	adds	r4, r7, #4
 8002b46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b4c:	f240 2301 	movw	r3, #513	; 0x201
 8002b50:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61fb      	str	r3, [r7, #28]
 8002b56:	2300      	movs	r3, #0
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b66:	4b21      	ldr	r3, [pc, #132]	; (8002bec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d002      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0x40>
 8002b76:	2b08      	cmp	r3, #8
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_GetSysClockFreq+0x46>
 8002b7a:	e02b      	b.n	8002bd4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b7c:	4b1c      	ldr	r3, [pc, #112]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b7e:	623b      	str	r3, [r7, #32]
      break;
 8002b80:	e02b      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	0c9b      	lsrs	r3, r3, #18
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	3328      	adds	r3, #40	; 0x28
 8002b8c:	443b      	add	r3, r7
 8002b8e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b92:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d012      	beq.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b9e:	4b13      	ldr	r3, [pc, #76]	; (8002bec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	0c5b      	lsrs	r3, r3, #17
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	3328      	adds	r3, #40	; 0x28
 8002baa:	443b      	add	r3, r7
 8002bac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002bb0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	4a0e      	ldr	r2, [pc, #56]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bb6:	fb03 f202 	mul.w	r2, r3, r2
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bc2:	e004      	b.n	8002bce <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	4a0b      	ldr	r2, [pc, #44]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bc8:	fb02 f303 	mul.w	r3, r2, r3
 8002bcc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	623b      	str	r3, [r7, #32]
      break;
 8002bd2:	e002      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bd4:	4b06      	ldr	r3, [pc, #24]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bd6:	623b      	str	r3, [r7, #32]
      break;
 8002bd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bda:	6a3b      	ldr	r3, [r7, #32]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3728      	adds	r7, #40	; 0x28
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc90      	pop	{r4, r7}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	08008d70 	.word	0x08008d70
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	007a1200 	.word	0x007a1200
 8002bf4:	003d0900 	.word	0x003d0900

08002bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bfc:	4b02      	ldr	r3, [pc, #8]	; (8002c08 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	20000000 	.word	0x20000000

08002c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c10:	f7ff fff2 	bl	8002bf8 <HAL_RCC_GetHCLKFreq>
 8002c14:	4602      	mov	r2, r0
 8002c16:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	0a1b      	lsrs	r3, r3, #8
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	4903      	ldr	r1, [pc, #12]	; (8002c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c22:	5ccb      	ldrb	r3, [r1, r3]
 8002c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	08008d90 	.word	0x08008d90

08002c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c38:	f7ff ffde 	bl	8002bf8 <HAL_RCC_GetHCLKFreq>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	0adb      	lsrs	r3, r3, #11
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	4903      	ldr	r1, [pc, #12]	; (8002c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c4a:	5ccb      	ldrb	r3, [r1, r3]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40021000 	.word	0x40021000
 8002c58:	08008d90 	.word	0x08008d90

08002c5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c64:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <RCC_Delay+0x34>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <RCC_Delay+0x38>)
 8002c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6e:	0a5b      	lsrs	r3, r3, #9
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	fb02 f303 	mul.w	r3, r2, r3
 8002c76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c78:	bf00      	nop
  }
  while (Delay --);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	1e5a      	subs	r2, r3, #1
 8002c7e:	60fa      	str	r2, [r7, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1f9      	bne.n	8002c78 <RCC_Delay+0x1c>
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr
 8002c90:	20000000 	.word	0x20000000
 8002c94:	10624dd3 	.word	0x10624dd3

08002c98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e041      	b.n	8002d2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d106      	bne.n	8002cc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7fe fa00 	bl	80010c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4610      	mov	r0, r2
 8002cd8:	f000 f962 	bl	8002fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
	...

08002d38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d001      	beq.n	8002d50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e032      	b.n	8002db6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2202      	movs	r2, #2
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a18      	ldr	r2, [pc, #96]	; (8002dc0 <HAL_TIM_Base_Start+0x88>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d00e      	beq.n	8002d80 <HAL_TIM_Base_Start+0x48>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d6a:	d009      	beq.n	8002d80 <HAL_TIM_Base_Start+0x48>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a14      	ldr	r2, [pc, #80]	; (8002dc4 <HAL_TIM_Base_Start+0x8c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d004      	beq.n	8002d80 <HAL_TIM_Base_Start+0x48>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a13      	ldr	r2, [pc, #76]	; (8002dc8 <HAL_TIM_Base_Start+0x90>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d111      	bne.n	8002da4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2b06      	cmp	r3, #6
 8002d90:	d010      	beq.n	8002db4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f042 0201 	orr.w	r2, r2, #1
 8002da0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da2:	e007      	b.n	8002db4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0201 	orr.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr
 8002dc0:	40012c00 	.word	0x40012c00
 8002dc4:	40000400 	.word	0x40000400
 8002dc8:	40000800 	.word	0x40000800

08002dcc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6a1a      	ldr	r2, [r3, #32]
 8002dda:	f241 1311 	movw	r3, #4369	; 0x1111
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10f      	bne.n	8002e04 <HAL_TIM_Base_Stop+0x38>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6a1a      	ldr	r2, [r3, #32]
 8002dea:	f240 4344 	movw	r3, #1092	; 0x444
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d107      	bne.n	8002e04 <HAL_TIM_Base_Stop+0x38>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d101      	bne.n	8002e30 <HAL_TIM_ConfigClockSource+0x18>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e0b3      	b.n	8002f98 <HAL_TIM_ConfigClockSource+0x180>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e68:	d03e      	beq.n	8002ee8 <HAL_TIM_ConfigClockSource+0xd0>
 8002e6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e6e:	f200 8087 	bhi.w	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e76:	f000 8085 	beq.w	8002f84 <HAL_TIM_ConfigClockSource+0x16c>
 8002e7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e7e:	d87f      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002e80:	2b70      	cmp	r3, #112	; 0x70
 8002e82:	d01a      	beq.n	8002eba <HAL_TIM_ConfigClockSource+0xa2>
 8002e84:	2b70      	cmp	r3, #112	; 0x70
 8002e86:	d87b      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002e88:	2b60      	cmp	r3, #96	; 0x60
 8002e8a:	d050      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0x116>
 8002e8c:	2b60      	cmp	r3, #96	; 0x60
 8002e8e:	d877      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002e90:	2b50      	cmp	r3, #80	; 0x50
 8002e92:	d03c      	beq.n	8002f0e <HAL_TIM_ConfigClockSource+0xf6>
 8002e94:	2b50      	cmp	r3, #80	; 0x50
 8002e96:	d873      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002e98:	2b40      	cmp	r3, #64	; 0x40
 8002e9a:	d058      	beq.n	8002f4e <HAL_TIM_ConfigClockSource+0x136>
 8002e9c:	2b40      	cmp	r3, #64	; 0x40
 8002e9e:	d86f      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002ea0:	2b30      	cmp	r3, #48	; 0x30
 8002ea2:	d064      	beq.n	8002f6e <HAL_TIM_ConfigClockSource+0x156>
 8002ea4:	2b30      	cmp	r3, #48	; 0x30
 8002ea6:	d86b      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002ea8:	2b20      	cmp	r3, #32
 8002eaa:	d060      	beq.n	8002f6e <HAL_TIM_ConfigClockSource+0x156>
 8002eac:	2b20      	cmp	r3, #32
 8002eae:	d867      	bhi.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d05c      	beq.n	8002f6e <HAL_TIM_ConfigClockSource+0x156>
 8002eb4:	2b10      	cmp	r3, #16
 8002eb6:	d05a      	beq.n	8002f6e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002eb8:	e062      	b.n	8002f80 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6818      	ldr	r0, [r3, #0]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	6899      	ldr	r1, [r3, #8]
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	f000 f942 	bl	8003152 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002edc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	609a      	str	r2, [r3, #8]
      break;
 8002ee6:	e04e      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6818      	ldr	r0, [r3, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	6899      	ldr	r1, [r3, #8]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f000 f92b 	bl	8003152 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f0a:	609a      	str	r2, [r3, #8]
      break;
 8002f0c:	e03b      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6818      	ldr	r0, [r3, #0]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	6859      	ldr	r1, [r3, #4]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f000 f8a2 	bl	8003064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2150      	movs	r1, #80	; 0x50
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f8f9 	bl	800311e <TIM_ITRx_SetConfig>
      break;
 8002f2c:	e02b      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6818      	ldr	r0, [r3, #0]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	6859      	ldr	r1, [r3, #4]
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	f000 f8c0 	bl	80030c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2160      	movs	r1, #96	; 0x60
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f8e9 	bl	800311e <TIM_ITRx_SetConfig>
      break;
 8002f4c:	e01b      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6818      	ldr	r0, [r3, #0]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	6859      	ldr	r1, [r3, #4]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f000 f882 	bl	8003064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2140      	movs	r1, #64	; 0x40
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 f8d9 	bl	800311e <TIM_ITRx_SetConfig>
      break;
 8002f6c:	e00b      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4619      	mov	r1, r3
 8002f78:	4610      	mov	r0, r2
 8002f7a:	f000 f8d0 	bl	800311e <TIM_ITRx_SetConfig>
        break;
 8002f7e:	e002      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002f80:	bf00      	nop
 8002f82:	e000      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002f84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a29      	ldr	r2, [pc, #164]	; (8003058 <TIM_Base_SetConfig+0xb8>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d00b      	beq.n	8002fd0 <TIM_Base_SetConfig+0x30>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fbe:	d007      	beq.n	8002fd0 <TIM_Base_SetConfig+0x30>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a26      	ldr	r2, [pc, #152]	; (800305c <TIM_Base_SetConfig+0xbc>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d003      	beq.n	8002fd0 <TIM_Base_SetConfig+0x30>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a25      	ldr	r2, [pc, #148]	; (8003060 <TIM_Base_SetConfig+0xc0>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d108      	bne.n	8002fe2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <TIM_Base_SetConfig+0xb8>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d00b      	beq.n	8003002 <TIM_Base_SetConfig+0x62>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ff0:	d007      	beq.n	8003002 <TIM_Base_SetConfig+0x62>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a19      	ldr	r2, [pc, #100]	; (800305c <TIM_Base_SetConfig+0xbc>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d003      	beq.n	8003002 <TIM_Base_SetConfig+0x62>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a18      	ldr	r2, [pc, #96]	; (8003060 <TIM_Base_SetConfig+0xc0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d108      	bne.n	8003014 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4313      	orrs	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	4313      	orrs	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68fa      	ldr	r2, [r7, #12]
 8003026:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a07      	ldr	r2, [pc, #28]	; (8003058 <TIM_Base_SetConfig+0xb8>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d103      	bne.n	8003048 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	691a      	ldr	r2, [r3, #16]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	615a      	str	r2, [r3, #20]
}
 800304e:	bf00      	nop
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	40012c00 	.word	0x40012c00
 800305c:	40000400 	.word	0x40000400
 8003060:	40000800 	.word	0x40000800

08003064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	f023 0201 	bic.w	r2, r3, #1
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800308e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f023 030a 	bic.w	r3, r3, #10
 80030a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	621a      	str	r2, [r3, #32]
}
 80030b6:	bf00      	nop
 80030b8:	371c      	adds	r7, #28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	f023 0210 	bic.w	r2, r3, #16
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	031b      	lsls	r3, r3, #12
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4313      	orrs	r3, r2
 8003106:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	621a      	str	r2, [r3, #32]
}
 8003114:	bf00      	nop
 8003116:	371c      	adds	r7, #28
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr

0800311e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800311e:	b480      	push	{r7}
 8003120:	b085      	sub	sp, #20
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
 8003126:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003134:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4313      	orrs	r3, r2
 800313c:	f043 0307 	orr.w	r3, r3, #7
 8003140:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	609a      	str	r2, [r3, #8]
}
 8003148:	bf00      	nop
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr

08003152 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003152:	b480      	push	{r7}
 8003154:	b087      	sub	sp, #28
 8003156:	af00      	add	r7, sp, #0
 8003158:	60f8      	str	r0, [r7, #12]
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
 800315e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800316c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	021a      	lsls	r2, r3, #8
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	431a      	orrs	r2, r3
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	4313      	orrs	r3, r2
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	4313      	orrs	r3, r2
 800317e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	609a      	str	r2, [r3, #8]
}
 8003186:	bf00      	nop
 8003188:	371c      	adds	r7, #28
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr

08003190 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031a4:	2302      	movs	r3, #2
 80031a6:	e046      	b.n	8003236 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68fa      	ldr	r2, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a16      	ldr	r2, [pc, #88]	; (8003240 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00e      	beq.n	800320a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031f4:	d009      	beq.n	800320a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a12      	ldr	r2, [pc, #72]	; (8003244 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d004      	beq.n	800320a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a10      	ldr	r2, [pc, #64]	; (8003248 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10c      	bne.n	8003224 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003210:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	4313      	orrs	r3, r2
 800321a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr
 8003240:	40012c00 	.word	0x40012c00
 8003244:	40000400 	.word	0x40000400
 8003248:	40000800 	.word	0x40000800

0800324c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e03f      	b.n	80032de <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003264:	b2db      	uxtb	r3, r3
 8003266:	2b00      	cmp	r3, #0
 8003268:	d106      	bne.n	8003278 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7fd ff42 	bl	80010fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2224      	movs	r2, #36	; 0x24
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800328e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 fc85 	bl	8003ba0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	691a      	ldr	r2, [r3, #16]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	695a      	ldr	r2, [r3, #20]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68da      	ldr	r2, [r3, #12]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2220      	movs	r2, #32
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b08a      	sub	sp, #40	; 0x28
 80032ea:	af02      	add	r7, sp, #8
 80032ec:	60f8      	str	r0, [r7, #12]
 80032ee:	60b9      	str	r1, [r7, #8]
 80032f0:	603b      	str	r3, [r7, #0]
 80032f2:	4613      	mov	r3, r2
 80032f4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b20      	cmp	r3, #32
 8003304:	d17c      	bne.n	8003400 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d002      	beq.n	8003312 <HAL_UART_Transmit+0x2c>
 800330c:	88fb      	ldrh	r3, [r7, #6]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e075      	b.n	8003402 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800331c:	2b01      	cmp	r3, #1
 800331e:	d101      	bne.n	8003324 <HAL_UART_Transmit+0x3e>
 8003320:	2302      	movs	r3, #2
 8003322:	e06e      	b.n	8003402 <HAL_UART_Transmit+0x11c>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2221      	movs	r2, #33	; 0x21
 8003336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800333a:	f7fe f8a9 	bl	8001490 <HAL_GetTick>
 800333e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	88fa      	ldrh	r2, [r7, #6]
 8003344:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	88fa      	ldrh	r2, [r7, #6]
 800334a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003354:	d108      	bne.n	8003368 <HAL_UART_Transmit+0x82>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d104      	bne.n	8003368 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800335e:	2300      	movs	r3, #0
 8003360:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	61bb      	str	r3, [r7, #24]
 8003366:	e003      	b.n	8003370 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800336c:	2300      	movs	r3, #0
 800336e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003378:	e02a      	b.n	80033d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2200      	movs	r2, #0
 8003382:	2180      	movs	r1, #128	; 0x80
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 fa38 	bl	80037fa <UART_WaitOnFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e036      	b.n	8003402 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10b      	bne.n	80033b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	881b      	ldrh	r3, [r3, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	3302      	adds	r3, #2
 80033ae:	61bb      	str	r3, [r7, #24]
 80033b0:	e007      	b.n	80033c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	781a      	ldrb	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	3301      	adds	r3, #1
 80033c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1cf      	bne.n	800337a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2200      	movs	r2, #0
 80033e2:	2140      	movs	r1, #64	; 0x40
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f000 fa08 	bl	80037fa <UART_WaitOnFlagUntilTimeout>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e006      	b.n	8003402 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2220      	movs	r2, #32
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e000      	b.n	8003402 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003400:	2302      	movs	r3, #2
  }
}
 8003402:	4618      	mov	r0, r3
 8003404:	3720      	adds	r7, #32
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	4613      	mov	r3, r2
 8003416:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b20      	cmp	r3, #32
 8003422:	d11d      	bne.n	8003460 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d002      	beq.n	8003430 <HAL_UART_Receive_IT+0x26>
 800342a:	88fb      	ldrh	r3, [r7, #6]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e016      	b.n	8003462 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800343a:	2b01      	cmp	r3, #1
 800343c:	d101      	bne.n	8003442 <HAL_UART_Receive_IT+0x38>
 800343e:	2302      	movs	r3, #2
 8003440:	e00f      	b.n	8003462 <HAL_UART_Receive_IT+0x58>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	461a      	mov	r2, r3
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 fa19 	bl	800388e <UART_Start_Receive_IT>
 800345c:	4603      	mov	r3, r0
 800345e:	e000      	b.n	8003462 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003460:	2302      	movs	r3, #2
  }
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b08a      	sub	sp, #40	; 0x28
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800348c:	2300      	movs	r3, #0
 800348e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003490:	2300      	movs	r3, #0
 8003492:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10d      	bne.n	80034be <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	f003 0320 	and.w	r3, r3, #32
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_UART_IRQHandler+0x52>
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	f003 0320 	and.w	r3, r3, #32
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 fac9 	bl	8003a4e <UART_Receive_IT>
      return;
 80034bc:	e17b      	b.n	80037b6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 80b1 	beq.w	8003628 <HAL_UART_IRQHandler+0x1bc>
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d105      	bne.n	80034dc <HAL_UART_IRQHandler+0x70>
 80034d0:	6a3b      	ldr	r3, [r7, #32]
 80034d2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 80a6 	beq.w	8003628 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_UART_IRQHandler+0x90>
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	f043 0201 	orr.w	r2, r3, #1
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00a      	beq.n	800351c <HAL_UART_IRQHandler+0xb0>
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d005      	beq.n	800351c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003514:	f043 0202 	orr.w	r2, r3, #2
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00a      	beq.n	800353c <HAL_UART_IRQHandler+0xd0>
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d005      	beq.n	800353c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f043 0204 	orr.w	r2, r3, #4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00f      	beq.n	8003566 <HAL_UART_IRQHandler+0xfa>
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b00      	cmp	r3, #0
 800354e:	d104      	bne.n	800355a <HAL_UART_IRQHandler+0xee>
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d005      	beq.n	8003566 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f043 0208 	orr.w	r2, r3, #8
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	f000 811e 	beq.w	80037ac <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	2b00      	cmp	r3, #0
 8003578:	d007      	beq.n	800358a <HAL_UART_IRQHandler+0x11e>
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 fa62 	bl	8003a4e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d102      	bne.n	80035b2 <HAL_UART_IRQHandler+0x146>
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d031      	beq.n	8003616 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f9a4 	bl	8003900 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d023      	beq.n	800360e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695a      	ldr	r2, [r3, #20]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035d4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d013      	beq.n	8003606 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	4a76      	ldr	r2, [pc, #472]	; (80037bc <HAL_UART_IRQHandler+0x350>)
 80035e4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fe f8c6 	bl	800177c <HAL_DMA_Abort_IT>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d016      	beq.n	8003624 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003600:	4610      	mov	r0, r2
 8003602:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003604:	e00e      	b.n	8003624 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f8e3 	bl	80037d2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800360c:	e00a      	b.n	8003624 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f8df 	bl	80037d2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003614:	e006      	b.n	8003624 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f8db 	bl	80037d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003622:	e0c3      	b.n	80037ac <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003624:	bf00      	nop
    return;
 8003626:	e0c1      	b.n	80037ac <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	2b01      	cmp	r3, #1
 800362e:	f040 80a1 	bne.w	8003774 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 809b 	beq.w	8003774 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800363e:	6a3b      	ldr	r3, [r7, #32]
 8003640:	f003 0310 	and.w	r3, r3, #16
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8095 	beq.w	8003774 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800364a:	2300      	movs	r3, #0
 800364c:	60fb      	str	r3, [r7, #12]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366a:	2b00      	cmp	r3, #0
 800366c:	d04e      	beq.n	800370c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003678:	8a3b      	ldrh	r3, [r7, #16]
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 8098 	beq.w	80037b0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003684:	8a3a      	ldrh	r2, [r7, #16]
 8003686:	429a      	cmp	r2, r3
 8003688:	f080 8092 	bcs.w	80037b0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	8a3a      	ldrh	r2, [r7, #16]
 8003690:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	2b20      	cmp	r3, #32
 800369a:	d02b      	beq.n	80036f4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036aa:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 0201 	bic.w	r2, r2, #1
 80036ba:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695a      	ldr	r2, [r3, #20]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ca:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68da      	ldr	r2, [r3, #12]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0210 	bic.w	r2, r2, #16
 80036e8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fe f809 	bl	8001706 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	b29b      	uxth	r3, r3
 8003702:	4619      	mov	r1, r3
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f86d 	bl	80037e4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800370a:	e051      	b.n	80037b0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003714:	b29b      	uxth	r3, r3
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	d047      	beq.n	80037b4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003724:	8a7b      	ldrh	r3, [r7, #18]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d044      	beq.n	80037b4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68da      	ldr	r2, [r3, #12]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003738:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695a      	ldr	r2, [r3, #20]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0201 	bic.w	r2, r2, #1
 8003748:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 0210 	bic.w	r2, r2, #16
 8003766:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003768:	8a7b      	ldrh	r3, [r7, #18]
 800376a:	4619      	mov	r1, r3
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 f839 	bl	80037e4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003772:	e01f      	b.n	80037b4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377a:	2b00      	cmp	r3, #0
 800377c:	d008      	beq.n	8003790 <HAL_UART_IRQHandler+0x324>
 800377e:	6a3b      	ldr	r3, [r7, #32]
 8003780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f8f9 	bl	8003980 <UART_Transmit_IT>
    return;
 800378e:	e012      	b.n	80037b6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00d      	beq.n	80037b6 <HAL_UART_IRQHandler+0x34a>
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f93a 	bl	8003a1e <UART_EndTransmit_IT>
    return;
 80037aa:	e004      	b.n	80037b6 <HAL_UART_IRQHandler+0x34a>
    return;
 80037ac:	bf00      	nop
 80037ae:	e002      	b.n	80037b6 <HAL_UART_IRQHandler+0x34a>
      return;
 80037b0:	bf00      	nop
 80037b2:	e000      	b.n	80037b6 <HAL_UART_IRQHandler+0x34a>
      return;
 80037b4:	bf00      	nop
  }
}
 80037b6:	3728      	adds	r7, #40	; 0x28
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	08003959 	.word	0x08003959

080037c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr

080037d2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	460b      	mov	r3, r1
 80037ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bc80      	pop	{r7}
 80037f8:	4770      	bx	lr

080037fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b084      	sub	sp, #16
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	603b      	str	r3, [r7, #0]
 8003806:	4613      	mov	r3, r2
 8003808:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800380a:	e02c      	b.n	8003866 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003812:	d028      	beq.n	8003866 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d007      	beq.n	800382a <UART_WaitOnFlagUntilTimeout+0x30>
 800381a:	f7fd fe39 	bl	8001490 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	429a      	cmp	r2, r3
 8003828:	d21d      	bcs.n	8003866 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68da      	ldr	r2, [r3, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003838:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695a      	ldr	r2, [r3, #20]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0201 	bic.w	r2, r2, #1
 8003848:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2220      	movs	r2, #32
 800384e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e00f      	b.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	4013      	ands	r3, r2
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	429a      	cmp	r2, r3
 8003874:	bf0c      	ite	eq
 8003876:	2301      	moveq	r3, #1
 8003878:	2300      	movne	r3, #0
 800387a:	b2db      	uxtb	r3, r3
 800387c:	461a      	mov	r2, r3
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	429a      	cmp	r2, r3
 8003882:	d0c3      	beq.n	800380c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800388e:	b480      	push	{r7}
 8003890:	b085      	sub	sp, #20
 8003892:	af00      	add	r7, sp, #0
 8003894:	60f8      	str	r0, [r7, #12]
 8003896:	60b9      	str	r1, [r7, #8]
 8003898:	4613      	mov	r3, r2
 800389a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	88fa      	ldrh	r2, [r7, #6]
 80038a6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	88fa      	ldrh	r2, [r7, #6]
 80038ac:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2222      	movs	r2, #34	; 0x22
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038d2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695a      	ldr	r2, [r3, #20]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0220 	orr.w	r2, r2, #32
 80038f2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bc80      	pop	{r7}
 80038fe:	4770      	bx	lr

08003900 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68da      	ldr	r2, [r3, #12]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003916:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695a      	ldr	r2, [r3, #20]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0201 	bic.w	r2, r2, #1
 8003926:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392c:	2b01      	cmp	r3, #1
 800392e:	d107      	bne.n	8003940 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68da      	ldr	r2, [r3, #12]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0210 	bic.w	r2, r2, #16
 800393e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2220      	movs	r2, #32
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr

08003958 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f7ff ff2d 	bl	80037d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003978:	bf00      	nop
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b21      	cmp	r3, #33	; 0x21
 8003992:	d13e      	bne.n	8003a12 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800399c:	d114      	bne.n	80039c8 <UART_Transmit_IT+0x48>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d110      	bne.n	80039c8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	881b      	ldrh	r3, [r3, #0]
 80039b0:	461a      	mov	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039ba:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	1c9a      	adds	r2, r3, #2
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	621a      	str	r2, [r3, #32]
 80039c6:	e008      	b.n	80039da <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	1c59      	adds	r1, r3, #1
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6211      	str	r1, [r2, #32]
 80039d2:	781a      	ldrb	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	4619      	mov	r1, r3
 80039e8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10f      	bne.n	8003a0e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68da      	ldr	r2, [r3, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039fc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a0c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e000      	b.n	8003a14 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003a12:	2302      	movs	r3, #2
  }
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr

08003a1e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a34:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2220      	movs	r2, #32
 8003a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff febe 	bl	80037c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b22      	cmp	r3, #34	; 0x22
 8003a60:	f040 8099 	bne.w	8003b96 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a6c:	d117      	bne.n	8003a9e <UART_Receive_IT+0x50>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d113      	bne.n	8003a9e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a96:	1c9a      	adds	r2, r3, #2
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	629a      	str	r2, [r3, #40]	; 0x28
 8003a9c:	e026      	b.n	8003aec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab0:	d007      	beq.n	8003ac2 <UART_Receive_IT+0x74>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10a      	bne.n	8003ad0 <UART_Receive_IT+0x82>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d106      	bne.n	8003ad0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	701a      	strb	r2, [r3, #0]
 8003ace:	e008      	b.n	8003ae2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae6:	1c5a      	adds	r2, r3, #1
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	4619      	mov	r1, r3
 8003afa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d148      	bne.n	8003b92 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0220 	bic.w	r2, r2, #32
 8003b0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695a      	ldr	r2, [r3, #20]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 0201 	bic.w	r2, r2, #1
 8003b2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2220      	movs	r2, #32
 8003b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d123      	bne.n	8003b88 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0210 	bic.w	r2, r2, #16
 8003b54:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b10      	cmp	r3, #16
 8003b62:	d10a      	bne.n	8003b7a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b7e:	4619      	mov	r1, r3
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7ff fe2f 	bl	80037e4 <HAL_UARTEx_RxEventCallback>
 8003b86:	e002      	b.n	8003b8e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7fd f82d 	bl	8000be8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	e002      	b.n	8003b98 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003b92:	2300      	movs	r3, #0
 8003b94:	e000      	b.n	8003b98 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003b96:	2302      	movs	r3, #2
  }
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3718      	adds	r7, #24
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68da      	ldr	r2, [r3, #12]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003bda:	f023 030c 	bic.w	r3, r3, #12
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	68b9      	ldr	r1, [r7, #8]
 8003be4:	430b      	orrs	r3, r1
 8003be6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	699a      	ldr	r2, [r3, #24]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a2c      	ldr	r2, [pc, #176]	; (8003cb4 <UART_SetConfig+0x114>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d103      	bne.n	8003c10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c08:	f7ff f814 	bl	8002c34 <HAL_RCC_GetPCLK2Freq>
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	e002      	b.n	8003c16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c10:	f7fe fffc 	bl	8002c0c <HAL_RCC_GetPCLK1Freq>
 8003c14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4413      	add	r3, r2
 8003c1e:	009a      	lsls	r2, r3, #2
 8003c20:	441a      	add	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2c:	4a22      	ldr	r2, [pc, #136]	; (8003cb8 <UART_SetConfig+0x118>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	095b      	lsrs	r3, r3, #5
 8003c34:	0119      	lsls	r1, r3, #4
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4413      	add	r3, r2
 8003c3e:	009a      	lsls	r2, r3, #2
 8003c40:	441a      	add	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c4c:	4b1a      	ldr	r3, [pc, #104]	; (8003cb8 <UART_SetConfig+0x118>)
 8003c4e:	fba3 0302 	umull	r0, r3, r3, r2
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	2064      	movs	r0, #100	; 0x64
 8003c56:	fb00 f303 	mul.w	r3, r0, r3
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	3332      	adds	r3, #50	; 0x32
 8003c60:	4a15      	ldr	r2, [pc, #84]	; (8003cb8 <UART_SetConfig+0x118>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c6c:	4419      	add	r1, r3
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	4613      	mov	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	009a      	lsls	r2, r3, #2
 8003c78:	441a      	add	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c84:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <UART_SetConfig+0x118>)
 8003c86:	fba3 0302 	umull	r0, r3, r3, r2
 8003c8a:	095b      	lsrs	r3, r3, #5
 8003c8c:	2064      	movs	r0, #100	; 0x64
 8003c8e:	fb00 f303 	mul.w	r3, r0, r3
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	3332      	adds	r3, #50	; 0x32
 8003c98:	4a07      	ldr	r2, [pc, #28]	; (8003cb8 <UART_SetConfig+0x118>)
 8003c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9e:	095b      	lsrs	r3, r3, #5
 8003ca0:	f003 020f 	and.w	r2, r3, #15
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	440a      	add	r2, r1
 8003caa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003cac:	bf00      	nop
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	40013800 	.word	0x40013800
 8003cb8:	51eb851f 	.word	0x51eb851f

08003cbc <TIM_DelayUs>:
  * 		the source of time base.
  * @param  Delay: specifies the delay time length, in microseconds.
  * @retval None
  */
void TIM_DelayUs(TIM_HandleTypeDef *htim, uint16_t Delay)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SET_COUNTER(htim, 0);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start(htim);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff f831 	bl	8002d38 <HAL_TIM_Base_Start>
	while(__HAL_TIM_GET_COUNTER(htim) < Delay);
 8003cd6:	bf00      	nop
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cde:	887b      	ldrh	r3, [r7, #2]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d3f9      	bcc.n	8003cd8 <TIM_DelayUs+0x1c>
	HAL_TIM_Base_Stop(htim);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff f871 	bl	8002dcc <HAL_TIM_Base_Stop>

}
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <TIM_DelayMs>:
  * 		the source of time base.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void TIM_DelayMs(TIM_HandleTypeDef *htim, uint16_t Delay)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	807b      	strh	r3, [r7, #2]
	while(Delay--)
 8003cfe:	e004      	b.n	8003d0a <TIM_DelayMs+0x18>
	{
//		__HAL_TIM_SET_COUNTER(htim, 0);
//		HAL_TIM_Base_Start(htim);
//		while(__HAL_TIM_GET_COUNTER(htim) < 1000);
		TIM_DelayUs(htim, 1000);
 8003d00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f7ff ffd9 	bl	8003cbc <TIM_DelayUs>
	while(Delay--)
 8003d0a:	887b      	ldrh	r3, [r7, #2]
 8003d0c:	1e5a      	subs	r2, r3, #1
 8003d0e:	807a      	strh	r2, [r7, #2]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f5      	bne.n	8003d00 <TIM_DelayMs+0xe>
	}
//	HAL_TIM_Base_Stop(htim);
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <DHT_DelayUs>:
  * @param  DHT: Pointer to a DHT_HandleTypeDef structure that contains the configuration information for the specified DHT sensor.
  * @param  Time: specifies the delay time length, in microseconds.
  * @retval None
  */
static void DHT_DelayUs(DHT_HandleTypeDef* DHT, uint16_t Time)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	460b      	mov	r3, r1
 8003d28:	807b      	strh	r3, [r7, #2]
	TIM_DelayUs(DHT->Timer, Time);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	887a      	ldrh	r2, [r7, #2]
 8003d30:	4611      	mov	r1, r2
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff ffc2 	bl	8003cbc <TIM_DelayUs>
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <DHT_DelayMs>:
  * 		the configuration information for the specified DHT sensor.
  * @param  Time: specifies the delay time length, in miliseconds.
  * @retval None
  */
static void DHT_DelayMs(DHT_HandleTypeDef* DHT, uint16_t Time)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	807b      	strh	r3, [r7, #2]
	TIM_DelayMs(DHT->Timer, Time);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	887a      	ldrh	r2, [r7, #2]
 8003d52:	4611      	mov	r1, r2
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff ffcc 	bl	8003cf2 <TIM_DelayMs>
}
 8003d5a:	bf00      	nop
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
	...

08003d64 <DHT_SetPinOut>:
  * @param  DHT: Pointer to a DHT_HandleTypeDef structure that contains
  * 		the configuration information for the specified DHT sensor.
  * @retval None
  */
static void DHT_SetPinOut(DHT_HandleTypeDef* DHT)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08a      	sub	sp, #40	; 0x28
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d6c:	f107 0318 	add.w	r3, r7, #24
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	605a      	str	r2, [r3, #4]
 8003d76:	609a      	str	r2, [r3, #8]
 8003d78:	60da      	str	r2, [r3, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8003d7a:	4b26      	ldr	r3, [pc, #152]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	4a25      	ldr	r2, [pc, #148]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003d80:	f043 0304 	orr.w	r3, r3, #4
 8003d84:	6193      	str	r3, [r2, #24]
 8003d86:	4b23      	ldr	r3, [pc, #140]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	f003 0304 	and.w	r3, r3, #4
 8003d8e:	617b      	str	r3, [r7, #20]
 8003d90:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8003d92:	4b20      	ldr	r3, [pc, #128]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	4a1f      	ldr	r2, [pc, #124]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003d98:	f043 0308 	orr.w	r3, r3, #8
 8003d9c:	6193      	str	r3, [r2, #24]
 8003d9e:	4b1d      	ldr	r3, [pc, #116]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	613b      	str	r3, [r7, #16]
 8003da8:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8003daa:	4b1a      	ldr	r3, [pc, #104]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	4a19      	ldr	r2, [pc, #100]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003db0:	f043 0310 	orr.w	r3, r3, #16
 8003db4:	6193      	str	r3, [r2, #24]
 8003db6:	4b17      	ldr	r3, [pc, #92]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	f003 0310 	and.w	r3, r3, #16
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8003dc2:	4b14      	ldr	r3, [pc, #80]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	4a13      	ldr	r2, [pc, #76]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003dc8:	f043 0320 	orr.w	r3, r3, #32
 8003dcc:	6193      	str	r3, [r2, #24]
 8003dce:	4b11      	ldr	r3, [pc, #68]	; (8003e14 <DHT_SetPinOut+0xb0>)
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
	HAL_GPIO_WritePin(DHT->Port, DHT->Pin, GPIO_PIN_SET);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68d8      	ldr	r0, [r3, #12]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	891b      	ldrh	r3, [r3, #8]
 8003de2:	2201      	movs	r2, #1
 8003de4:	4619      	mov	r1, r3
 8003de6:	f7fd feda 	bl	8001b9e <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = DHT->Pin;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	891b      	ldrh	r3, [r3, #8]
 8003dee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003df0:	2311      	movs	r3, #17
 8003df2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df8:	2302      	movs	r3, #2
 8003dfa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(DHT->Port, &GPIO_InitStruct);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f107 0218 	add.w	r2, r7, #24
 8003e04:	4611      	mov	r1, r2
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fd fd2e 	bl	8001868 <HAL_GPIO_Init>
}
 8003e0c:	bf00      	nop
 8003e0e:	3728      	adds	r7, #40	; 0x28
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40021000 	.word	0x40021000

08003e18 <DHT_SetPinIn>:
  * @param  DHT: Pointer to a DHT_HandleTypeDef structure that contains
  * 		the configuration information for the specified DHT sensor.
  * @retval None
  */
static void DHT_SetPinIn(DHT_HandleTypeDef* DHT)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e20:	f107 0308 	add.w	r3, r7, #8
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	609a      	str	r2, [r3, #8]
 8003e2c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = DHT->Pin;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	891b      	ldrh	r3, [r3, #8]
 8003e32:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e34:	2300      	movs	r3, #0
 8003e36:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DHT->Port, &GPIO_InitStruct);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f107 0208 	add.w	r2, r7, #8
 8003e44:	4611      	mov	r1, r2
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fd fd0e 	bl	8001868 <HAL_GPIO_Init>
}
 8003e4c:	bf00      	nop
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <DHT_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
static void DHT_WritePin(DHT_HandleTypeDef* DHT, GPIO_PinState PinState)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(DHT->Port, DHT->Pin, PinState);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68d8      	ldr	r0, [r3, #12]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	891b      	ldrh	r3, [r3, #8]
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	f7fd fe97 	bl	8001b9e <HAL_GPIO_WritePin>
}
 8003e70:	bf00      	nop
 8003e72:	3708      	adds	r7, #8
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <DHT_ReadPin>:
  * 		the configuration information for the specified DHT sensor.
  *
  * @retval The input port pin value.
  */
static GPIO_PinState DHT_ReadPin(DHT_HandleTypeDef* DHT)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
	GPIO_PinState PinState;
	PinState =  HAL_GPIO_ReadPin(DHT->Port, DHT->Pin);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	891b      	ldrh	r3, [r3, #8]
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4610      	mov	r0, r2
 8003e8c:	f7fd fe70 	bl	8001b70 <HAL_GPIO_ReadPin>
 8003e90:	4603      	mov	r3, r0
 8003e92:	73fb      	strb	r3, [r7, #15]
	return PinState;
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <DHT_AwaitPinState>:
  * 			DHT_OK: read the expected port pin value on sensor pin.
  * 			DHT_ERR_TIMEOUT: timeout but not read the expected port pin value on sensor pin.
  */
static dht_err_t DHT_AwaitPinState(DHT_HandleTypeDef* DHT, uint32_t timeout,
									GPIO_PinState expected_pin_state, uint32_t* duration)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b086      	sub	sp, #24
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	603b      	str	r3, [r7, #0]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	71fb      	strb	r3, [r7, #7]
	DHT_SetPinIn(DHT);
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f7ff ffb2 	bl	8003e18 <DHT_SetPinIn>
    for (uint32_t i = 0; i < timeout; i += DHT_TIMER_INTERVAL)
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	e016      	b.n	8003ee8 <DHT_AwaitPinState+0x4a>
    {
        // need to wait at least a single interval to prevent reading a jitter
    	DHT_DelayUs(DHT, DHT_TIMER_INTERVAL);
 8003eba:	2102      	movs	r1, #2
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f7ff ff2e 	bl	8003d1e <DHT_DelayUs>
        if (DHT_ReadPin(DHT) == expected_pin_state)
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f7ff ffd8 	bl	8003e78 <DHT_ReadPin>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	461a      	mov	r2, r3
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d107      	bne.n	8003ee2 <DHT_AwaitPinState+0x44>
        {
        	if(duration)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <DHT_AwaitPinState+0x40>
        		*duration = i;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	601a      	str	r2, [r3, #0]
            return DHT_OK;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	e008      	b.n	8003ef4 <DHT_AwaitPinState+0x56>
    for (uint32_t i = 0; i < timeout; i += DHT_TIMER_INTERVAL)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	3302      	adds	r3, #2
 8003ee6:	617b      	str	r3, [r7, #20]
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d3e4      	bcc.n	8003eba <DHT_AwaitPinState+0x1c>
        }
    }

    return DHT_ERR_TIMEOUT;
 8003ef0:	f240 1301 	movw	r3, #257	; 0x101
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <DHT_FetchData>:
  * @param  DHT: Pointer to a DHT_HandleTypeDef structure that contains
  * 		the configuration information for the specified DHT sensor.
  * @param  data[DHT_DATA_BYTES]: Pointer to a uint8_t array.
  * @retval DHT status
  */
static dht_err_t DHT_FetchData(DHT_HandleTypeDef* DHT, uint8_t data[DHT_DATA_BYTES]) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
	uint32_t low_duration;
	uint32_t high_duration;

	DHT_SetPinOut(DHT);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ff2c 	bl	8003d64 <DHT_SetPinOut>
	DHT_WritePin(DHT, GPIO_PIN_RESET);
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff ffa0 	bl	8003e54 <DHT_WritePin>
	DHT_DelayMs(DHT, Tbe);
 8003f14:	2114      	movs	r1, #20
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7ff ff12 	bl	8003d40 <DHT_DelayMs>
	DHT_WritePin(DHT, GPIO_PIN_SET);
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7ff ff98 	bl	8003e54 <DHT_WritePin>

	int ret = DHT_AwaitPinState(DHT, Tgo, GPIO_PIN_RESET, NULL);
 8003f24:	2300      	movs	r3, #0
 8003f26:	2200      	movs	r2, #0
 8003f28:	2123      	movs	r1, #35	; 0x23
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff ffb7 	bl	8003e9e <DHT_AwaitPinState>
 8003f30:	61b8      	str	r0, [r7, #24]
	if(ret) {
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <DHT_FetchData+0x42>
		return DHT_ERR_PHASE_B;
 8003f38:	f240 1303 	movw	r3, #259	; 0x103
 8003f3c:	e070      	b.n	8004020 <DHT_FetchData+0x124>
	}


	ret = DHT_AwaitPinState(DHT, Trel, GPIO_PIN_SET, NULL);
 8003f3e:	2300      	movs	r3, #0
 8003f40:	2201      	movs	r2, #1
 8003f42:	2158      	movs	r1, #88	; 0x58
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7ff ffaa 	bl	8003e9e <DHT_AwaitPinState>
 8003f4a:	61b8      	str	r0, [r7, #24]
	if(ret) {
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d002      	beq.n	8003f58 <DHT_FetchData+0x5c>
		return DHT_ERR_PHASE_C;
 8003f52:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003f56:	e063      	b.n	8004020 <DHT_FetchData+0x124>
	}

	ret = DHT_AwaitPinState(DHT, Treh, GPIO_PIN_RESET, NULL);
 8003f58:	2300      	movs	r3, #0
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	215c      	movs	r1, #92	; 0x5c
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff ff9d 	bl	8003e9e <DHT_AwaitPinState>
 8003f64:	61b8      	str	r0, [r7, #24]
	if(ret) {
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <DHT_FetchData+0x76>
		return DHT_ERR_PHASE_D;
 8003f6c:	f240 1305 	movw	r3, #261	; 0x105
 8003f70:	e056      	b.n	8004020 <DHT_FetchData+0x124>
	}

	for (int i = 0; i < DHT_DATA_BITS; ++i) {
 8003f72:	2300      	movs	r3, #0
 8003f74:	61fb      	str	r3, [r7, #28]
 8003f76:	e04f      	b.n	8004018 <DHT_FetchData+0x11c>
		ret = DHT_AwaitPinState(DHT, T_LOW, GPIO_PIN_SET, &low_duration);
 8003f78:	f107 0310 	add.w	r3, r7, #16
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	213a      	movs	r1, #58	; 0x3a
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff ff8c 	bl	8003e9e <DHT_AwaitPinState>
 8003f86:	61b8      	str	r0, [r7, #24]
		if (ret) {
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <DHT_FetchData+0x98>
			return DHT_ERR_LBIT_TIMEOUT;
 8003f8e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8003f92:	e045      	b.n	8004020 <DHT_FetchData+0x124>
		}
		ret = DHT_AwaitPinState(DHT, TH1, GPIO_PIN_RESET, &high_duration);
 8003f94:	f107 030c 	add.w	r3, r7, #12
 8003f98:	2200      	movs	r2, #0
 8003f9a:	214a      	movs	r1, #74	; 0x4a
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7ff ff7e 	bl	8003e9e <DHT_AwaitPinState>
 8003fa2:	61b8      	str	r0, [r7, #24]
		if (ret) {
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <DHT_FetchData+0xb4>
			return DHT_ERR_HBIT_TIMEOUT;
 8003faa:	f240 1307 	movw	r3, #263	; 0x107
 8003fae:	e037      	b.n	8004020 <DHT_FetchData+0x124>
		}

		uint8_t byte = i / 8;
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	da00      	bge.n	8003fb8 <DHT_FetchData+0xbc>
 8003fb6:	3307      	adds	r3, #7
 8003fb8:	10db      	asrs	r3, r3, #3
 8003fba:	75fb      	strb	r3, [r7, #23]
		uint8_t bit = i % 8;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	425a      	negs	r2, r3
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	f002 0207 	and.w	r2, r2, #7
 8003fc8:	bf58      	it	pl
 8003fca:	4253      	negpl	r3, r2
 8003fcc:	75bb      	strb	r3, [r7, #22]
		if (!bit) {
 8003fce:	7dbb      	ldrb	r3, [r7, #22]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d104      	bne.n	8003fde <DHT_FetchData+0xe2>
		     data[byte] = 0;
 8003fd4:	7dfb      	ldrb	r3, [r7, #23]
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	4413      	add	r3, r2
 8003fda:	2200      	movs	r2, #0
 8003fdc:	701a      	strb	r2, [r3, #0]
		}
		data[byte] |= (high_duration > low_duration) << (7 - bit);
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	b25a      	sxtb	r2, r3
 8003fe8:	68f9      	ldr	r1, [r7, #12]
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4299      	cmp	r1, r3
 8003fee:	bf8c      	ite	hi
 8003ff0:	2301      	movhi	r3, #1
 8003ff2:	2300      	movls	r3, #0
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	7dbb      	ldrb	r3, [r7, #22]
 8003ffa:	f1c3 0307 	rsb	r3, r3, #7
 8003ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8004002:	b25b      	sxtb	r3, r3
 8004004:	4313      	orrs	r3, r2
 8004006:	b259      	sxtb	r1, r3
 8004008:	7dfb      	ldrb	r3, [r7, #23]
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	4413      	add	r3, r2
 800400e:	b2ca      	uxtb	r2, r1
 8004010:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < DHT_DATA_BITS; ++i) {
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	3301      	adds	r3, #1
 8004016:	61fb      	str	r3, [r7, #28]
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	2b27      	cmp	r3, #39	; 0x27
 800401c:	ddac      	ble.n	8003f78 <DHT_FetchData+0x7c>
	}

	return DHT_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3720      	adds	r7, #32
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <DHT_Init>:
  * @param  DHT_Pin: GPIO_PIN_xx that is specified for DHT sensor pin.
  * 		DHT sensor pin.
  * @retval None
  */
void DHT_Init(DHT_HandleTypeDef* DHT, TIM_HandleTypeDef* Timer, GPIO_TypeDef* DHT_Port, uint16_t DHT_Pin)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
 8004034:	807b      	strh	r3, [r7, #2]
	DHT->Error = DHT_OK;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	601a      	str	r2, [r3, #0]
	DHT->Port = DHT_Port;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	60da      	str	r2, [r3, #12]
	DHT->Pin = DHT_Pin;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	887a      	ldrh	r2, [r7, #2]
 8004046:	811a      	strh	r2, [r3, #8]
	DHT->Timer = Timer;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	605a      	str	r2, [r3, #4]
	DHT_SetPinOut(DHT);
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f7ff fe88 	bl	8003d64 <DHT_SetPinOut>

}
 8004054:	bf00      	nop
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <DHT_ReadTempHum>:
  * @param  DHT: Pointer to a DHT_HandleTypeDef structure that contains
  * 		the configuration information for the specified DHT sensor.
  * @retval DHT status
  */
dht_err_t DHT_ReadTempHum(DHT_HandleTypeDef* DHT)
{
 800405c:	b5b0      	push	{r4, r5, r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
	uint8_t data[DHT_DATA_BYTES] = {0};
 8004064:	2300      	movs	r3, #0
 8004066:	60bb      	str	r3, [r7, #8]
 8004068:	2300      	movs	r3, #0
 800406a:	733b      	strb	r3, [r7, #12]

	DHT_SetPinOut(DHT);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7ff fe79 	bl	8003d64 <DHT_SetPinOut>
	DHT_WritePin(DHT, GPIO_PIN_SET);
 8004072:	2101      	movs	r1, #1
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff feed 	bl	8003e54 <DHT_WritePin>

	int ret = DHT_FetchData(DHT, data);
 800407a:	f107 0308 	add.w	r3, r7, #8
 800407e:	4619      	mov	r1, r3
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7ff ff3b 	bl	8003efc <DHT_FetchData>
 8004086:	6138      	str	r0, [r7, #16]
	if(ret) {
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d004      	beq.n	8004098 <DHT_ReadTempHum+0x3c>
		DHT->Error = ret;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	601a      	str	r2, [r3, #0]
		return ret;
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	e064      	b.n	8004162 <DHT_ReadTempHum+0x106>
	}

	for (int i = 0; i < DHT_DATA_BYTES; i++) {
 8004098:	2300      	movs	r3, #0
 800409a:	617b      	str	r3, [r7, #20]
 800409c:	e00d      	b.n	80040ba <DHT_ReadTempHum+0x5e>
		DHT->raw_data[i] = data[i];
 800409e:	f107 0208 	add.w	r2, r7, #8
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	4413      	add	r3, r2
 80040a6:	7819      	ldrb	r1, [r3, #0]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	4413      	add	r3, r2
 80040ae:	3310      	adds	r3, #16
 80040b0:	460a      	mov	r2, r1
 80040b2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < DHT_DATA_BYTES; i++) {
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	3301      	adds	r3, #1
 80040b8:	617b      	str	r3, [r7, #20]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	2b04      	cmp	r3, #4
 80040be:	ddee      	ble.n	800409e <DHT_ReadTempHum+0x42>

	}

	if(data[4] != ((data[0] + data[1] + data[2] + data[3]) & 0xFF)) {
 80040c0:	7b3b      	ldrb	r3, [r7, #12]
 80040c2:	461a      	mov	r2, r3
 80040c4:	7a3b      	ldrb	r3, [r7, #8]
 80040c6:	4619      	mov	r1, r3
 80040c8:	7a7b      	ldrb	r3, [r7, #9]
 80040ca:	440b      	add	r3, r1
 80040cc:	7ab9      	ldrb	r1, [r7, #10]
 80040ce:	440b      	add	r3, r1
 80040d0:	7af9      	ldrb	r1, [r7, #11]
 80040d2:	440b      	add	r3, r1
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d006      	beq.n	80040e8 <DHT_ReadTempHum+0x8c>
		DHT->Error = DHT_ERR_INVALID_CRC;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f44f 7281 	mov.w	r2, #258	; 0x102
 80040e0:	601a      	str	r2, [r3, #0]
		return DHT_ERR_INVALID_CRC;
 80040e2:	f44f 7381 	mov.w	r3, #258	; 0x102
 80040e6:	e03c      	b.n	8004162 <DHT_ReadTempHum+0x106>
	}

	DHT->Temp = data[2] + data[3]/10.0;
 80040e8:	7abb      	ldrb	r3, [r7, #10]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fc f98a 	bl	8000404 <__aeabi_i2d>
 80040f0:	4604      	mov	r4, r0
 80040f2:	460d      	mov	r5, r1
 80040f4:	7afb      	ldrb	r3, [r7, #11]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7fc f984 	bl	8000404 <__aeabi_i2d>
 80040fc:	f04f 0200 	mov.w	r2, #0
 8004100:	4b1a      	ldr	r3, [pc, #104]	; (800416c <DHT_ReadTempHum+0x110>)
 8004102:	f7fc fb13 	bl	800072c <__aeabi_ddiv>
 8004106:	4602      	mov	r2, r0
 8004108:	460b      	mov	r3, r1
 800410a:	4620      	mov	r0, r4
 800410c:	4629      	mov	r1, r5
 800410e:	f7fc f82d 	bl	800016c <__adddf3>
 8004112:	4602      	mov	r2, r0
 8004114:	460b      	mov	r3, r1
 8004116:	4610      	mov	r0, r2
 8004118:	4619      	mov	r1, r3
 800411a:	f7fc fcd5 	bl	8000ac8 <__aeabi_d2f>
 800411e:	4602      	mov	r2, r0
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	619a      	str	r2, [r3, #24]
	DHT->Humi = data[0] + data[1]/10.0;
 8004124:	7a3b      	ldrb	r3, [r7, #8]
 8004126:	4618      	mov	r0, r3
 8004128:	f7fc f96c 	bl	8000404 <__aeabi_i2d>
 800412c:	4604      	mov	r4, r0
 800412e:	460d      	mov	r5, r1
 8004130:	7a7b      	ldrb	r3, [r7, #9]
 8004132:	4618      	mov	r0, r3
 8004134:	f7fc f966 	bl	8000404 <__aeabi_i2d>
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	4b0b      	ldr	r3, [pc, #44]	; (800416c <DHT_ReadTempHum+0x110>)
 800413e:	f7fc faf5 	bl	800072c <__aeabi_ddiv>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4620      	mov	r0, r4
 8004148:	4629      	mov	r1, r5
 800414a:	f7fc f80f 	bl	800016c <__adddf3>
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	4610      	mov	r0, r2
 8004154:	4619      	mov	r1, r3
 8004156:	f7fc fcb7 	bl	8000ac8 <__aeabi_d2f>
 800415a:	4602      	mov	r2, r0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	61da      	str	r2, [r3, #28]

	return DHT_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bdb0      	pop	{r4, r5, r7, pc}
 800416a:	bf00      	nop
 800416c:	40240000 	.word	0x40240000

08004170 <lcd_send_cmd>:
#include <stdio.h>
#include <string.h>
#include <stdarg.h>
#include "LiquidCrystal_I2C.h"
static void lcd_send_cmd (LiquidCrystal_I2C *lcd, uint8_t cmd)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af02      	add	r7, sp, #8
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	70fb      	strb	r3, [r7, #3]
  uint8_t data_h, data_l;
	uint8_t data_t[4];
	data_h = (cmd&0xf0);
 800417c:	78fb      	ldrb	r3, [r7, #3]
 800417e:	f023 030f 	bic.w	r3, r3, #15
 8004182:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8004184:	78fb      	ldrb	r3, [r7, #3]
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_h|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_SET); //0xXXXX.1100  en=1, rs=0
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	7a5a      	ldrb	r2, [r3, #9]
 800418e:	7bfb      	ldrb	r3, [r7, #15]
 8004190:	4313      	orrs	r3, r2
 8004192:	b2db      	uxtb	r3, r3
 8004194:	f043 0304 	orr.w	r3, r3, #4
 8004198:	b2db      	uxtb	r3, r3
 800419a:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_h|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_CLEAR); //0xXXXX.1000  en=0, rs=0
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	7a5a      	ldrb	r2, [r3, #9]
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_SET); //0xXXXX.1100  en=1, rs=0
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	7a5a      	ldrb	r2, [r3, #9]
 80041ac:	7bbb      	ldrb	r3, [r7, #14]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	f043 0304 	orr.w	r3, r3, #4
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|(lcd->Backlightval|LCD_RS_CLEAR|LCD_EN_CLEAR); //0xXXXX.1000  en=0, rs=0
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	7a5a      	ldrb	r2, [r3, #9]
 80041be:	7bbb      	ldrb	r3, [r7, #14]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(lcd->pI2c, lcd->Addr,(uint8_t *) data_t, 4, 100);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6858      	ldr	r0, [r3, #4]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	b299      	uxth	r1, r3
 80041d0:	f107 0208 	add.w	r2, r7, #8
 80041d4:	2364      	movs	r3, #100	; 0x64
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	2304      	movs	r3, #4
 80041da:	f7fd fe3d 	bl	8001e58 <HAL_I2C_Master_Transmit>
}
 80041de:	bf00      	nop
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <lcd_send_data>:

static void lcd_send_data(LiquidCrystal_I2C *lcd,uint8_t data)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b086      	sub	sp, #24
 80041ea:	af02      	add	r7, sp, #8
 80041ec:	6078      	str	r0, [r7, #4]
 80041ee:	460b      	mov	r3, r1
 80041f0:	70fb      	strb	r3, [r7, #3]
	uint8_t data_h, data_l;
	uint8_t data_t[4];
	data_h = (data&0xf0);
 80041f2:	78fb      	ldrb	r3, [r7, #3]
 80041f4:	f023 030f 	bic.w	r3, r3, #15
 80041f8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80041fa:	78fb      	ldrb	r3, [r7, #3]
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_h|(lcd->Backlightval|LCD_RS_SET|LCD_EN_SET); //0xXXXX.1101  en=1, rs=1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	7a5a      	ldrb	r2, [r3, #9]
 8004204:	7bfb      	ldrb	r3, [r7, #15]
 8004206:	4313      	orrs	r3, r2
 8004208:	b2db      	uxtb	r3, r3
 800420a:	f043 0305 	orr.w	r3, r3, #5
 800420e:	b2db      	uxtb	r3, r3
 8004210:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_h|(lcd->Backlightval|LCD_RS_SET|LCD_EN_CLEAR); //0xXXXX.1001  en=0, rs=1
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	7a5a      	ldrb	r2, [r3, #9]
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	4313      	orrs	r3, r2
 800421a:	b2db      	uxtb	r3, r3
 800421c:	f043 0301 	orr.w	r3, r3, #1
 8004220:	b2db      	uxtb	r3, r3
 8004222:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|(lcd->Backlightval|LCD_RS_SET|LCD_EN_SET); //0xXXXX.1101  en=1, rs=1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	7a5a      	ldrb	r2, [r3, #9]
 8004228:	7bbb      	ldrb	r3, [r7, #14]
 800422a:	4313      	orrs	r3, r2
 800422c:	b2db      	uxtb	r3, r3
 800422e:	f043 0305 	orr.w	r3, r3, #5
 8004232:	b2db      	uxtb	r3, r3
 8004234:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|(lcd->Backlightval|LCD_RS_SET|LCD_EN_CLEAR); //0xXXXX.1001  en=0, rs=1
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	7a5a      	ldrb	r2, [r3, #9]
 800423a:	7bbb      	ldrb	r3, [r7, #14]
 800423c:	4313      	orrs	r3, r2
 800423e:	b2db      	uxtb	r3, r3
 8004240:	f043 0301 	orr.w	r3, r3, #1
 8004244:	b2db      	uxtb	r3, r3
 8004246:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (lcd->pI2c, lcd->Addr,(uint8_t *) data_t, 4, 100);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6858      	ldr	r0, [r3, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	b299      	uxth	r1, r3
 8004252:	f107 0208 	add.w	r2, r7, #8
 8004256:	2364      	movs	r3, #100	; 0x64
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	2304      	movs	r3, #4
 800425c:	f7fd fdfc 	bl	8001e58 <HAL_I2C_Master_Transmit>
}
 8004260:	bf00      	nop
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <lcd_set_cursor>:
	lcd->Backlightval = LCD_NOBACKLIGHT;
	HAL_I2C_Master_Transmit (lcd->pI2c, lcd->Addr,&lcd->Backlightval, 1, 100);
}

void lcd_set_cursor(LiquidCrystal_I2C *lcd,uint8_t row, uint8_t col)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	70fb      	strb	r3, [r7, #3]
 8004274:	4613      	mov	r3, r2
 8004276:	70bb      	strb	r3, [r7, #2]
	uint8_t row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8004278:	4b0b      	ldr	r3, [pc, #44]	; (80042a8 <lcd_set_cursor+0x40>)
 800427a:	60fb      	str	r3, [r7, #12]
	lcd_send_cmd(lcd,LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800427c:	78fb      	ldrb	r3, [r7, #3]
 800427e:	3310      	adds	r3, #16
 8004280:	443b      	add	r3, r7
 8004282:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8004286:	78bb      	ldrb	r3, [r7, #2]
 8004288:	4413      	add	r3, r2
 800428a:	b2db      	uxtb	r3, r3
 800428c:	b25b      	sxtb	r3, r3
 800428e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004292:	b25b      	sxtb	r3, r3
 8004294:	b2db      	uxtb	r3, r3
 8004296:	4619      	mov	r1, r3
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7ff ff69 	bl	8004170 <lcd_send_cmd>
}
 800429e:	bf00      	nop
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	54144000 	.word	0x54144000

080042ac <lcd_set_cursor_blink_off>:
	
	lcd->DisplayControl |= LCD_BLINKON;
	lcd_send_cmd(lcd,LCD_DISPLAYCONTROL | lcd->DisplayControl);
}
void lcd_set_cursor_blink_off(LiquidCrystal_I2C *lcd) 
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
	lcd->DisplayControl &= ~LCD_BLINKON;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	7a1b      	ldrb	r3, [r3, #8]
 80042b8:	f023 0301 	bic.w	r3, r3, #1
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	721a      	strb	r2, [r3, #8]
	lcd_send_cmd(lcd,LCD_DISPLAYCONTROL | lcd->DisplayControl);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	7a1b      	ldrb	r3, [r3, #8]
 80042c6:	f043 0308 	orr.w	r3, r3, #8
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	4619      	mov	r1, r3
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff ff4e 	bl	8004170 <lcd_send_cmd>
}
 80042d4:	bf00      	nop
 80042d6:	3708      	adds	r7, #8
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <lcd_printf>:
void lcd_write(LiquidCrystal_I2C *lcd,uint8_t location)
{
	lcd_send_data(lcd,location);
}
void lcd_printf(LiquidCrystal_I2C *lcd,const char* str, ...)
{
 80042dc:	b40e      	push	{r1, r2, r3}
 80042de:	b590      	push	{r4, r7, lr}
 80042e0:	b08a      	sub	sp, #40	; 0x28
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  char stringArray[20];
	
  va_list args;
  va_start(args, str);
 80042e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80042ea:	60fb      	str	r3, [r7, #12]
  vsprintf(stringArray, str, args);
 80042ec:	f107 0310 	add.w	r3, r7, #16
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80042f4:	4618      	mov	r0, r3
 80042f6:	f001 fdd5 	bl	8005ea4 <vsiprintf>
  va_end(args);
	
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80042fa:	2300      	movs	r3, #0
 80042fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004300:	e00e      	b.n	8004320 <lcd_printf+0x44>
  {
    lcd_send_data(lcd,(uint8_t)stringArray[i]);
 8004302:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004306:	3328      	adds	r3, #40	; 0x28
 8004308:	443b      	add	r3, r7
 800430a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800430e:	4619      	mov	r1, r3
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff68 	bl	80041e6 <lcd_send_data>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8004316:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800431a:	3301      	adds	r3, #1
 800431c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004320:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8004324:	f107 0310 	add.w	r3, r7, #16
 8004328:	4618      	mov	r0, r3
 800432a:	f7fb ff11 	bl	8000150 <strlen>
 800432e:	4603      	mov	r3, r0
 8004330:	429c      	cmp	r4, r3
 8004332:	d203      	bcs.n	800433c <lcd_printf+0x60>
 8004334:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004338:	2b0f      	cmp	r3, #15
 800433a:	d9e2      	bls.n	8004302 <lcd_printf+0x26>
  }
}
 800433c:	bf00      	nop
 800433e:	3728      	adds	r7, #40	; 0x28
 8004340:	46bd      	mov	sp, r7
 8004342:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004346:	b003      	add	sp, #12
 8004348:	4770      	bx	lr

0800434a <lcd_init>:
void lcd_init (LiquidCrystal_I2C *lcd,I2C_HandleTypeDef *_hi2c,uint8_t addr)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b084      	sub	sp, #16
 800434e:	af00      	add	r7, sp, #0
 8004350:	60f8      	str	r0, [r7, #12]
 8004352:	60b9      	str	r1, [r7, #8]
 8004354:	4613      	mov	r3, r2
 8004356:	71fb      	strb	r3, [r7, #7]
	lcd->pI2c = _hi2c;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	605a      	str	r2, [r3, #4]
	lcd->Addr = addr<<1;
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	005b      	lsls	r3, r3, #1
 8004362:	b2da      	uxtb	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	701a      	strb	r2, [r3, #0]
	lcd->DisplayControl |= LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	7a1b      	ldrb	r3, [r3, #8]
 800436c:	f043 0304 	orr.w	r3, r3, #4
 8004370:	b2da      	uxtb	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	721a      	strb	r2, [r3, #8]
	lcd_send_cmd (lcd,0x33); 
 8004376:	2133      	movs	r1, #51	; 0x33
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f7ff fef9 	bl	8004170 <lcd_send_cmd>
	lcd_send_cmd (lcd,0x32);
 800437e:	2132      	movs	r1, #50	; 0x32
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f7ff fef5 	bl	8004170 <lcd_send_cmd>
	HAL_Delay(5);
 8004386:	2005      	movs	r0, #5
 8004388:	f7fd f88c 	bl	80014a4 <HAL_Delay>
	lcd_send_cmd (lcd,LCD_CLEARDISPLAY); 
 800438c:	2101      	movs	r1, #1
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f7ff feee 	bl	8004170 <lcd_send_cmd>
	HAL_Delay(5);
 8004394:	2005      	movs	r0, #5
 8004396:	f7fd f885 	bl	80014a4 <HAL_Delay>
	lcd_send_cmd (lcd,0x0c); 	
 800439a:	210c      	movs	r1, #12
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f7ff fee7 	bl	8004170 <lcd_send_cmd>
	HAL_Delay(5);
 80043a2:	2005      	movs	r0, #5
 80043a4:	f7fd f87e 	bl	80014a4 <HAL_Delay>
	lcd_send_cmd (lcd,LCD_RETURNHOME); 
 80043a8:	2102      	movs	r1, #2
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f7ff fee0 	bl	8004170 <lcd_send_cmd>
	HAL_Delay(5);
 80043b0:	2005      	movs	r0, #5
 80043b2:	f7fd f877 	bl	80014a4 <HAL_Delay>
	lcd_send_cmd (lcd,LCD_SETDDRAMADDR);
 80043b6:	2180      	movs	r1, #128	; 0x80
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f7ff fed9 	bl	8004170 <lcd_send_cmd>
	lcd_set_cursor_blink_off(lcd);
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f7ff ff74 	bl	80042ac <lcd_set_cursor_blink_off>
	lcd->Backlightval = LCD_BACKLIGHT;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2208      	movs	r2, #8
 80043c8:	725a      	strb	r2, [r3, #9]
}
 80043ca:	bf00      	nop
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
	...

080043d4 <__errno>:
 80043d4:	4b01      	ldr	r3, [pc, #4]	; (80043dc <__errno+0x8>)
 80043d6:	6818      	ldr	r0, [r3, #0]
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	2000000c 	.word	0x2000000c

080043e0 <__libc_init_array>:
 80043e0:	b570      	push	{r4, r5, r6, lr}
 80043e2:	2600      	movs	r6, #0
 80043e4:	4d0c      	ldr	r5, [pc, #48]	; (8004418 <__libc_init_array+0x38>)
 80043e6:	4c0d      	ldr	r4, [pc, #52]	; (800441c <__libc_init_array+0x3c>)
 80043e8:	1b64      	subs	r4, r4, r5
 80043ea:	10a4      	asrs	r4, r4, #2
 80043ec:	42a6      	cmp	r6, r4
 80043ee:	d109      	bne.n	8004404 <__libc_init_array+0x24>
 80043f0:	f004 fc70 	bl	8008cd4 <_init>
 80043f4:	2600      	movs	r6, #0
 80043f6:	4d0a      	ldr	r5, [pc, #40]	; (8004420 <__libc_init_array+0x40>)
 80043f8:	4c0a      	ldr	r4, [pc, #40]	; (8004424 <__libc_init_array+0x44>)
 80043fa:	1b64      	subs	r4, r4, r5
 80043fc:	10a4      	asrs	r4, r4, #2
 80043fe:	42a6      	cmp	r6, r4
 8004400:	d105      	bne.n	800440e <__libc_init_array+0x2e>
 8004402:	bd70      	pop	{r4, r5, r6, pc}
 8004404:	f855 3b04 	ldr.w	r3, [r5], #4
 8004408:	4798      	blx	r3
 800440a:	3601      	adds	r6, #1
 800440c:	e7ee      	b.n	80043ec <__libc_init_array+0xc>
 800440e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004412:	4798      	blx	r3
 8004414:	3601      	adds	r6, #1
 8004416:	e7f2      	b.n	80043fe <__libc_init_array+0x1e>
 8004418:	0800923c 	.word	0x0800923c
 800441c:	0800923c 	.word	0x0800923c
 8004420:	0800923c 	.word	0x0800923c
 8004424:	08009240 	.word	0x08009240

08004428 <memset>:
 8004428:	4603      	mov	r3, r0
 800442a:	4402      	add	r2, r0
 800442c:	4293      	cmp	r3, r2
 800442e:	d100      	bne.n	8004432 <memset+0xa>
 8004430:	4770      	bx	lr
 8004432:	f803 1b01 	strb.w	r1, [r3], #1
 8004436:	e7f9      	b.n	800442c <memset+0x4>

08004438 <__cvt>:
 8004438:	2b00      	cmp	r3, #0
 800443a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800443e:	461f      	mov	r7, r3
 8004440:	bfbb      	ittet	lt
 8004442:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004446:	461f      	movlt	r7, r3
 8004448:	2300      	movge	r3, #0
 800444a:	232d      	movlt	r3, #45	; 0x2d
 800444c:	b088      	sub	sp, #32
 800444e:	4614      	mov	r4, r2
 8004450:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004452:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004454:	7013      	strb	r3, [r2, #0]
 8004456:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004458:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800445c:	f023 0820 	bic.w	r8, r3, #32
 8004460:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004464:	d005      	beq.n	8004472 <__cvt+0x3a>
 8004466:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800446a:	d100      	bne.n	800446e <__cvt+0x36>
 800446c:	3501      	adds	r5, #1
 800446e:	2302      	movs	r3, #2
 8004470:	e000      	b.n	8004474 <__cvt+0x3c>
 8004472:	2303      	movs	r3, #3
 8004474:	aa07      	add	r2, sp, #28
 8004476:	9204      	str	r2, [sp, #16]
 8004478:	aa06      	add	r2, sp, #24
 800447a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800447e:	e9cd 3500 	strd	r3, r5, [sp]
 8004482:	4622      	mov	r2, r4
 8004484:	463b      	mov	r3, r7
 8004486:	f001 fda3 	bl	8005fd0 <_dtoa_r>
 800448a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800448e:	4606      	mov	r6, r0
 8004490:	d102      	bne.n	8004498 <__cvt+0x60>
 8004492:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004494:	07db      	lsls	r3, r3, #31
 8004496:	d522      	bpl.n	80044de <__cvt+0xa6>
 8004498:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800449c:	eb06 0905 	add.w	r9, r6, r5
 80044a0:	d110      	bne.n	80044c4 <__cvt+0x8c>
 80044a2:	7833      	ldrb	r3, [r6, #0]
 80044a4:	2b30      	cmp	r3, #48	; 0x30
 80044a6:	d10a      	bne.n	80044be <__cvt+0x86>
 80044a8:	2200      	movs	r2, #0
 80044aa:	2300      	movs	r3, #0
 80044ac:	4620      	mov	r0, r4
 80044ae:	4639      	mov	r1, r7
 80044b0:	f7fc fa7a 	bl	80009a8 <__aeabi_dcmpeq>
 80044b4:	b918      	cbnz	r0, 80044be <__cvt+0x86>
 80044b6:	f1c5 0501 	rsb	r5, r5, #1
 80044ba:	f8ca 5000 	str.w	r5, [sl]
 80044be:	f8da 3000 	ldr.w	r3, [sl]
 80044c2:	4499      	add	r9, r3
 80044c4:	2200      	movs	r2, #0
 80044c6:	2300      	movs	r3, #0
 80044c8:	4620      	mov	r0, r4
 80044ca:	4639      	mov	r1, r7
 80044cc:	f7fc fa6c 	bl	80009a8 <__aeabi_dcmpeq>
 80044d0:	b108      	cbz	r0, 80044d6 <__cvt+0x9e>
 80044d2:	f8cd 901c 	str.w	r9, [sp, #28]
 80044d6:	2230      	movs	r2, #48	; 0x30
 80044d8:	9b07      	ldr	r3, [sp, #28]
 80044da:	454b      	cmp	r3, r9
 80044dc:	d307      	bcc.n	80044ee <__cvt+0xb6>
 80044de:	4630      	mov	r0, r6
 80044e0:	9b07      	ldr	r3, [sp, #28]
 80044e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80044e4:	1b9b      	subs	r3, r3, r6
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	b008      	add	sp, #32
 80044ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ee:	1c59      	adds	r1, r3, #1
 80044f0:	9107      	str	r1, [sp, #28]
 80044f2:	701a      	strb	r2, [r3, #0]
 80044f4:	e7f0      	b.n	80044d8 <__cvt+0xa0>

080044f6 <__exponent>:
 80044f6:	4603      	mov	r3, r0
 80044f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044fa:	2900      	cmp	r1, #0
 80044fc:	f803 2b02 	strb.w	r2, [r3], #2
 8004500:	bfb6      	itet	lt
 8004502:	222d      	movlt	r2, #45	; 0x2d
 8004504:	222b      	movge	r2, #43	; 0x2b
 8004506:	4249      	neglt	r1, r1
 8004508:	2909      	cmp	r1, #9
 800450a:	7042      	strb	r2, [r0, #1]
 800450c:	dd2b      	ble.n	8004566 <__exponent+0x70>
 800450e:	f10d 0407 	add.w	r4, sp, #7
 8004512:	46a4      	mov	ip, r4
 8004514:	270a      	movs	r7, #10
 8004516:	fb91 f6f7 	sdiv	r6, r1, r7
 800451a:	460a      	mov	r2, r1
 800451c:	46a6      	mov	lr, r4
 800451e:	fb07 1516 	mls	r5, r7, r6, r1
 8004522:	2a63      	cmp	r2, #99	; 0x63
 8004524:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004528:	4631      	mov	r1, r6
 800452a:	f104 34ff 	add.w	r4, r4, #4294967295
 800452e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004532:	dcf0      	bgt.n	8004516 <__exponent+0x20>
 8004534:	3130      	adds	r1, #48	; 0x30
 8004536:	f1ae 0502 	sub.w	r5, lr, #2
 800453a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800453e:	4629      	mov	r1, r5
 8004540:	1c44      	adds	r4, r0, #1
 8004542:	4561      	cmp	r1, ip
 8004544:	d30a      	bcc.n	800455c <__exponent+0x66>
 8004546:	f10d 0209 	add.w	r2, sp, #9
 800454a:	eba2 020e 	sub.w	r2, r2, lr
 800454e:	4565      	cmp	r5, ip
 8004550:	bf88      	it	hi
 8004552:	2200      	movhi	r2, #0
 8004554:	4413      	add	r3, r2
 8004556:	1a18      	subs	r0, r3, r0
 8004558:	b003      	add	sp, #12
 800455a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800455c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004560:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004564:	e7ed      	b.n	8004542 <__exponent+0x4c>
 8004566:	2330      	movs	r3, #48	; 0x30
 8004568:	3130      	adds	r1, #48	; 0x30
 800456a:	7083      	strb	r3, [r0, #2]
 800456c:	70c1      	strb	r1, [r0, #3]
 800456e:	1d03      	adds	r3, r0, #4
 8004570:	e7f1      	b.n	8004556 <__exponent+0x60>
	...

08004574 <_printf_float>:
 8004574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004578:	b091      	sub	sp, #68	; 0x44
 800457a:	460c      	mov	r4, r1
 800457c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004580:	4616      	mov	r6, r2
 8004582:	461f      	mov	r7, r3
 8004584:	4605      	mov	r5, r0
 8004586:	f002 fe77 	bl	8007278 <_localeconv_r>
 800458a:	6803      	ldr	r3, [r0, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	9309      	str	r3, [sp, #36]	; 0x24
 8004590:	f7fb fdde 	bl	8000150 <strlen>
 8004594:	2300      	movs	r3, #0
 8004596:	930e      	str	r3, [sp, #56]	; 0x38
 8004598:	f8d8 3000 	ldr.w	r3, [r8]
 800459c:	900a      	str	r0, [sp, #40]	; 0x28
 800459e:	3307      	adds	r3, #7
 80045a0:	f023 0307 	bic.w	r3, r3, #7
 80045a4:	f103 0208 	add.w	r2, r3, #8
 80045a8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80045ac:	f8d4 b000 	ldr.w	fp, [r4]
 80045b0:	f8c8 2000 	str.w	r2, [r8]
 80045b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80045bc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80045c0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80045c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80045c6:	f04f 32ff 	mov.w	r2, #4294967295
 80045ca:	4640      	mov	r0, r8
 80045cc:	4b9c      	ldr	r3, [pc, #624]	; (8004840 <_printf_float+0x2cc>)
 80045ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045d0:	f7fc fa1c 	bl	8000a0c <__aeabi_dcmpun>
 80045d4:	bb70      	cbnz	r0, 8004634 <_printf_float+0xc0>
 80045d6:	f04f 32ff 	mov.w	r2, #4294967295
 80045da:	4640      	mov	r0, r8
 80045dc:	4b98      	ldr	r3, [pc, #608]	; (8004840 <_printf_float+0x2cc>)
 80045de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045e0:	f7fc f9f6 	bl	80009d0 <__aeabi_dcmple>
 80045e4:	bb30      	cbnz	r0, 8004634 <_printf_float+0xc0>
 80045e6:	2200      	movs	r2, #0
 80045e8:	2300      	movs	r3, #0
 80045ea:	4640      	mov	r0, r8
 80045ec:	4651      	mov	r1, sl
 80045ee:	f7fc f9e5 	bl	80009bc <__aeabi_dcmplt>
 80045f2:	b110      	cbz	r0, 80045fa <_printf_float+0x86>
 80045f4:	232d      	movs	r3, #45	; 0x2d
 80045f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045fa:	4b92      	ldr	r3, [pc, #584]	; (8004844 <_printf_float+0x2d0>)
 80045fc:	4892      	ldr	r0, [pc, #584]	; (8004848 <_printf_float+0x2d4>)
 80045fe:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004602:	bf94      	ite	ls
 8004604:	4698      	movls	r8, r3
 8004606:	4680      	movhi	r8, r0
 8004608:	2303      	movs	r3, #3
 800460a:	f04f 0a00 	mov.w	sl, #0
 800460e:	6123      	str	r3, [r4, #16]
 8004610:	f02b 0304 	bic.w	r3, fp, #4
 8004614:	6023      	str	r3, [r4, #0]
 8004616:	4633      	mov	r3, r6
 8004618:	4621      	mov	r1, r4
 800461a:	4628      	mov	r0, r5
 800461c:	9700      	str	r7, [sp, #0]
 800461e:	aa0f      	add	r2, sp, #60	; 0x3c
 8004620:	f000 f9d4 	bl	80049cc <_printf_common>
 8004624:	3001      	adds	r0, #1
 8004626:	f040 8090 	bne.w	800474a <_printf_float+0x1d6>
 800462a:	f04f 30ff 	mov.w	r0, #4294967295
 800462e:	b011      	add	sp, #68	; 0x44
 8004630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004634:	4642      	mov	r2, r8
 8004636:	4653      	mov	r3, sl
 8004638:	4640      	mov	r0, r8
 800463a:	4651      	mov	r1, sl
 800463c:	f7fc f9e6 	bl	8000a0c <__aeabi_dcmpun>
 8004640:	b148      	cbz	r0, 8004656 <_printf_float+0xe2>
 8004642:	f1ba 0f00 	cmp.w	sl, #0
 8004646:	bfb8      	it	lt
 8004648:	232d      	movlt	r3, #45	; 0x2d
 800464a:	4880      	ldr	r0, [pc, #512]	; (800484c <_printf_float+0x2d8>)
 800464c:	bfb8      	it	lt
 800464e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004652:	4b7f      	ldr	r3, [pc, #508]	; (8004850 <_printf_float+0x2dc>)
 8004654:	e7d3      	b.n	80045fe <_printf_float+0x8a>
 8004656:	6863      	ldr	r3, [r4, #4]
 8004658:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	d142      	bne.n	80046e6 <_printf_float+0x172>
 8004660:	2306      	movs	r3, #6
 8004662:	6063      	str	r3, [r4, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	9206      	str	r2, [sp, #24]
 8004668:	aa0e      	add	r2, sp, #56	; 0x38
 800466a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800466e:	aa0d      	add	r2, sp, #52	; 0x34
 8004670:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004674:	9203      	str	r2, [sp, #12]
 8004676:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800467a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800467e:	6023      	str	r3, [r4, #0]
 8004680:	6863      	ldr	r3, [r4, #4]
 8004682:	4642      	mov	r2, r8
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	4628      	mov	r0, r5
 8004688:	4653      	mov	r3, sl
 800468a:	910b      	str	r1, [sp, #44]	; 0x2c
 800468c:	f7ff fed4 	bl	8004438 <__cvt>
 8004690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004692:	4680      	mov	r8, r0
 8004694:	2947      	cmp	r1, #71	; 0x47
 8004696:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004698:	d108      	bne.n	80046ac <_printf_float+0x138>
 800469a:	1cc8      	adds	r0, r1, #3
 800469c:	db02      	blt.n	80046a4 <_printf_float+0x130>
 800469e:	6863      	ldr	r3, [r4, #4]
 80046a0:	4299      	cmp	r1, r3
 80046a2:	dd40      	ble.n	8004726 <_printf_float+0x1b2>
 80046a4:	f1a9 0902 	sub.w	r9, r9, #2
 80046a8:	fa5f f989 	uxtb.w	r9, r9
 80046ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80046b0:	d81f      	bhi.n	80046f2 <_printf_float+0x17e>
 80046b2:	464a      	mov	r2, r9
 80046b4:	3901      	subs	r1, #1
 80046b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80046ba:	910d      	str	r1, [sp, #52]	; 0x34
 80046bc:	f7ff ff1b 	bl	80044f6 <__exponent>
 80046c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046c2:	4682      	mov	sl, r0
 80046c4:	1813      	adds	r3, r2, r0
 80046c6:	2a01      	cmp	r2, #1
 80046c8:	6123      	str	r3, [r4, #16]
 80046ca:	dc02      	bgt.n	80046d2 <_printf_float+0x15e>
 80046cc:	6822      	ldr	r2, [r4, #0]
 80046ce:	07d2      	lsls	r2, r2, #31
 80046d0:	d501      	bpl.n	80046d6 <_printf_float+0x162>
 80046d2:	3301      	adds	r3, #1
 80046d4:	6123      	str	r3, [r4, #16]
 80046d6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d09b      	beq.n	8004616 <_printf_float+0xa2>
 80046de:	232d      	movs	r3, #45	; 0x2d
 80046e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046e4:	e797      	b.n	8004616 <_printf_float+0xa2>
 80046e6:	2947      	cmp	r1, #71	; 0x47
 80046e8:	d1bc      	bne.n	8004664 <_printf_float+0xf0>
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1ba      	bne.n	8004664 <_printf_float+0xf0>
 80046ee:	2301      	movs	r3, #1
 80046f0:	e7b7      	b.n	8004662 <_printf_float+0xee>
 80046f2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80046f6:	d118      	bne.n	800472a <_printf_float+0x1b6>
 80046f8:	2900      	cmp	r1, #0
 80046fa:	6863      	ldr	r3, [r4, #4]
 80046fc:	dd0b      	ble.n	8004716 <_printf_float+0x1a2>
 80046fe:	6121      	str	r1, [r4, #16]
 8004700:	b913      	cbnz	r3, 8004708 <_printf_float+0x194>
 8004702:	6822      	ldr	r2, [r4, #0]
 8004704:	07d0      	lsls	r0, r2, #31
 8004706:	d502      	bpl.n	800470e <_printf_float+0x19a>
 8004708:	3301      	adds	r3, #1
 800470a:	440b      	add	r3, r1
 800470c:	6123      	str	r3, [r4, #16]
 800470e:	f04f 0a00 	mov.w	sl, #0
 8004712:	65a1      	str	r1, [r4, #88]	; 0x58
 8004714:	e7df      	b.n	80046d6 <_printf_float+0x162>
 8004716:	b913      	cbnz	r3, 800471e <_printf_float+0x1aa>
 8004718:	6822      	ldr	r2, [r4, #0]
 800471a:	07d2      	lsls	r2, r2, #31
 800471c:	d501      	bpl.n	8004722 <_printf_float+0x1ae>
 800471e:	3302      	adds	r3, #2
 8004720:	e7f4      	b.n	800470c <_printf_float+0x198>
 8004722:	2301      	movs	r3, #1
 8004724:	e7f2      	b.n	800470c <_printf_float+0x198>
 8004726:	f04f 0967 	mov.w	r9, #103	; 0x67
 800472a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800472c:	4299      	cmp	r1, r3
 800472e:	db05      	blt.n	800473c <_printf_float+0x1c8>
 8004730:	6823      	ldr	r3, [r4, #0]
 8004732:	6121      	str	r1, [r4, #16]
 8004734:	07d8      	lsls	r0, r3, #31
 8004736:	d5ea      	bpl.n	800470e <_printf_float+0x19a>
 8004738:	1c4b      	adds	r3, r1, #1
 800473a:	e7e7      	b.n	800470c <_printf_float+0x198>
 800473c:	2900      	cmp	r1, #0
 800473e:	bfcc      	ite	gt
 8004740:	2201      	movgt	r2, #1
 8004742:	f1c1 0202 	rsble	r2, r1, #2
 8004746:	4413      	add	r3, r2
 8004748:	e7e0      	b.n	800470c <_printf_float+0x198>
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	055a      	lsls	r2, r3, #21
 800474e:	d407      	bmi.n	8004760 <_printf_float+0x1ec>
 8004750:	6923      	ldr	r3, [r4, #16]
 8004752:	4642      	mov	r2, r8
 8004754:	4631      	mov	r1, r6
 8004756:	4628      	mov	r0, r5
 8004758:	47b8      	blx	r7
 800475a:	3001      	adds	r0, #1
 800475c:	d12b      	bne.n	80047b6 <_printf_float+0x242>
 800475e:	e764      	b.n	800462a <_printf_float+0xb6>
 8004760:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004764:	f240 80dd 	bls.w	8004922 <_printf_float+0x3ae>
 8004768:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800476c:	2200      	movs	r2, #0
 800476e:	2300      	movs	r3, #0
 8004770:	f7fc f91a 	bl	80009a8 <__aeabi_dcmpeq>
 8004774:	2800      	cmp	r0, #0
 8004776:	d033      	beq.n	80047e0 <_printf_float+0x26c>
 8004778:	2301      	movs	r3, #1
 800477a:	4631      	mov	r1, r6
 800477c:	4628      	mov	r0, r5
 800477e:	4a35      	ldr	r2, [pc, #212]	; (8004854 <_printf_float+0x2e0>)
 8004780:	47b8      	blx	r7
 8004782:	3001      	adds	r0, #1
 8004784:	f43f af51 	beq.w	800462a <_printf_float+0xb6>
 8004788:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800478c:	429a      	cmp	r2, r3
 800478e:	db02      	blt.n	8004796 <_printf_float+0x222>
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	07d8      	lsls	r0, r3, #31
 8004794:	d50f      	bpl.n	80047b6 <_printf_float+0x242>
 8004796:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800479a:	4631      	mov	r1, r6
 800479c:	4628      	mov	r0, r5
 800479e:	47b8      	blx	r7
 80047a0:	3001      	adds	r0, #1
 80047a2:	f43f af42 	beq.w	800462a <_printf_float+0xb6>
 80047a6:	f04f 0800 	mov.w	r8, #0
 80047aa:	f104 091a 	add.w	r9, r4, #26
 80047ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047b0:	3b01      	subs	r3, #1
 80047b2:	4543      	cmp	r3, r8
 80047b4:	dc09      	bgt.n	80047ca <_printf_float+0x256>
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	079b      	lsls	r3, r3, #30
 80047ba:	f100 8102 	bmi.w	80049c2 <_printf_float+0x44e>
 80047be:	68e0      	ldr	r0, [r4, #12]
 80047c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047c2:	4298      	cmp	r0, r3
 80047c4:	bfb8      	it	lt
 80047c6:	4618      	movlt	r0, r3
 80047c8:	e731      	b.n	800462e <_printf_float+0xba>
 80047ca:	2301      	movs	r3, #1
 80047cc:	464a      	mov	r2, r9
 80047ce:	4631      	mov	r1, r6
 80047d0:	4628      	mov	r0, r5
 80047d2:	47b8      	blx	r7
 80047d4:	3001      	adds	r0, #1
 80047d6:	f43f af28 	beq.w	800462a <_printf_float+0xb6>
 80047da:	f108 0801 	add.w	r8, r8, #1
 80047de:	e7e6      	b.n	80047ae <_printf_float+0x23a>
 80047e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	dc38      	bgt.n	8004858 <_printf_float+0x2e4>
 80047e6:	2301      	movs	r3, #1
 80047e8:	4631      	mov	r1, r6
 80047ea:	4628      	mov	r0, r5
 80047ec:	4a19      	ldr	r2, [pc, #100]	; (8004854 <_printf_float+0x2e0>)
 80047ee:	47b8      	blx	r7
 80047f0:	3001      	adds	r0, #1
 80047f2:	f43f af1a 	beq.w	800462a <_printf_float+0xb6>
 80047f6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80047fa:	4313      	orrs	r3, r2
 80047fc:	d102      	bne.n	8004804 <_printf_float+0x290>
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	07d9      	lsls	r1, r3, #31
 8004802:	d5d8      	bpl.n	80047b6 <_printf_float+0x242>
 8004804:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004808:	4631      	mov	r1, r6
 800480a:	4628      	mov	r0, r5
 800480c:	47b8      	blx	r7
 800480e:	3001      	adds	r0, #1
 8004810:	f43f af0b 	beq.w	800462a <_printf_float+0xb6>
 8004814:	f04f 0900 	mov.w	r9, #0
 8004818:	f104 0a1a 	add.w	sl, r4, #26
 800481c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800481e:	425b      	negs	r3, r3
 8004820:	454b      	cmp	r3, r9
 8004822:	dc01      	bgt.n	8004828 <_printf_float+0x2b4>
 8004824:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004826:	e794      	b.n	8004752 <_printf_float+0x1de>
 8004828:	2301      	movs	r3, #1
 800482a:	4652      	mov	r2, sl
 800482c:	4631      	mov	r1, r6
 800482e:	4628      	mov	r0, r5
 8004830:	47b8      	blx	r7
 8004832:	3001      	adds	r0, #1
 8004834:	f43f aef9 	beq.w	800462a <_printf_float+0xb6>
 8004838:	f109 0901 	add.w	r9, r9, #1
 800483c:	e7ee      	b.n	800481c <_printf_float+0x2a8>
 800483e:	bf00      	nop
 8004840:	7fefffff 	.word	0x7fefffff
 8004844:	08008d9c 	.word	0x08008d9c
 8004848:	08008da0 	.word	0x08008da0
 800484c:	08008da8 	.word	0x08008da8
 8004850:	08008da4 	.word	0x08008da4
 8004854:	08008dac 	.word	0x08008dac
 8004858:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800485a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800485c:	429a      	cmp	r2, r3
 800485e:	bfa8      	it	ge
 8004860:	461a      	movge	r2, r3
 8004862:	2a00      	cmp	r2, #0
 8004864:	4691      	mov	r9, r2
 8004866:	dc37      	bgt.n	80048d8 <_printf_float+0x364>
 8004868:	f04f 0b00 	mov.w	fp, #0
 800486c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004870:	f104 021a 	add.w	r2, r4, #26
 8004874:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004878:	ebaa 0309 	sub.w	r3, sl, r9
 800487c:	455b      	cmp	r3, fp
 800487e:	dc33      	bgt.n	80048e8 <_printf_float+0x374>
 8004880:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004884:	429a      	cmp	r2, r3
 8004886:	db3b      	blt.n	8004900 <_printf_float+0x38c>
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	07da      	lsls	r2, r3, #31
 800488c:	d438      	bmi.n	8004900 <_printf_float+0x38c>
 800488e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004890:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004892:	eba3 020a 	sub.w	r2, r3, sl
 8004896:	eba3 0901 	sub.w	r9, r3, r1
 800489a:	4591      	cmp	r9, r2
 800489c:	bfa8      	it	ge
 800489e:	4691      	movge	r9, r2
 80048a0:	f1b9 0f00 	cmp.w	r9, #0
 80048a4:	dc34      	bgt.n	8004910 <_printf_float+0x39c>
 80048a6:	f04f 0800 	mov.w	r8, #0
 80048aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80048ae:	f104 0a1a 	add.w	sl, r4, #26
 80048b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80048b6:	1a9b      	subs	r3, r3, r2
 80048b8:	eba3 0309 	sub.w	r3, r3, r9
 80048bc:	4543      	cmp	r3, r8
 80048be:	f77f af7a 	ble.w	80047b6 <_printf_float+0x242>
 80048c2:	2301      	movs	r3, #1
 80048c4:	4652      	mov	r2, sl
 80048c6:	4631      	mov	r1, r6
 80048c8:	4628      	mov	r0, r5
 80048ca:	47b8      	blx	r7
 80048cc:	3001      	adds	r0, #1
 80048ce:	f43f aeac 	beq.w	800462a <_printf_float+0xb6>
 80048d2:	f108 0801 	add.w	r8, r8, #1
 80048d6:	e7ec      	b.n	80048b2 <_printf_float+0x33e>
 80048d8:	4613      	mov	r3, r2
 80048da:	4631      	mov	r1, r6
 80048dc:	4642      	mov	r2, r8
 80048de:	4628      	mov	r0, r5
 80048e0:	47b8      	blx	r7
 80048e2:	3001      	adds	r0, #1
 80048e4:	d1c0      	bne.n	8004868 <_printf_float+0x2f4>
 80048e6:	e6a0      	b.n	800462a <_printf_float+0xb6>
 80048e8:	2301      	movs	r3, #1
 80048ea:	4631      	mov	r1, r6
 80048ec:	4628      	mov	r0, r5
 80048ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80048f0:	47b8      	blx	r7
 80048f2:	3001      	adds	r0, #1
 80048f4:	f43f ae99 	beq.w	800462a <_printf_float+0xb6>
 80048f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048fa:	f10b 0b01 	add.w	fp, fp, #1
 80048fe:	e7b9      	b.n	8004874 <_printf_float+0x300>
 8004900:	4631      	mov	r1, r6
 8004902:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004906:	4628      	mov	r0, r5
 8004908:	47b8      	blx	r7
 800490a:	3001      	adds	r0, #1
 800490c:	d1bf      	bne.n	800488e <_printf_float+0x31a>
 800490e:	e68c      	b.n	800462a <_printf_float+0xb6>
 8004910:	464b      	mov	r3, r9
 8004912:	4631      	mov	r1, r6
 8004914:	4628      	mov	r0, r5
 8004916:	eb08 020a 	add.w	r2, r8, sl
 800491a:	47b8      	blx	r7
 800491c:	3001      	adds	r0, #1
 800491e:	d1c2      	bne.n	80048a6 <_printf_float+0x332>
 8004920:	e683      	b.n	800462a <_printf_float+0xb6>
 8004922:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004924:	2a01      	cmp	r2, #1
 8004926:	dc01      	bgt.n	800492c <_printf_float+0x3b8>
 8004928:	07db      	lsls	r3, r3, #31
 800492a:	d537      	bpl.n	800499c <_printf_float+0x428>
 800492c:	2301      	movs	r3, #1
 800492e:	4642      	mov	r2, r8
 8004930:	4631      	mov	r1, r6
 8004932:	4628      	mov	r0, r5
 8004934:	47b8      	blx	r7
 8004936:	3001      	adds	r0, #1
 8004938:	f43f ae77 	beq.w	800462a <_printf_float+0xb6>
 800493c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004940:	4631      	mov	r1, r6
 8004942:	4628      	mov	r0, r5
 8004944:	47b8      	blx	r7
 8004946:	3001      	adds	r0, #1
 8004948:	f43f ae6f 	beq.w	800462a <_printf_float+0xb6>
 800494c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004950:	2200      	movs	r2, #0
 8004952:	2300      	movs	r3, #0
 8004954:	f7fc f828 	bl	80009a8 <__aeabi_dcmpeq>
 8004958:	b9d8      	cbnz	r0, 8004992 <_printf_float+0x41e>
 800495a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800495c:	f108 0201 	add.w	r2, r8, #1
 8004960:	3b01      	subs	r3, #1
 8004962:	4631      	mov	r1, r6
 8004964:	4628      	mov	r0, r5
 8004966:	47b8      	blx	r7
 8004968:	3001      	adds	r0, #1
 800496a:	d10e      	bne.n	800498a <_printf_float+0x416>
 800496c:	e65d      	b.n	800462a <_printf_float+0xb6>
 800496e:	2301      	movs	r3, #1
 8004970:	464a      	mov	r2, r9
 8004972:	4631      	mov	r1, r6
 8004974:	4628      	mov	r0, r5
 8004976:	47b8      	blx	r7
 8004978:	3001      	adds	r0, #1
 800497a:	f43f ae56 	beq.w	800462a <_printf_float+0xb6>
 800497e:	f108 0801 	add.w	r8, r8, #1
 8004982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004984:	3b01      	subs	r3, #1
 8004986:	4543      	cmp	r3, r8
 8004988:	dcf1      	bgt.n	800496e <_printf_float+0x3fa>
 800498a:	4653      	mov	r3, sl
 800498c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004990:	e6e0      	b.n	8004754 <_printf_float+0x1e0>
 8004992:	f04f 0800 	mov.w	r8, #0
 8004996:	f104 091a 	add.w	r9, r4, #26
 800499a:	e7f2      	b.n	8004982 <_printf_float+0x40e>
 800499c:	2301      	movs	r3, #1
 800499e:	4642      	mov	r2, r8
 80049a0:	e7df      	b.n	8004962 <_printf_float+0x3ee>
 80049a2:	2301      	movs	r3, #1
 80049a4:	464a      	mov	r2, r9
 80049a6:	4631      	mov	r1, r6
 80049a8:	4628      	mov	r0, r5
 80049aa:	47b8      	blx	r7
 80049ac:	3001      	adds	r0, #1
 80049ae:	f43f ae3c 	beq.w	800462a <_printf_float+0xb6>
 80049b2:	f108 0801 	add.w	r8, r8, #1
 80049b6:	68e3      	ldr	r3, [r4, #12]
 80049b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80049ba:	1a5b      	subs	r3, r3, r1
 80049bc:	4543      	cmp	r3, r8
 80049be:	dcf0      	bgt.n	80049a2 <_printf_float+0x42e>
 80049c0:	e6fd      	b.n	80047be <_printf_float+0x24a>
 80049c2:	f04f 0800 	mov.w	r8, #0
 80049c6:	f104 0919 	add.w	r9, r4, #25
 80049ca:	e7f4      	b.n	80049b6 <_printf_float+0x442>

080049cc <_printf_common>:
 80049cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049d0:	4616      	mov	r6, r2
 80049d2:	4699      	mov	r9, r3
 80049d4:	688a      	ldr	r2, [r1, #8]
 80049d6:	690b      	ldr	r3, [r1, #16]
 80049d8:	4607      	mov	r7, r0
 80049da:	4293      	cmp	r3, r2
 80049dc:	bfb8      	it	lt
 80049de:	4613      	movlt	r3, r2
 80049e0:	6033      	str	r3, [r6, #0]
 80049e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049e6:	460c      	mov	r4, r1
 80049e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049ec:	b10a      	cbz	r2, 80049f2 <_printf_common+0x26>
 80049ee:	3301      	adds	r3, #1
 80049f0:	6033      	str	r3, [r6, #0]
 80049f2:	6823      	ldr	r3, [r4, #0]
 80049f4:	0699      	lsls	r1, r3, #26
 80049f6:	bf42      	ittt	mi
 80049f8:	6833      	ldrmi	r3, [r6, #0]
 80049fa:	3302      	addmi	r3, #2
 80049fc:	6033      	strmi	r3, [r6, #0]
 80049fe:	6825      	ldr	r5, [r4, #0]
 8004a00:	f015 0506 	ands.w	r5, r5, #6
 8004a04:	d106      	bne.n	8004a14 <_printf_common+0x48>
 8004a06:	f104 0a19 	add.w	sl, r4, #25
 8004a0a:	68e3      	ldr	r3, [r4, #12]
 8004a0c:	6832      	ldr	r2, [r6, #0]
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	42ab      	cmp	r3, r5
 8004a12:	dc28      	bgt.n	8004a66 <_printf_common+0x9a>
 8004a14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a18:	1e13      	subs	r3, r2, #0
 8004a1a:	6822      	ldr	r2, [r4, #0]
 8004a1c:	bf18      	it	ne
 8004a1e:	2301      	movne	r3, #1
 8004a20:	0692      	lsls	r2, r2, #26
 8004a22:	d42d      	bmi.n	8004a80 <_printf_common+0xb4>
 8004a24:	4649      	mov	r1, r9
 8004a26:	4638      	mov	r0, r7
 8004a28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a2c:	47c0      	blx	r8
 8004a2e:	3001      	adds	r0, #1
 8004a30:	d020      	beq.n	8004a74 <_printf_common+0xa8>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	68e5      	ldr	r5, [r4, #12]
 8004a36:	f003 0306 	and.w	r3, r3, #6
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	bf18      	it	ne
 8004a3e:	2500      	movne	r5, #0
 8004a40:	6832      	ldr	r2, [r6, #0]
 8004a42:	f04f 0600 	mov.w	r6, #0
 8004a46:	68a3      	ldr	r3, [r4, #8]
 8004a48:	bf08      	it	eq
 8004a4a:	1aad      	subeq	r5, r5, r2
 8004a4c:	6922      	ldr	r2, [r4, #16]
 8004a4e:	bf08      	it	eq
 8004a50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a54:	4293      	cmp	r3, r2
 8004a56:	bfc4      	itt	gt
 8004a58:	1a9b      	subgt	r3, r3, r2
 8004a5a:	18ed      	addgt	r5, r5, r3
 8004a5c:	341a      	adds	r4, #26
 8004a5e:	42b5      	cmp	r5, r6
 8004a60:	d11a      	bne.n	8004a98 <_printf_common+0xcc>
 8004a62:	2000      	movs	r0, #0
 8004a64:	e008      	b.n	8004a78 <_printf_common+0xac>
 8004a66:	2301      	movs	r3, #1
 8004a68:	4652      	mov	r2, sl
 8004a6a:	4649      	mov	r1, r9
 8004a6c:	4638      	mov	r0, r7
 8004a6e:	47c0      	blx	r8
 8004a70:	3001      	adds	r0, #1
 8004a72:	d103      	bne.n	8004a7c <_printf_common+0xb0>
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a7c:	3501      	adds	r5, #1
 8004a7e:	e7c4      	b.n	8004a0a <_printf_common+0x3e>
 8004a80:	2030      	movs	r0, #48	; 0x30
 8004a82:	18e1      	adds	r1, r4, r3
 8004a84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a8e:	4422      	add	r2, r4
 8004a90:	3302      	adds	r3, #2
 8004a92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a96:	e7c5      	b.n	8004a24 <_printf_common+0x58>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	4622      	mov	r2, r4
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	4638      	mov	r0, r7
 8004aa0:	47c0      	blx	r8
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	d0e6      	beq.n	8004a74 <_printf_common+0xa8>
 8004aa6:	3601      	adds	r6, #1
 8004aa8:	e7d9      	b.n	8004a5e <_printf_common+0x92>
	...

08004aac <_printf_i>:
 8004aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab0:	7e0f      	ldrb	r7, [r1, #24]
 8004ab2:	4691      	mov	r9, r2
 8004ab4:	2f78      	cmp	r7, #120	; 0x78
 8004ab6:	4680      	mov	r8, r0
 8004ab8:	460c      	mov	r4, r1
 8004aba:	469a      	mov	sl, r3
 8004abc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004abe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004ac2:	d807      	bhi.n	8004ad4 <_printf_i+0x28>
 8004ac4:	2f62      	cmp	r7, #98	; 0x62
 8004ac6:	d80a      	bhi.n	8004ade <_printf_i+0x32>
 8004ac8:	2f00      	cmp	r7, #0
 8004aca:	f000 80d9 	beq.w	8004c80 <_printf_i+0x1d4>
 8004ace:	2f58      	cmp	r7, #88	; 0x58
 8004ad0:	f000 80a4 	beq.w	8004c1c <_printf_i+0x170>
 8004ad4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ad8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004adc:	e03a      	b.n	8004b54 <_printf_i+0xa8>
 8004ade:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ae2:	2b15      	cmp	r3, #21
 8004ae4:	d8f6      	bhi.n	8004ad4 <_printf_i+0x28>
 8004ae6:	a101      	add	r1, pc, #4	; (adr r1, 8004aec <_printf_i+0x40>)
 8004ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004aec:	08004b45 	.word	0x08004b45
 8004af0:	08004b59 	.word	0x08004b59
 8004af4:	08004ad5 	.word	0x08004ad5
 8004af8:	08004ad5 	.word	0x08004ad5
 8004afc:	08004ad5 	.word	0x08004ad5
 8004b00:	08004ad5 	.word	0x08004ad5
 8004b04:	08004b59 	.word	0x08004b59
 8004b08:	08004ad5 	.word	0x08004ad5
 8004b0c:	08004ad5 	.word	0x08004ad5
 8004b10:	08004ad5 	.word	0x08004ad5
 8004b14:	08004ad5 	.word	0x08004ad5
 8004b18:	08004c67 	.word	0x08004c67
 8004b1c:	08004b89 	.word	0x08004b89
 8004b20:	08004c49 	.word	0x08004c49
 8004b24:	08004ad5 	.word	0x08004ad5
 8004b28:	08004ad5 	.word	0x08004ad5
 8004b2c:	08004c89 	.word	0x08004c89
 8004b30:	08004ad5 	.word	0x08004ad5
 8004b34:	08004b89 	.word	0x08004b89
 8004b38:	08004ad5 	.word	0x08004ad5
 8004b3c:	08004ad5 	.word	0x08004ad5
 8004b40:	08004c51 	.word	0x08004c51
 8004b44:	682b      	ldr	r3, [r5, #0]
 8004b46:	1d1a      	adds	r2, r3, #4
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	602a      	str	r2, [r5, #0]
 8004b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b54:	2301      	movs	r3, #1
 8004b56:	e0a4      	b.n	8004ca2 <_printf_i+0x1f6>
 8004b58:	6820      	ldr	r0, [r4, #0]
 8004b5a:	6829      	ldr	r1, [r5, #0]
 8004b5c:	0606      	lsls	r6, r0, #24
 8004b5e:	f101 0304 	add.w	r3, r1, #4
 8004b62:	d50a      	bpl.n	8004b7a <_printf_i+0xce>
 8004b64:	680e      	ldr	r6, [r1, #0]
 8004b66:	602b      	str	r3, [r5, #0]
 8004b68:	2e00      	cmp	r6, #0
 8004b6a:	da03      	bge.n	8004b74 <_printf_i+0xc8>
 8004b6c:	232d      	movs	r3, #45	; 0x2d
 8004b6e:	4276      	negs	r6, r6
 8004b70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b74:	230a      	movs	r3, #10
 8004b76:	485e      	ldr	r0, [pc, #376]	; (8004cf0 <_printf_i+0x244>)
 8004b78:	e019      	b.n	8004bae <_printf_i+0x102>
 8004b7a:	680e      	ldr	r6, [r1, #0]
 8004b7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b80:	602b      	str	r3, [r5, #0]
 8004b82:	bf18      	it	ne
 8004b84:	b236      	sxthne	r6, r6
 8004b86:	e7ef      	b.n	8004b68 <_printf_i+0xbc>
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	6820      	ldr	r0, [r4, #0]
 8004b8c:	1d19      	adds	r1, r3, #4
 8004b8e:	6029      	str	r1, [r5, #0]
 8004b90:	0601      	lsls	r1, r0, #24
 8004b92:	d501      	bpl.n	8004b98 <_printf_i+0xec>
 8004b94:	681e      	ldr	r6, [r3, #0]
 8004b96:	e002      	b.n	8004b9e <_printf_i+0xf2>
 8004b98:	0646      	lsls	r6, r0, #25
 8004b9a:	d5fb      	bpl.n	8004b94 <_printf_i+0xe8>
 8004b9c:	881e      	ldrh	r6, [r3, #0]
 8004b9e:	2f6f      	cmp	r7, #111	; 0x6f
 8004ba0:	bf0c      	ite	eq
 8004ba2:	2308      	moveq	r3, #8
 8004ba4:	230a      	movne	r3, #10
 8004ba6:	4852      	ldr	r0, [pc, #328]	; (8004cf0 <_printf_i+0x244>)
 8004ba8:	2100      	movs	r1, #0
 8004baa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004bae:	6865      	ldr	r5, [r4, #4]
 8004bb0:	2d00      	cmp	r5, #0
 8004bb2:	bfa8      	it	ge
 8004bb4:	6821      	ldrge	r1, [r4, #0]
 8004bb6:	60a5      	str	r5, [r4, #8]
 8004bb8:	bfa4      	itt	ge
 8004bba:	f021 0104 	bicge.w	r1, r1, #4
 8004bbe:	6021      	strge	r1, [r4, #0]
 8004bc0:	b90e      	cbnz	r6, 8004bc6 <_printf_i+0x11a>
 8004bc2:	2d00      	cmp	r5, #0
 8004bc4:	d04d      	beq.n	8004c62 <_printf_i+0x1b6>
 8004bc6:	4615      	mov	r5, r2
 8004bc8:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bcc:	fb03 6711 	mls	r7, r3, r1, r6
 8004bd0:	5dc7      	ldrb	r7, [r0, r7]
 8004bd2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bd6:	4637      	mov	r7, r6
 8004bd8:	42bb      	cmp	r3, r7
 8004bda:	460e      	mov	r6, r1
 8004bdc:	d9f4      	bls.n	8004bc8 <_printf_i+0x11c>
 8004bde:	2b08      	cmp	r3, #8
 8004be0:	d10b      	bne.n	8004bfa <_printf_i+0x14e>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	07de      	lsls	r6, r3, #31
 8004be6:	d508      	bpl.n	8004bfa <_printf_i+0x14e>
 8004be8:	6923      	ldr	r3, [r4, #16]
 8004bea:	6861      	ldr	r1, [r4, #4]
 8004bec:	4299      	cmp	r1, r3
 8004bee:	bfde      	ittt	le
 8004bf0:	2330      	movle	r3, #48	; 0x30
 8004bf2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bf6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004bfa:	1b52      	subs	r2, r2, r5
 8004bfc:	6122      	str	r2, [r4, #16]
 8004bfe:	464b      	mov	r3, r9
 8004c00:	4621      	mov	r1, r4
 8004c02:	4640      	mov	r0, r8
 8004c04:	f8cd a000 	str.w	sl, [sp]
 8004c08:	aa03      	add	r2, sp, #12
 8004c0a:	f7ff fedf 	bl	80049cc <_printf_common>
 8004c0e:	3001      	adds	r0, #1
 8004c10:	d14c      	bne.n	8004cac <_printf_i+0x200>
 8004c12:	f04f 30ff 	mov.w	r0, #4294967295
 8004c16:	b004      	add	sp, #16
 8004c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c1c:	4834      	ldr	r0, [pc, #208]	; (8004cf0 <_printf_i+0x244>)
 8004c1e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004c22:	6829      	ldr	r1, [r5, #0]
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c2a:	6029      	str	r1, [r5, #0]
 8004c2c:	061d      	lsls	r5, r3, #24
 8004c2e:	d514      	bpl.n	8004c5a <_printf_i+0x1ae>
 8004c30:	07df      	lsls	r7, r3, #31
 8004c32:	bf44      	itt	mi
 8004c34:	f043 0320 	orrmi.w	r3, r3, #32
 8004c38:	6023      	strmi	r3, [r4, #0]
 8004c3a:	b91e      	cbnz	r6, 8004c44 <_printf_i+0x198>
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	f023 0320 	bic.w	r3, r3, #32
 8004c42:	6023      	str	r3, [r4, #0]
 8004c44:	2310      	movs	r3, #16
 8004c46:	e7af      	b.n	8004ba8 <_printf_i+0xfc>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	f043 0320 	orr.w	r3, r3, #32
 8004c4e:	6023      	str	r3, [r4, #0]
 8004c50:	2378      	movs	r3, #120	; 0x78
 8004c52:	4828      	ldr	r0, [pc, #160]	; (8004cf4 <_printf_i+0x248>)
 8004c54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c58:	e7e3      	b.n	8004c22 <_printf_i+0x176>
 8004c5a:	0659      	lsls	r1, r3, #25
 8004c5c:	bf48      	it	mi
 8004c5e:	b2b6      	uxthmi	r6, r6
 8004c60:	e7e6      	b.n	8004c30 <_printf_i+0x184>
 8004c62:	4615      	mov	r5, r2
 8004c64:	e7bb      	b.n	8004bde <_printf_i+0x132>
 8004c66:	682b      	ldr	r3, [r5, #0]
 8004c68:	6826      	ldr	r6, [r4, #0]
 8004c6a:	1d18      	adds	r0, r3, #4
 8004c6c:	6961      	ldr	r1, [r4, #20]
 8004c6e:	6028      	str	r0, [r5, #0]
 8004c70:	0635      	lsls	r5, r6, #24
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	d501      	bpl.n	8004c7a <_printf_i+0x1ce>
 8004c76:	6019      	str	r1, [r3, #0]
 8004c78:	e002      	b.n	8004c80 <_printf_i+0x1d4>
 8004c7a:	0670      	lsls	r0, r6, #25
 8004c7c:	d5fb      	bpl.n	8004c76 <_printf_i+0x1ca>
 8004c7e:	8019      	strh	r1, [r3, #0]
 8004c80:	2300      	movs	r3, #0
 8004c82:	4615      	mov	r5, r2
 8004c84:	6123      	str	r3, [r4, #16]
 8004c86:	e7ba      	b.n	8004bfe <_printf_i+0x152>
 8004c88:	682b      	ldr	r3, [r5, #0]
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	1d1a      	adds	r2, r3, #4
 8004c8e:	602a      	str	r2, [r5, #0]
 8004c90:	681d      	ldr	r5, [r3, #0]
 8004c92:	6862      	ldr	r2, [r4, #4]
 8004c94:	4628      	mov	r0, r5
 8004c96:	f002 fb0d 	bl	80072b4 <memchr>
 8004c9a:	b108      	cbz	r0, 8004ca0 <_printf_i+0x1f4>
 8004c9c:	1b40      	subs	r0, r0, r5
 8004c9e:	6060      	str	r0, [r4, #4]
 8004ca0:	6863      	ldr	r3, [r4, #4]
 8004ca2:	6123      	str	r3, [r4, #16]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004caa:	e7a8      	b.n	8004bfe <_printf_i+0x152>
 8004cac:	462a      	mov	r2, r5
 8004cae:	4649      	mov	r1, r9
 8004cb0:	4640      	mov	r0, r8
 8004cb2:	6923      	ldr	r3, [r4, #16]
 8004cb4:	47d0      	blx	sl
 8004cb6:	3001      	adds	r0, #1
 8004cb8:	d0ab      	beq.n	8004c12 <_printf_i+0x166>
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	079b      	lsls	r3, r3, #30
 8004cbe:	d413      	bmi.n	8004ce8 <_printf_i+0x23c>
 8004cc0:	68e0      	ldr	r0, [r4, #12]
 8004cc2:	9b03      	ldr	r3, [sp, #12]
 8004cc4:	4298      	cmp	r0, r3
 8004cc6:	bfb8      	it	lt
 8004cc8:	4618      	movlt	r0, r3
 8004cca:	e7a4      	b.n	8004c16 <_printf_i+0x16a>
 8004ccc:	2301      	movs	r3, #1
 8004cce:	4632      	mov	r2, r6
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	4640      	mov	r0, r8
 8004cd4:	47d0      	blx	sl
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	d09b      	beq.n	8004c12 <_printf_i+0x166>
 8004cda:	3501      	adds	r5, #1
 8004cdc:	68e3      	ldr	r3, [r4, #12]
 8004cde:	9903      	ldr	r1, [sp, #12]
 8004ce0:	1a5b      	subs	r3, r3, r1
 8004ce2:	42ab      	cmp	r3, r5
 8004ce4:	dcf2      	bgt.n	8004ccc <_printf_i+0x220>
 8004ce6:	e7eb      	b.n	8004cc0 <_printf_i+0x214>
 8004ce8:	2500      	movs	r5, #0
 8004cea:	f104 0619 	add.w	r6, r4, #25
 8004cee:	e7f5      	b.n	8004cdc <_printf_i+0x230>
 8004cf0:	08008dae 	.word	0x08008dae
 8004cf4:	08008dbf 	.word	0x08008dbf

08004cf8 <_scanf_float>:
 8004cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cfc:	b087      	sub	sp, #28
 8004cfe:	9303      	str	r3, [sp, #12]
 8004d00:	688b      	ldr	r3, [r1, #8]
 8004d02:	4617      	mov	r7, r2
 8004d04:	1e5a      	subs	r2, r3, #1
 8004d06:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004d0a:	bf85      	ittet	hi
 8004d0c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004d10:	195b      	addhi	r3, r3, r5
 8004d12:	2300      	movls	r3, #0
 8004d14:	9302      	strhi	r3, [sp, #8]
 8004d16:	bf88      	it	hi
 8004d18:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004d1c:	468b      	mov	fp, r1
 8004d1e:	f04f 0500 	mov.w	r5, #0
 8004d22:	bf8c      	ite	hi
 8004d24:	608b      	strhi	r3, [r1, #8]
 8004d26:	9302      	strls	r3, [sp, #8]
 8004d28:	680b      	ldr	r3, [r1, #0]
 8004d2a:	4680      	mov	r8, r0
 8004d2c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004d30:	f84b 3b1c 	str.w	r3, [fp], #28
 8004d34:	460c      	mov	r4, r1
 8004d36:	465e      	mov	r6, fp
 8004d38:	46aa      	mov	sl, r5
 8004d3a:	46a9      	mov	r9, r5
 8004d3c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004d40:	9501      	str	r5, [sp, #4]
 8004d42:	68a2      	ldr	r2, [r4, #8]
 8004d44:	b152      	cbz	r2, 8004d5c <_scanf_float+0x64>
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	2b4e      	cmp	r3, #78	; 0x4e
 8004d4c:	d864      	bhi.n	8004e18 <_scanf_float+0x120>
 8004d4e:	2b40      	cmp	r3, #64	; 0x40
 8004d50:	d83c      	bhi.n	8004dcc <_scanf_float+0xd4>
 8004d52:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004d56:	b2c8      	uxtb	r0, r1
 8004d58:	280e      	cmp	r0, #14
 8004d5a:	d93a      	bls.n	8004dd2 <_scanf_float+0xda>
 8004d5c:	f1b9 0f00 	cmp.w	r9, #0
 8004d60:	d003      	beq.n	8004d6a <_scanf_float+0x72>
 8004d62:	6823      	ldr	r3, [r4, #0]
 8004d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d68:	6023      	str	r3, [r4, #0]
 8004d6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d6e:	f1ba 0f01 	cmp.w	sl, #1
 8004d72:	f200 8113 	bhi.w	8004f9c <_scanf_float+0x2a4>
 8004d76:	455e      	cmp	r6, fp
 8004d78:	f200 8105 	bhi.w	8004f86 <_scanf_float+0x28e>
 8004d7c:	2501      	movs	r5, #1
 8004d7e:	4628      	mov	r0, r5
 8004d80:	b007      	add	sp, #28
 8004d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d86:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004d8a:	2a0d      	cmp	r2, #13
 8004d8c:	d8e6      	bhi.n	8004d5c <_scanf_float+0x64>
 8004d8e:	a101      	add	r1, pc, #4	; (adr r1, 8004d94 <_scanf_float+0x9c>)
 8004d90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004d94:	08004ed3 	.word	0x08004ed3
 8004d98:	08004d5d 	.word	0x08004d5d
 8004d9c:	08004d5d 	.word	0x08004d5d
 8004da0:	08004d5d 	.word	0x08004d5d
 8004da4:	08004f33 	.word	0x08004f33
 8004da8:	08004f0b 	.word	0x08004f0b
 8004dac:	08004d5d 	.word	0x08004d5d
 8004db0:	08004d5d 	.word	0x08004d5d
 8004db4:	08004ee1 	.word	0x08004ee1
 8004db8:	08004d5d 	.word	0x08004d5d
 8004dbc:	08004d5d 	.word	0x08004d5d
 8004dc0:	08004d5d 	.word	0x08004d5d
 8004dc4:	08004d5d 	.word	0x08004d5d
 8004dc8:	08004e99 	.word	0x08004e99
 8004dcc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004dd0:	e7db      	b.n	8004d8a <_scanf_float+0x92>
 8004dd2:	290e      	cmp	r1, #14
 8004dd4:	d8c2      	bhi.n	8004d5c <_scanf_float+0x64>
 8004dd6:	a001      	add	r0, pc, #4	; (adr r0, 8004ddc <_scanf_float+0xe4>)
 8004dd8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004ddc:	08004e8b 	.word	0x08004e8b
 8004de0:	08004d5d 	.word	0x08004d5d
 8004de4:	08004e8b 	.word	0x08004e8b
 8004de8:	08004f1f 	.word	0x08004f1f
 8004dec:	08004d5d 	.word	0x08004d5d
 8004df0:	08004e39 	.word	0x08004e39
 8004df4:	08004e75 	.word	0x08004e75
 8004df8:	08004e75 	.word	0x08004e75
 8004dfc:	08004e75 	.word	0x08004e75
 8004e00:	08004e75 	.word	0x08004e75
 8004e04:	08004e75 	.word	0x08004e75
 8004e08:	08004e75 	.word	0x08004e75
 8004e0c:	08004e75 	.word	0x08004e75
 8004e10:	08004e75 	.word	0x08004e75
 8004e14:	08004e75 	.word	0x08004e75
 8004e18:	2b6e      	cmp	r3, #110	; 0x6e
 8004e1a:	d809      	bhi.n	8004e30 <_scanf_float+0x138>
 8004e1c:	2b60      	cmp	r3, #96	; 0x60
 8004e1e:	d8b2      	bhi.n	8004d86 <_scanf_float+0x8e>
 8004e20:	2b54      	cmp	r3, #84	; 0x54
 8004e22:	d077      	beq.n	8004f14 <_scanf_float+0x21c>
 8004e24:	2b59      	cmp	r3, #89	; 0x59
 8004e26:	d199      	bne.n	8004d5c <_scanf_float+0x64>
 8004e28:	2d07      	cmp	r5, #7
 8004e2a:	d197      	bne.n	8004d5c <_scanf_float+0x64>
 8004e2c:	2508      	movs	r5, #8
 8004e2e:	e029      	b.n	8004e84 <_scanf_float+0x18c>
 8004e30:	2b74      	cmp	r3, #116	; 0x74
 8004e32:	d06f      	beq.n	8004f14 <_scanf_float+0x21c>
 8004e34:	2b79      	cmp	r3, #121	; 0x79
 8004e36:	e7f6      	b.n	8004e26 <_scanf_float+0x12e>
 8004e38:	6821      	ldr	r1, [r4, #0]
 8004e3a:	05c8      	lsls	r0, r1, #23
 8004e3c:	d51a      	bpl.n	8004e74 <_scanf_float+0x17c>
 8004e3e:	9b02      	ldr	r3, [sp, #8]
 8004e40:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004e44:	6021      	str	r1, [r4, #0]
 8004e46:	f109 0901 	add.w	r9, r9, #1
 8004e4a:	b11b      	cbz	r3, 8004e54 <_scanf_float+0x15c>
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	3201      	adds	r2, #1
 8004e50:	9302      	str	r3, [sp, #8]
 8004e52:	60a2      	str	r2, [r4, #8]
 8004e54:	68a3      	ldr	r3, [r4, #8]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	60a3      	str	r3, [r4, #8]
 8004e5a:	6923      	ldr	r3, [r4, #16]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	6123      	str	r3, [r4, #16]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	607b      	str	r3, [r7, #4]
 8004e68:	f340 8084 	ble.w	8004f74 <_scanf_float+0x27c>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	603b      	str	r3, [r7, #0]
 8004e72:	e766      	b.n	8004d42 <_scanf_float+0x4a>
 8004e74:	eb1a 0f05 	cmn.w	sl, r5
 8004e78:	f47f af70 	bne.w	8004d5c <_scanf_float+0x64>
 8004e7c:	6822      	ldr	r2, [r4, #0]
 8004e7e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004e82:	6022      	str	r2, [r4, #0]
 8004e84:	f806 3b01 	strb.w	r3, [r6], #1
 8004e88:	e7e4      	b.n	8004e54 <_scanf_float+0x15c>
 8004e8a:	6822      	ldr	r2, [r4, #0]
 8004e8c:	0610      	lsls	r0, r2, #24
 8004e8e:	f57f af65 	bpl.w	8004d5c <_scanf_float+0x64>
 8004e92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e96:	e7f4      	b.n	8004e82 <_scanf_float+0x18a>
 8004e98:	f1ba 0f00 	cmp.w	sl, #0
 8004e9c:	d10e      	bne.n	8004ebc <_scanf_float+0x1c4>
 8004e9e:	f1b9 0f00 	cmp.w	r9, #0
 8004ea2:	d10e      	bne.n	8004ec2 <_scanf_float+0x1ca>
 8004ea4:	6822      	ldr	r2, [r4, #0]
 8004ea6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004eaa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004eae:	d108      	bne.n	8004ec2 <_scanf_float+0x1ca>
 8004eb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004eb4:	f04f 0a01 	mov.w	sl, #1
 8004eb8:	6022      	str	r2, [r4, #0]
 8004eba:	e7e3      	b.n	8004e84 <_scanf_float+0x18c>
 8004ebc:	f1ba 0f02 	cmp.w	sl, #2
 8004ec0:	d055      	beq.n	8004f6e <_scanf_float+0x276>
 8004ec2:	2d01      	cmp	r5, #1
 8004ec4:	d002      	beq.n	8004ecc <_scanf_float+0x1d4>
 8004ec6:	2d04      	cmp	r5, #4
 8004ec8:	f47f af48 	bne.w	8004d5c <_scanf_float+0x64>
 8004ecc:	3501      	adds	r5, #1
 8004ece:	b2ed      	uxtb	r5, r5
 8004ed0:	e7d8      	b.n	8004e84 <_scanf_float+0x18c>
 8004ed2:	f1ba 0f01 	cmp.w	sl, #1
 8004ed6:	f47f af41 	bne.w	8004d5c <_scanf_float+0x64>
 8004eda:	f04f 0a02 	mov.w	sl, #2
 8004ede:	e7d1      	b.n	8004e84 <_scanf_float+0x18c>
 8004ee0:	b97d      	cbnz	r5, 8004f02 <_scanf_float+0x20a>
 8004ee2:	f1b9 0f00 	cmp.w	r9, #0
 8004ee6:	f47f af3c 	bne.w	8004d62 <_scanf_float+0x6a>
 8004eea:	6822      	ldr	r2, [r4, #0]
 8004eec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004ef0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004ef4:	f47f af39 	bne.w	8004d6a <_scanf_float+0x72>
 8004ef8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004efc:	2501      	movs	r5, #1
 8004efe:	6022      	str	r2, [r4, #0]
 8004f00:	e7c0      	b.n	8004e84 <_scanf_float+0x18c>
 8004f02:	2d03      	cmp	r5, #3
 8004f04:	d0e2      	beq.n	8004ecc <_scanf_float+0x1d4>
 8004f06:	2d05      	cmp	r5, #5
 8004f08:	e7de      	b.n	8004ec8 <_scanf_float+0x1d0>
 8004f0a:	2d02      	cmp	r5, #2
 8004f0c:	f47f af26 	bne.w	8004d5c <_scanf_float+0x64>
 8004f10:	2503      	movs	r5, #3
 8004f12:	e7b7      	b.n	8004e84 <_scanf_float+0x18c>
 8004f14:	2d06      	cmp	r5, #6
 8004f16:	f47f af21 	bne.w	8004d5c <_scanf_float+0x64>
 8004f1a:	2507      	movs	r5, #7
 8004f1c:	e7b2      	b.n	8004e84 <_scanf_float+0x18c>
 8004f1e:	6822      	ldr	r2, [r4, #0]
 8004f20:	0591      	lsls	r1, r2, #22
 8004f22:	f57f af1b 	bpl.w	8004d5c <_scanf_float+0x64>
 8004f26:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004f2a:	6022      	str	r2, [r4, #0]
 8004f2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f30:	e7a8      	b.n	8004e84 <_scanf_float+0x18c>
 8004f32:	6822      	ldr	r2, [r4, #0]
 8004f34:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004f38:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004f3c:	d006      	beq.n	8004f4c <_scanf_float+0x254>
 8004f3e:	0550      	lsls	r0, r2, #21
 8004f40:	f57f af0c 	bpl.w	8004d5c <_scanf_float+0x64>
 8004f44:	f1b9 0f00 	cmp.w	r9, #0
 8004f48:	f43f af0f 	beq.w	8004d6a <_scanf_float+0x72>
 8004f4c:	0591      	lsls	r1, r2, #22
 8004f4e:	bf58      	it	pl
 8004f50:	9901      	ldrpl	r1, [sp, #4]
 8004f52:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004f56:	bf58      	it	pl
 8004f58:	eba9 0101 	subpl.w	r1, r9, r1
 8004f5c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004f60:	f04f 0900 	mov.w	r9, #0
 8004f64:	bf58      	it	pl
 8004f66:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004f6a:	6022      	str	r2, [r4, #0]
 8004f6c:	e78a      	b.n	8004e84 <_scanf_float+0x18c>
 8004f6e:	f04f 0a03 	mov.w	sl, #3
 8004f72:	e787      	b.n	8004e84 <_scanf_float+0x18c>
 8004f74:	4639      	mov	r1, r7
 8004f76:	4640      	mov	r0, r8
 8004f78:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f7c:	4798      	blx	r3
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	f43f aedf 	beq.w	8004d42 <_scanf_float+0x4a>
 8004f84:	e6ea      	b.n	8004d5c <_scanf_float+0x64>
 8004f86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f8a:	463a      	mov	r2, r7
 8004f8c:	4640      	mov	r0, r8
 8004f8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f92:	4798      	blx	r3
 8004f94:	6923      	ldr	r3, [r4, #16]
 8004f96:	3b01      	subs	r3, #1
 8004f98:	6123      	str	r3, [r4, #16]
 8004f9a:	e6ec      	b.n	8004d76 <_scanf_float+0x7e>
 8004f9c:	1e6b      	subs	r3, r5, #1
 8004f9e:	2b06      	cmp	r3, #6
 8004fa0:	d825      	bhi.n	8004fee <_scanf_float+0x2f6>
 8004fa2:	2d02      	cmp	r5, #2
 8004fa4:	d836      	bhi.n	8005014 <_scanf_float+0x31c>
 8004fa6:	455e      	cmp	r6, fp
 8004fa8:	f67f aee8 	bls.w	8004d7c <_scanf_float+0x84>
 8004fac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fb0:	463a      	mov	r2, r7
 8004fb2:	4640      	mov	r0, r8
 8004fb4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004fb8:	4798      	blx	r3
 8004fba:	6923      	ldr	r3, [r4, #16]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	6123      	str	r3, [r4, #16]
 8004fc0:	e7f1      	b.n	8004fa6 <_scanf_float+0x2ae>
 8004fc2:	9802      	ldr	r0, [sp, #8]
 8004fc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fc8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004fcc:	463a      	mov	r2, r7
 8004fce:	9002      	str	r0, [sp, #8]
 8004fd0:	4640      	mov	r0, r8
 8004fd2:	4798      	blx	r3
 8004fd4:	6923      	ldr	r3, [r4, #16]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	6123      	str	r3, [r4, #16]
 8004fda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fde:	fa5f fa8a 	uxtb.w	sl, sl
 8004fe2:	f1ba 0f02 	cmp.w	sl, #2
 8004fe6:	d1ec      	bne.n	8004fc2 <_scanf_float+0x2ca>
 8004fe8:	3d03      	subs	r5, #3
 8004fea:	b2ed      	uxtb	r5, r5
 8004fec:	1b76      	subs	r6, r6, r5
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	05da      	lsls	r2, r3, #23
 8004ff2:	d52f      	bpl.n	8005054 <_scanf_float+0x35c>
 8004ff4:	055b      	lsls	r3, r3, #21
 8004ff6:	d510      	bpl.n	800501a <_scanf_float+0x322>
 8004ff8:	455e      	cmp	r6, fp
 8004ffa:	f67f aebf 	bls.w	8004d7c <_scanf_float+0x84>
 8004ffe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005002:	463a      	mov	r2, r7
 8005004:	4640      	mov	r0, r8
 8005006:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800500a:	4798      	blx	r3
 800500c:	6923      	ldr	r3, [r4, #16]
 800500e:	3b01      	subs	r3, #1
 8005010:	6123      	str	r3, [r4, #16]
 8005012:	e7f1      	b.n	8004ff8 <_scanf_float+0x300>
 8005014:	46aa      	mov	sl, r5
 8005016:	9602      	str	r6, [sp, #8]
 8005018:	e7df      	b.n	8004fda <_scanf_float+0x2e2>
 800501a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800501e:	6923      	ldr	r3, [r4, #16]
 8005020:	2965      	cmp	r1, #101	; 0x65
 8005022:	f103 33ff 	add.w	r3, r3, #4294967295
 8005026:	f106 35ff 	add.w	r5, r6, #4294967295
 800502a:	6123      	str	r3, [r4, #16]
 800502c:	d00c      	beq.n	8005048 <_scanf_float+0x350>
 800502e:	2945      	cmp	r1, #69	; 0x45
 8005030:	d00a      	beq.n	8005048 <_scanf_float+0x350>
 8005032:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005036:	463a      	mov	r2, r7
 8005038:	4640      	mov	r0, r8
 800503a:	4798      	blx	r3
 800503c:	6923      	ldr	r3, [r4, #16]
 800503e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005042:	3b01      	subs	r3, #1
 8005044:	1eb5      	subs	r5, r6, #2
 8005046:	6123      	str	r3, [r4, #16]
 8005048:	463a      	mov	r2, r7
 800504a:	4640      	mov	r0, r8
 800504c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005050:	4798      	blx	r3
 8005052:	462e      	mov	r6, r5
 8005054:	6825      	ldr	r5, [r4, #0]
 8005056:	f015 0510 	ands.w	r5, r5, #16
 800505a:	d155      	bne.n	8005108 <_scanf_float+0x410>
 800505c:	7035      	strb	r5, [r6, #0]
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005064:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005068:	d11b      	bne.n	80050a2 <_scanf_float+0x3aa>
 800506a:	9b01      	ldr	r3, [sp, #4]
 800506c:	454b      	cmp	r3, r9
 800506e:	eba3 0209 	sub.w	r2, r3, r9
 8005072:	d123      	bne.n	80050bc <_scanf_float+0x3c4>
 8005074:	2200      	movs	r2, #0
 8005076:	4659      	mov	r1, fp
 8005078:	4640      	mov	r0, r8
 800507a:	f000 fe79 	bl	8005d70 <_strtod_r>
 800507e:	6822      	ldr	r2, [r4, #0]
 8005080:	9b03      	ldr	r3, [sp, #12]
 8005082:	f012 0f02 	tst.w	r2, #2
 8005086:	4606      	mov	r6, r0
 8005088:	460f      	mov	r7, r1
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	d021      	beq.n	80050d2 <_scanf_float+0x3da>
 800508e:	1d1a      	adds	r2, r3, #4
 8005090:	9903      	ldr	r1, [sp, #12]
 8005092:	600a      	str	r2, [r1, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	e9c3 6700 	strd	r6, r7, [r3]
 800509a:	68e3      	ldr	r3, [r4, #12]
 800509c:	3301      	adds	r3, #1
 800509e:	60e3      	str	r3, [r4, #12]
 80050a0:	e66d      	b.n	8004d7e <_scanf_float+0x86>
 80050a2:	9b04      	ldr	r3, [sp, #16]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0e5      	beq.n	8005074 <_scanf_float+0x37c>
 80050a8:	9905      	ldr	r1, [sp, #20]
 80050aa:	230a      	movs	r3, #10
 80050ac:	462a      	mov	r2, r5
 80050ae:	4640      	mov	r0, r8
 80050b0:	3101      	adds	r1, #1
 80050b2:	f000 fedf 	bl	8005e74 <_strtol_r>
 80050b6:	9b04      	ldr	r3, [sp, #16]
 80050b8:	9e05      	ldr	r6, [sp, #20]
 80050ba:	1ac2      	subs	r2, r0, r3
 80050bc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80050c0:	429e      	cmp	r6, r3
 80050c2:	bf28      	it	cs
 80050c4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80050c8:	4630      	mov	r0, r6
 80050ca:	4910      	ldr	r1, [pc, #64]	; (800510c <_scanf_float+0x414>)
 80050cc:	f000 f826 	bl	800511c <siprintf>
 80050d0:	e7d0      	b.n	8005074 <_scanf_float+0x37c>
 80050d2:	f012 0f04 	tst.w	r2, #4
 80050d6:	f103 0204 	add.w	r2, r3, #4
 80050da:	d1d9      	bne.n	8005090 <_scanf_float+0x398>
 80050dc:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80050e0:	f8cc 2000 	str.w	r2, [ip]
 80050e4:	f8d3 8000 	ldr.w	r8, [r3]
 80050e8:	4602      	mov	r2, r0
 80050ea:	460b      	mov	r3, r1
 80050ec:	f7fb fc8e 	bl	8000a0c <__aeabi_dcmpun>
 80050f0:	b128      	cbz	r0, 80050fe <_scanf_float+0x406>
 80050f2:	4807      	ldr	r0, [pc, #28]	; (8005110 <_scanf_float+0x418>)
 80050f4:	f000 f80e 	bl	8005114 <nanf>
 80050f8:	f8c8 0000 	str.w	r0, [r8]
 80050fc:	e7cd      	b.n	800509a <_scanf_float+0x3a2>
 80050fe:	4630      	mov	r0, r6
 8005100:	4639      	mov	r1, r7
 8005102:	f7fb fce1 	bl	8000ac8 <__aeabi_d2f>
 8005106:	e7f7      	b.n	80050f8 <_scanf_float+0x400>
 8005108:	2500      	movs	r5, #0
 800510a:	e638      	b.n	8004d7e <_scanf_float+0x86>
 800510c:	08008dd0 	.word	0x08008dd0
 8005110:	080091d8 	.word	0x080091d8

08005114 <nanf>:
 8005114:	4800      	ldr	r0, [pc, #0]	; (8005118 <nanf+0x4>)
 8005116:	4770      	bx	lr
 8005118:	7fc00000 	.word	0x7fc00000

0800511c <siprintf>:
 800511c:	b40e      	push	{r1, r2, r3}
 800511e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005122:	b500      	push	{lr}
 8005124:	b09c      	sub	sp, #112	; 0x70
 8005126:	ab1d      	add	r3, sp, #116	; 0x74
 8005128:	9002      	str	r0, [sp, #8]
 800512a:	9006      	str	r0, [sp, #24]
 800512c:	9107      	str	r1, [sp, #28]
 800512e:	9104      	str	r1, [sp, #16]
 8005130:	4808      	ldr	r0, [pc, #32]	; (8005154 <siprintf+0x38>)
 8005132:	4909      	ldr	r1, [pc, #36]	; (8005158 <siprintf+0x3c>)
 8005134:	f853 2b04 	ldr.w	r2, [r3], #4
 8005138:	9105      	str	r1, [sp, #20]
 800513a:	6800      	ldr	r0, [r0, #0]
 800513c:	a902      	add	r1, sp, #8
 800513e:	9301      	str	r3, [sp, #4]
 8005140:	f002 fed8 	bl	8007ef4 <_svfiprintf_r>
 8005144:	2200      	movs	r2, #0
 8005146:	9b02      	ldr	r3, [sp, #8]
 8005148:	701a      	strb	r2, [r3, #0]
 800514a:	b01c      	add	sp, #112	; 0x70
 800514c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005150:	b003      	add	sp, #12
 8005152:	4770      	bx	lr
 8005154:	2000000c 	.word	0x2000000c
 8005158:	ffff0208 	.word	0xffff0208

0800515c <sulp>:
 800515c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005160:	460f      	mov	r7, r1
 8005162:	4690      	mov	r8, r2
 8005164:	f002 fc32 	bl	80079cc <__ulp>
 8005168:	4604      	mov	r4, r0
 800516a:	460d      	mov	r5, r1
 800516c:	f1b8 0f00 	cmp.w	r8, #0
 8005170:	d011      	beq.n	8005196 <sulp+0x3a>
 8005172:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005176:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800517a:	2b00      	cmp	r3, #0
 800517c:	dd0b      	ble.n	8005196 <sulp+0x3a>
 800517e:	2400      	movs	r4, #0
 8005180:	051b      	lsls	r3, r3, #20
 8005182:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005186:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800518a:	4622      	mov	r2, r4
 800518c:	462b      	mov	r3, r5
 800518e:	f7fb f9a3 	bl	80004d8 <__aeabi_dmul>
 8005192:	4604      	mov	r4, r0
 8005194:	460d      	mov	r5, r1
 8005196:	4620      	mov	r0, r4
 8005198:	4629      	mov	r1, r5
 800519a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080051a0 <_strtod_l>:
 80051a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a4:	469b      	mov	fp, r3
 80051a6:	2300      	movs	r3, #0
 80051a8:	b09f      	sub	sp, #124	; 0x7c
 80051aa:	931a      	str	r3, [sp, #104]	; 0x68
 80051ac:	4b9e      	ldr	r3, [pc, #632]	; (8005428 <_strtod_l+0x288>)
 80051ae:	4682      	mov	sl, r0
 80051b0:	681f      	ldr	r7, [r3, #0]
 80051b2:	460e      	mov	r6, r1
 80051b4:	4638      	mov	r0, r7
 80051b6:	9215      	str	r2, [sp, #84]	; 0x54
 80051b8:	f7fa ffca 	bl	8000150 <strlen>
 80051bc:	f04f 0800 	mov.w	r8, #0
 80051c0:	4604      	mov	r4, r0
 80051c2:	f04f 0900 	mov.w	r9, #0
 80051c6:	9619      	str	r6, [sp, #100]	; 0x64
 80051c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80051ca:	781a      	ldrb	r2, [r3, #0]
 80051cc:	2a2b      	cmp	r2, #43	; 0x2b
 80051ce:	d04c      	beq.n	800526a <_strtod_l+0xca>
 80051d0:	d83a      	bhi.n	8005248 <_strtod_l+0xa8>
 80051d2:	2a0d      	cmp	r2, #13
 80051d4:	d833      	bhi.n	800523e <_strtod_l+0x9e>
 80051d6:	2a08      	cmp	r2, #8
 80051d8:	d833      	bhi.n	8005242 <_strtod_l+0xa2>
 80051da:	2a00      	cmp	r2, #0
 80051dc:	d03d      	beq.n	800525a <_strtod_l+0xba>
 80051de:	2300      	movs	r3, #0
 80051e0:	930a      	str	r3, [sp, #40]	; 0x28
 80051e2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80051e4:	782b      	ldrb	r3, [r5, #0]
 80051e6:	2b30      	cmp	r3, #48	; 0x30
 80051e8:	f040 80aa 	bne.w	8005340 <_strtod_l+0x1a0>
 80051ec:	786b      	ldrb	r3, [r5, #1]
 80051ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80051f2:	2b58      	cmp	r3, #88	; 0x58
 80051f4:	d166      	bne.n	80052c4 <_strtod_l+0x124>
 80051f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051f8:	4650      	mov	r0, sl
 80051fa:	9301      	str	r3, [sp, #4]
 80051fc:	ab1a      	add	r3, sp, #104	; 0x68
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	4a8a      	ldr	r2, [pc, #552]	; (800542c <_strtod_l+0x28c>)
 8005202:	f8cd b008 	str.w	fp, [sp, #8]
 8005206:	ab1b      	add	r3, sp, #108	; 0x6c
 8005208:	a919      	add	r1, sp, #100	; 0x64
 800520a:	f001 fd37 	bl	8006c7c <__gethex>
 800520e:	f010 0607 	ands.w	r6, r0, #7
 8005212:	4604      	mov	r4, r0
 8005214:	d005      	beq.n	8005222 <_strtod_l+0x82>
 8005216:	2e06      	cmp	r6, #6
 8005218:	d129      	bne.n	800526e <_strtod_l+0xce>
 800521a:	2300      	movs	r3, #0
 800521c:	3501      	adds	r5, #1
 800521e:	9519      	str	r5, [sp, #100]	; 0x64
 8005220:	930a      	str	r3, [sp, #40]	; 0x28
 8005222:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005224:	2b00      	cmp	r3, #0
 8005226:	f040 858a 	bne.w	8005d3e <_strtod_l+0xb9e>
 800522a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800522c:	b1d3      	cbz	r3, 8005264 <_strtod_l+0xc4>
 800522e:	4642      	mov	r2, r8
 8005230:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005234:	4610      	mov	r0, r2
 8005236:	4619      	mov	r1, r3
 8005238:	b01f      	add	sp, #124	; 0x7c
 800523a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800523e:	2a20      	cmp	r2, #32
 8005240:	d1cd      	bne.n	80051de <_strtod_l+0x3e>
 8005242:	3301      	adds	r3, #1
 8005244:	9319      	str	r3, [sp, #100]	; 0x64
 8005246:	e7bf      	b.n	80051c8 <_strtod_l+0x28>
 8005248:	2a2d      	cmp	r2, #45	; 0x2d
 800524a:	d1c8      	bne.n	80051de <_strtod_l+0x3e>
 800524c:	2201      	movs	r2, #1
 800524e:	920a      	str	r2, [sp, #40]	; 0x28
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	9219      	str	r2, [sp, #100]	; 0x64
 8005254:	785b      	ldrb	r3, [r3, #1]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1c3      	bne.n	80051e2 <_strtod_l+0x42>
 800525a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800525c:	9619      	str	r6, [sp, #100]	; 0x64
 800525e:	2b00      	cmp	r3, #0
 8005260:	f040 856b 	bne.w	8005d3a <_strtod_l+0xb9a>
 8005264:	4642      	mov	r2, r8
 8005266:	464b      	mov	r3, r9
 8005268:	e7e4      	b.n	8005234 <_strtod_l+0x94>
 800526a:	2200      	movs	r2, #0
 800526c:	e7ef      	b.n	800524e <_strtod_l+0xae>
 800526e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005270:	b13a      	cbz	r2, 8005282 <_strtod_l+0xe2>
 8005272:	2135      	movs	r1, #53	; 0x35
 8005274:	a81c      	add	r0, sp, #112	; 0x70
 8005276:	f002 fcad 	bl	8007bd4 <__copybits>
 800527a:	4650      	mov	r0, sl
 800527c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800527e:	f002 f875 	bl	800736c <_Bfree>
 8005282:	3e01      	subs	r6, #1
 8005284:	2e04      	cmp	r6, #4
 8005286:	d806      	bhi.n	8005296 <_strtod_l+0xf6>
 8005288:	e8df f006 	tbb	[pc, r6]
 800528c:	1714030a 	.word	0x1714030a
 8005290:	0a          	.byte	0x0a
 8005291:	00          	.byte	0x00
 8005292:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8005296:	0721      	lsls	r1, r4, #28
 8005298:	d5c3      	bpl.n	8005222 <_strtod_l+0x82>
 800529a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800529e:	e7c0      	b.n	8005222 <_strtod_l+0x82>
 80052a0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80052a2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80052a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80052aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80052ae:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80052b2:	e7f0      	b.n	8005296 <_strtod_l+0xf6>
 80052b4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005430 <_strtod_l+0x290>
 80052b8:	e7ed      	b.n	8005296 <_strtod_l+0xf6>
 80052ba:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80052be:	f04f 38ff 	mov.w	r8, #4294967295
 80052c2:	e7e8      	b.n	8005296 <_strtod_l+0xf6>
 80052c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	9219      	str	r2, [sp, #100]	; 0x64
 80052ca:	785b      	ldrb	r3, [r3, #1]
 80052cc:	2b30      	cmp	r3, #48	; 0x30
 80052ce:	d0f9      	beq.n	80052c4 <_strtod_l+0x124>
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0a6      	beq.n	8005222 <_strtod_l+0x82>
 80052d4:	2301      	movs	r3, #1
 80052d6:	9307      	str	r3, [sp, #28]
 80052d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052da:	220a      	movs	r2, #10
 80052dc:	9308      	str	r3, [sp, #32]
 80052de:	2300      	movs	r3, #0
 80052e0:	469b      	mov	fp, r3
 80052e2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80052e6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80052e8:	7805      	ldrb	r5, [r0, #0]
 80052ea:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80052ee:	b2d9      	uxtb	r1, r3
 80052f0:	2909      	cmp	r1, #9
 80052f2:	d927      	bls.n	8005344 <_strtod_l+0x1a4>
 80052f4:	4622      	mov	r2, r4
 80052f6:	4639      	mov	r1, r7
 80052f8:	f002 ff12 	bl	8008120 <strncmp>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d033      	beq.n	8005368 <_strtod_l+0x1c8>
 8005300:	2000      	movs	r0, #0
 8005302:	462a      	mov	r2, r5
 8005304:	465c      	mov	r4, fp
 8005306:	4603      	mov	r3, r0
 8005308:	9004      	str	r0, [sp, #16]
 800530a:	2a65      	cmp	r2, #101	; 0x65
 800530c:	d001      	beq.n	8005312 <_strtod_l+0x172>
 800530e:	2a45      	cmp	r2, #69	; 0x45
 8005310:	d114      	bne.n	800533c <_strtod_l+0x19c>
 8005312:	b91c      	cbnz	r4, 800531c <_strtod_l+0x17c>
 8005314:	9a07      	ldr	r2, [sp, #28]
 8005316:	4302      	orrs	r2, r0
 8005318:	d09f      	beq.n	800525a <_strtod_l+0xba>
 800531a:	2400      	movs	r4, #0
 800531c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800531e:	1c72      	adds	r2, r6, #1
 8005320:	9219      	str	r2, [sp, #100]	; 0x64
 8005322:	7872      	ldrb	r2, [r6, #1]
 8005324:	2a2b      	cmp	r2, #43	; 0x2b
 8005326:	d079      	beq.n	800541c <_strtod_l+0x27c>
 8005328:	2a2d      	cmp	r2, #45	; 0x2d
 800532a:	f000 8083 	beq.w	8005434 <_strtod_l+0x294>
 800532e:	2700      	movs	r7, #0
 8005330:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005334:	2909      	cmp	r1, #9
 8005336:	f240 8083 	bls.w	8005440 <_strtod_l+0x2a0>
 800533a:	9619      	str	r6, [sp, #100]	; 0x64
 800533c:	2500      	movs	r5, #0
 800533e:	e09f      	b.n	8005480 <_strtod_l+0x2e0>
 8005340:	2300      	movs	r3, #0
 8005342:	e7c8      	b.n	80052d6 <_strtod_l+0x136>
 8005344:	f1bb 0f08 	cmp.w	fp, #8
 8005348:	bfd5      	itete	le
 800534a:	9906      	ldrle	r1, [sp, #24]
 800534c:	9905      	ldrgt	r1, [sp, #20]
 800534e:	fb02 3301 	mlale	r3, r2, r1, r3
 8005352:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005356:	f100 0001 	add.w	r0, r0, #1
 800535a:	bfd4      	ite	le
 800535c:	9306      	strle	r3, [sp, #24]
 800535e:	9305      	strgt	r3, [sp, #20]
 8005360:	f10b 0b01 	add.w	fp, fp, #1
 8005364:	9019      	str	r0, [sp, #100]	; 0x64
 8005366:	e7be      	b.n	80052e6 <_strtod_l+0x146>
 8005368:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800536a:	191a      	adds	r2, r3, r4
 800536c:	9219      	str	r2, [sp, #100]	; 0x64
 800536e:	5d1a      	ldrb	r2, [r3, r4]
 8005370:	f1bb 0f00 	cmp.w	fp, #0
 8005374:	d036      	beq.n	80053e4 <_strtod_l+0x244>
 8005376:	465c      	mov	r4, fp
 8005378:	9004      	str	r0, [sp, #16]
 800537a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800537e:	2b09      	cmp	r3, #9
 8005380:	d912      	bls.n	80053a8 <_strtod_l+0x208>
 8005382:	2301      	movs	r3, #1
 8005384:	e7c1      	b.n	800530a <_strtod_l+0x16a>
 8005386:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005388:	3001      	adds	r0, #1
 800538a:	1c5a      	adds	r2, r3, #1
 800538c:	9219      	str	r2, [sp, #100]	; 0x64
 800538e:	785a      	ldrb	r2, [r3, #1]
 8005390:	2a30      	cmp	r2, #48	; 0x30
 8005392:	d0f8      	beq.n	8005386 <_strtod_l+0x1e6>
 8005394:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005398:	2b08      	cmp	r3, #8
 800539a:	f200 84d5 	bhi.w	8005d48 <_strtod_l+0xba8>
 800539e:	9004      	str	r0, [sp, #16]
 80053a0:	2000      	movs	r0, #0
 80053a2:	4604      	mov	r4, r0
 80053a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053a6:	9308      	str	r3, [sp, #32]
 80053a8:	3a30      	subs	r2, #48	; 0x30
 80053aa:	f100 0301 	add.w	r3, r0, #1
 80053ae:	d013      	beq.n	80053d8 <_strtod_l+0x238>
 80053b0:	9904      	ldr	r1, [sp, #16]
 80053b2:	1905      	adds	r5, r0, r4
 80053b4:	4419      	add	r1, r3
 80053b6:	9104      	str	r1, [sp, #16]
 80053b8:	4623      	mov	r3, r4
 80053ba:	210a      	movs	r1, #10
 80053bc:	42ab      	cmp	r3, r5
 80053be:	d113      	bne.n	80053e8 <_strtod_l+0x248>
 80053c0:	1823      	adds	r3, r4, r0
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	f104 0401 	add.w	r4, r4, #1
 80053c8:	4404      	add	r4, r0
 80053ca:	dc1b      	bgt.n	8005404 <_strtod_l+0x264>
 80053cc:	230a      	movs	r3, #10
 80053ce:	9906      	ldr	r1, [sp, #24]
 80053d0:	fb03 2301 	mla	r3, r3, r1, r2
 80053d4:	9306      	str	r3, [sp, #24]
 80053d6:	2300      	movs	r3, #0
 80053d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80053da:	4618      	mov	r0, r3
 80053dc:	1c51      	adds	r1, r2, #1
 80053de:	9119      	str	r1, [sp, #100]	; 0x64
 80053e0:	7852      	ldrb	r2, [r2, #1]
 80053e2:	e7ca      	b.n	800537a <_strtod_l+0x1da>
 80053e4:	4658      	mov	r0, fp
 80053e6:	e7d3      	b.n	8005390 <_strtod_l+0x1f0>
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	dc04      	bgt.n	80053f6 <_strtod_l+0x256>
 80053ec:	9f06      	ldr	r7, [sp, #24]
 80053ee:	434f      	muls	r7, r1
 80053f0:	9706      	str	r7, [sp, #24]
 80053f2:	3301      	adds	r3, #1
 80053f4:	e7e2      	b.n	80053bc <_strtod_l+0x21c>
 80053f6:	1c5f      	adds	r7, r3, #1
 80053f8:	2f10      	cmp	r7, #16
 80053fa:	bfde      	ittt	le
 80053fc:	9f05      	ldrle	r7, [sp, #20]
 80053fe:	434f      	mulle	r7, r1
 8005400:	9705      	strle	r7, [sp, #20]
 8005402:	e7f6      	b.n	80053f2 <_strtod_l+0x252>
 8005404:	2c10      	cmp	r4, #16
 8005406:	bfdf      	itttt	le
 8005408:	230a      	movle	r3, #10
 800540a:	9905      	ldrle	r1, [sp, #20]
 800540c:	fb03 2301 	mlale	r3, r3, r1, r2
 8005410:	9305      	strle	r3, [sp, #20]
 8005412:	e7e0      	b.n	80053d6 <_strtod_l+0x236>
 8005414:	2300      	movs	r3, #0
 8005416:	9304      	str	r3, [sp, #16]
 8005418:	2301      	movs	r3, #1
 800541a:	e77b      	b.n	8005314 <_strtod_l+0x174>
 800541c:	2700      	movs	r7, #0
 800541e:	1cb2      	adds	r2, r6, #2
 8005420:	9219      	str	r2, [sp, #100]	; 0x64
 8005422:	78b2      	ldrb	r2, [r6, #2]
 8005424:	e784      	b.n	8005330 <_strtod_l+0x190>
 8005426:	bf00      	nop
 8005428:	08009020 	.word	0x08009020
 800542c:	08008dd8 	.word	0x08008dd8
 8005430:	7ff00000 	.word	0x7ff00000
 8005434:	2701      	movs	r7, #1
 8005436:	e7f2      	b.n	800541e <_strtod_l+0x27e>
 8005438:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800543a:	1c51      	adds	r1, r2, #1
 800543c:	9119      	str	r1, [sp, #100]	; 0x64
 800543e:	7852      	ldrb	r2, [r2, #1]
 8005440:	2a30      	cmp	r2, #48	; 0x30
 8005442:	d0f9      	beq.n	8005438 <_strtod_l+0x298>
 8005444:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005448:	2908      	cmp	r1, #8
 800544a:	f63f af77 	bhi.w	800533c <_strtod_l+0x19c>
 800544e:	f04f 0e0a 	mov.w	lr, #10
 8005452:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005456:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005458:	9209      	str	r2, [sp, #36]	; 0x24
 800545a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800545c:	1c51      	adds	r1, r2, #1
 800545e:	9119      	str	r1, [sp, #100]	; 0x64
 8005460:	7852      	ldrb	r2, [r2, #1]
 8005462:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005466:	2d09      	cmp	r5, #9
 8005468:	d935      	bls.n	80054d6 <_strtod_l+0x336>
 800546a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800546c:	1b49      	subs	r1, r1, r5
 800546e:	2908      	cmp	r1, #8
 8005470:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005474:	dc02      	bgt.n	800547c <_strtod_l+0x2dc>
 8005476:	4565      	cmp	r5, ip
 8005478:	bfa8      	it	ge
 800547a:	4665      	movge	r5, ip
 800547c:	b107      	cbz	r7, 8005480 <_strtod_l+0x2e0>
 800547e:	426d      	negs	r5, r5
 8005480:	2c00      	cmp	r4, #0
 8005482:	d14c      	bne.n	800551e <_strtod_l+0x37e>
 8005484:	9907      	ldr	r1, [sp, #28]
 8005486:	4301      	orrs	r1, r0
 8005488:	f47f aecb 	bne.w	8005222 <_strtod_l+0x82>
 800548c:	2b00      	cmp	r3, #0
 800548e:	f47f aee4 	bne.w	800525a <_strtod_l+0xba>
 8005492:	2a69      	cmp	r2, #105	; 0x69
 8005494:	d026      	beq.n	80054e4 <_strtod_l+0x344>
 8005496:	dc23      	bgt.n	80054e0 <_strtod_l+0x340>
 8005498:	2a49      	cmp	r2, #73	; 0x49
 800549a:	d023      	beq.n	80054e4 <_strtod_l+0x344>
 800549c:	2a4e      	cmp	r2, #78	; 0x4e
 800549e:	f47f aedc 	bne.w	800525a <_strtod_l+0xba>
 80054a2:	499d      	ldr	r1, [pc, #628]	; (8005718 <_strtod_l+0x578>)
 80054a4:	a819      	add	r0, sp, #100	; 0x64
 80054a6:	f001 fe37 	bl	8007118 <__match>
 80054aa:	2800      	cmp	r0, #0
 80054ac:	f43f aed5 	beq.w	800525a <_strtod_l+0xba>
 80054b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	2b28      	cmp	r3, #40	; 0x28
 80054b6:	d12c      	bne.n	8005512 <_strtod_l+0x372>
 80054b8:	4998      	ldr	r1, [pc, #608]	; (800571c <_strtod_l+0x57c>)
 80054ba:	aa1c      	add	r2, sp, #112	; 0x70
 80054bc:	a819      	add	r0, sp, #100	; 0x64
 80054be:	f001 fe3f 	bl	8007140 <__hexnan>
 80054c2:	2805      	cmp	r0, #5
 80054c4:	d125      	bne.n	8005512 <_strtod_l+0x372>
 80054c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80054c8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80054cc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80054d0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80054d4:	e6a5      	b.n	8005222 <_strtod_l+0x82>
 80054d6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80054da:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80054de:	e7bc      	b.n	800545a <_strtod_l+0x2ba>
 80054e0:	2a6e      	cmp	r2, #110	; 0x6e
 80054e2:	e7dc      	b.n	800549e <_strtod_l+0x2fe>
 80054e4:	498e      	ldr	r1, [pc, #568]	; (8005720 <_strtod_l+0x580>)
 80054e6:	a819      	add	r0, sp, #100	; 0x64
 80054e8:	f001 fe16 	bl	8007118 <__match>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	f43f aeb4 	beq.w	800525a <_strtod_l+0xba>
 80054f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054f4:	498b      	ldr	r1, [pc, #556]	; (8005724 <_strtod_l+0x584>)
 80054f6:	3b01      	subs	r3, #1
 80054f8:	a819      	add	r0, sp, #100	; 0x64
 80054fa:	9319      	str	r3, [sp, #100]	; 0x64
 80054fc:	f001 fe0c 	bl	8007118 <__match>
 8005500:	b910      	cbnz	r0, 8005508 <_strtod_l+0x368>
 8005502:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005504:	3301      	adds	r3, #1
 8005506:	9319      	str	r3, [sp, #100]	; 0x64
 8005508:	f04f 0800 	mov.w	r8, #0
 800550c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8005728 <_strtod_l+0x588>
 8005510:	e687      	b.n	8005222 <_strtod_l+0x82>
 8005512:	4886      	ldr	r0, [pc, #536]	; (800572c <_strtod_l+0x58c>)
 8005514:	f002 fdee 	bl	80080f4 <nan>
 8005518:	4680      	mov	r8, r0
 800551a:	4689      	mov	r9, r1
 800551c:	e681      	b.n	8005222 <_strtod_l+0x82>
 800551e:	9b04      	ldr	r3, [sp, #16]
 8005520:	f1bb 0f00 	cmp.w	fp, #0
 8005524:	bf08      	it	eq
 8005526:	46a3      	moveq	fp, r4
 8005528:	1aeb      	subs	r3, r5, r3
 800552a:	2c10      	cmp	r4, #16
 800552c:	9806      	ldr	r0, [sp, #24]
 800552e:	4626      	mov	r6, r4
 8005530:	9307      	str	r3, [sp, #28]
 8005532:	bfa8      	it	ge
 8005534:	2610      	movge	r6, #16
 8005536:	f7fa ff55 	bl	80003e4 <__aeabi_ui2d>
 800553a:	2c09      	cmp	r4, #9
 800553c:	4680      	mov	r8, r0
 800553e:	4689      	mov	r9, r1
 8005540:	dd13      	ble.n	800556a <_strtod_l+0x3ca>
 8005542:	4b7b      	ldr	r3, [pc, #492]	; (8005730 <_strtod_l+0x590>)
 8005544:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005548:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800554c:	f7fa ffc4 	bl	80004d8 <__aeabi_dmul>
 8005550:	4680      	mov	r8, r0
 8005552:	9805      	ldr	r0, [sp, #20]
 8005554:	4689      	mov	r9, r1
 8005556:	f7fa ff45 	bl	80003e4 <__aeabi_ui2d>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	4640      	mov	r0, r8
 8005560:	4649      	mov	r1, r9
 8005562:	f7fa fe03 	bl	800016c <__adddf3>
 8005566:	4680      	mov	r8, r0
 8005568:	4689      	mov	r9, r1
 800556a:	2c0f      	cmp	r4, #15
 800556c:	dc36      	bgt.n	80055dc <_strtod_l+0x43c>
 800556e:	9b07      	ldr	r3, [sp, #28]
 8005570:	2b00      	cmp	r3, #0
 8005572:	f43f ae56 	beq.w	8005222 <_strtod_l+0x82>
 8005576:	dd22      	ble.n	80055be <_strtod_l+0x41e>
 8005578:	2b16      	cmp	r3, #22
 800557a:	dc09      	bgt.n	8005590 <_strtod_l+0x3f0>
 800557c:	496c      	ldr	r1, [pc, #432]	; (8005730 <_strtod_l+0x590>)
 800557e:	4642      	mov	r2, r8
 8005580:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005584:	464b      	mov	r3, r9
 8005586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800558a:	f7fa ffa5 	bl	80004d8 <__aeabi_dmul>
 800558e:	e7c3      	b.n	8005518 <_strtod_l+0x378>
 8005590:	9a07      	ldr	r2, [sp, #28]
 8005592:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005596:	4293      	cmp	r3, r2
 8005598:	db20      	blt.n	80055dc <_strtod_l+0x43c>
 800559a:	4d65      	ldr	r5, [pc, #404]	; (8005730 <_strtod_l+0x590>)
 800559c:	f1c4 040f 	rsb	r4, r4, #15
 80055a0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80055a4:	4642      	mov	r2, r8
 80055a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055aa:	464b      	mov	r3, r9
 80055ac:	f7fa ff94 	bl	80004d8 <__aeabi_dmul>
 80055b0:	9b07      	ldr	r3, [sp, #28]
 80055b2:	1b1c      	subs	r4, r3, r4
 80055b4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80055b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055bc:	e7e5      	b.n	800558a <_strtod_l+0x3ea>
 80055be:	9b07      	ldr	r3, [sp, #28]
 80055c0:	3316      	adds	r3, #22
 80055c2:	db0b      	blt.n	80055dc <_strtod_l+0x43c>
 80055c4:	9b04      	ldr	r3, [sp, #16]
 80055c6:	4640      	mov	r0, r8
 80055c8:	1b5d      	subs	r5, r3, r5
 80055ca:	4b59      	ldr	r3, [pc, #356]	; (8005730 <_strtod_l+0x590>)
 80055cc:	4649      	mov	r1, r9
 80055ce:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80055d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055d6:	f7fb f8a9 	bl	800072c <__aeabi_ddiv>
 80055da:	e79d      	b.n	8005518 <_strtod_l+0x378>
 80055dc:	9b07      	ldr	r3, [sp, #28]
 80055de:	1ba6      	subs	r6, r4, r6
 80055e0:	441e      	add	r6, r3
 80055e2:	2e00      	cmp	r6, #0
 80055e4:	dd74      	ble.n	80056d0 <_strtod_l+0x530>
 80055e6:	f016 030f 	ands.w	r3, r6, #15
 80055ea:	d00a      	beq.n	8005602 <_strtod_l+0x462>
 80055ec:	4950      	ldr	r1, [pc, #320]	; (8005730 <_strtod_l+0x590>)
 80055ee:	4642      	mov	r2, r8
 80055f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80055f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055f8:	464b      	mov	r3, r9
 80055fa:	f7fa ff6d 	bl	80004d8 <__aeabi_dmul>
 80055fe:	4680      	mov	r8, r0
 8005600:	4689      	mov	r9, r1
 8005602:	f036 060f 	bics.w	r6, r6, #15
 8005606:	d052      	beq.n	80056ae <_strtod_l+0x50e>
 8005608:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800560c:	dd27      	ble.n	800565e <_strtod_l+0x4be>
 800560e:	f04f 0b00 	mov.w	fp, #0
 8005612:	f8cd b010 	str.w	fp, [sp, #16]
 8005616:	f8cd b020 	str.w	fp, [sp, #32]
 800561a:	f8cd b018 	str.w	fp, [sp, #24]
 800561e:	2322      	movs	r3, #34	; 0x22
 8005620:	f04f 0800 	mov.w	r8, #0
 8005624:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005728 <_strtod_l+0x588>
 8005628:	f8ca 3000 	str.w	r3, [sl]
 800562c:	9b08      	ldr	r3, [sp, #32]
 800562e:	2b00      	cmp	r3, #0
 8005630:	f43f adf7 	beq.w	8005222 <_strtod_l+0x82>
 8005634:	4650      	mov	r0, sl
 8005636:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005638:	f001 fe98 	bl	800736c <_Bfree>
 800563c:	4650      	mov	r0, sl
 800563e:	9906      	ldr	r1, [sp, #24]
 8005640:	f001 fe94 	bl	800736c <_Bfree>
 8005644:	4650      	mov	r0, sl
 8005646:	9904      	ldr	r1, [sp, #16]
 8005648:	f001 fe90 	bl	800736c <_Bfree>
 800564c:	4650      	mov	r0, sl
 800564e:	9908      	ldr	r1, [sp, #32]
 8005650:	f001 fe8c 	bl	800736c <_Bfree>
 8005654:	4659      	mov	r1, fp
 8005656:	4650      	mov	r0, sl
 8005658:	f001 fe88 	bl	800736c <_Bfree>
 800565c:	e5e1      	b.n	8005222 <_strtod_l+0x82>
 800565e:	4b35      	ldr	r3, [pc, #212]	; (8005734 <_strtod_l+0x594>)
 8005660:	4640      	mov	r0, r8
 8005662:	9305      	str	r3, [sp, #20]
 8005664:	2300      	movs	r3, #0
 8005666:	4649      	mov	r1, r9
 8005668:	461f      	mov	r7, r3
 800566a:	1136      	asrs	r6, r6, #4
 800566c:	2e01      	cmp	r6, #1
 800566e:	dc21      	bgt.n	80056b4 <_strtod_l+0x514>
 8005670:	b10b      	cbz	r3, 8005676 <_strtod_l+0x4d6>
 8005672:	4680      	mov	r8, r0
 8005674:	4689      	mov	r9, r1
 8005676:	4b2f      	ldr	r3, [pc, #188]	; (8005734 <_strtod_l+0x594>)
 8005678:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800567c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005680:	4642      	mov	r2, r8
 8005682:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005686:	464b      	mov	r3, r9
 8005688:	f7fa ff26 	bl	80004d8 <__aeabi_dmul>
 800568c:	4b26      	ldr	r3, [pc, #152]	; (8005728 <_strtod_l+0x588>)
 800568e:	460a      	mov	r2, r1
 8005690:	400b      	ands	r3, r1
 8005692:	4929      	ldr	r1, [pc, #164]	; (8005738 <_strtod_l+0x598>)
 8005694:	4680      	mov	r8, r0
 8005696:	428b      	cmp	r3, r1
 8005698:	d8b9      	bhi.n	800560e <_strtod_l+0x46e>
 800569a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800569e:	428b      	cmp	r3, r1
 80056a0:	bf86      	itte	hi
 80056a2:	f04f 38ff 	movhi.w	r8, #4294967295
 80056a6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800573c <_strtod_l+0x59c>
 80056aa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80056ae:	2300      	movs	r3, #0
 80056b0:	9305      	str	r3, [sp, #20]
 80056b2:	e07f      	b.n	80057b4 <_strtod_l+0x614>
 80056b4:	07f2      	lsls	r2, r6, #31
 80056b6:	d505      	bpl.n	80056c4 <_strtod_l+0x524>
 80056b8:	9b05      	ldr	r3, [sp, #20]
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f7fa ff0b 	bl	80004d8 <__aeabi_dmul>
 80056c2:	2301      	movs	r3, #1
 80056c4:	9a05      	ldr	r2, [sp, #20]
 80056c6:	3701      	adds	r7, #1
 80056c8:	3208      	adds	r2, #8
 80056ca:	1076      	asrs	r6, r6, #1
 80056cc:	9205      	str	r2, [sp, #20]
 80056ce:	e7cd      	b.n	800566c <_strtod_l+0x4cc>
 80056d0:	d0ed      	beq.n	80056ae <_strtod_l+0x50e>
 80056d2:	4276      	negs	r6, r6
 80056d4:	f016 020f 	ands.w	r2, r6, #15
 80056d8:	d00a      	beq.n	80056f0 <_strtod_l+0x550>
 80056da:	4b15      	ldr	r3, [pc, #84]	; (8005730 <_strtod_l+0x590>)
 80056dc:	4640      	mov	r0, r8
 80056de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056e2:	4649      	mov	r1, r9
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	f7fb f820 	bl	800072c <__aeabi_ddiv>
 80056ec:	4680      	mov	r8, r0
 80056ee:	4689      	mov	r9, r1
 80056f0:	1136      	asrs	r6, r6, #4
 80056f2:	d0dc      	beq.n	80056ae <_strtod_l+0x50e>
 80056f4:	2e1f      	cmp	r6, #31
 80056f6:	dd23      	ble.n	8005740 <_strtod_l+0x5a0>
 80056f8:	f04f 0b00 	mov.w	fp, #0
 80056fc:	f8cd b010 	str.w	fp, [sp, #16]
 8005700:	f8cd b020 	str.w	fp, [sp, #32]
 8005704:	f8cd b018 	str.w	fp, [sp, #24]
 8005708:	2322      	movs	r3, #34	; 0x22
 800570a:	f04f 0800 	mov.w	r8, #0
 800570e:	f04f 0900 	mov.w	r9, #0
 8005712:	f8ca 3000 	str.w	r3, [sl]
 8005716:	e789      	b.n	800562c <_strtod_l+0x48c>
 8005718:	08008da9 	.word	0x08008da9
 800571c:	08008dec 	.word	0x08008dec
 8005720:	08008da1 	.word	0x08008da1
 8005724:	08008f2c 	.word	0x08008f2c
 8005728:	7ff00000 	.word	0x7ff00000
 800572c:	080091d8 	.word	0x080091d8
 8005730:	080090b8 	.word	0x080090b8
 8005734:	08009090 	.word	0x08009090
 8005738:	7ca00000 	.word	0x7ca00000
 800573c:	7fefffff 	.word	0x7fefffff
 8005740:	f016 0310 	ands.w	r3, r6, #16
 8005744:	bf18      	it	ne
 8005746:	236a      	movne	r3, #106	; 0x6a
 8005748:	4640      	mov	r0, r8
 800574a:	9305      	str	r3, [sp, #20]
 800574c:	4649      	mov	r1, r9
 800574e:	2300      	movs	r3, #0
 8005750:	4fb0      	ldr	r7, [pc, #704]	; (8005a14 <_strtod_l+0x874>)
 8005752:	07f2      	lsls	r2, r6, #31
 8005754:	d504      	bpl.n	8005760 <_strtod_l+0x5c0>
 8005756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800575a:	f7fa febd 	bl	80004d8 <__aeabi_dmul>
 800575e:	2301      	movs	r3, #1
 8005760:	1076      	asrs	r6, r6, #1
 8005762:	f107 0708 	add.w	r7, r7, #8
 8005766:	d1f4      	bne.n	8005752 <_strtod_l+0x5b2>
 8005768:	b10b      	cbz	r3, 800576e <_strtod_l+0x5ce>
 800576a:	4680      	mov	r8, r0
 800576c:	4689      	mov	r9, r1
 800576e:	9b05      	ldr	r3, [sp, #20]
 8005770:	b1c3      	cbz	r3, 80057a4 <_strtod_l+0x604>
 8005772:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005776:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800577a:	2b00      	cmp	r3, #0
 800577c:	4649      	mov	r1, r9
 800577e:	dd11      	ble.n	80057a4 <_strtod_l+0x604>
 8005780:	2b1f      	cmp	r3, #31
 8005782:	f340 8127 	ble.w	80059d4 <_strtod_l+0x834>
 8005786:	2b34      	cmp	r3, #52	; 0x34
 8005788:	bfd8      	it	le
 800578a:	f04f 33ff 	movle.w	r3, #4294967295
 800578e:	f04f 0800 	mov.w	r8, #0
 8005792:	bfcf      	iteee	gt
 8005794:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005798:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800579c:	fa03 f202 	lslle.w	r2, r3, r2
 80057a0:	ea02 0901 	andle.w	r9, r2, r1
 80057a4:	2200      	movs	r2, #0
 80057a6:	2300      	movs	r3, #0
 80057a8:	4640      	mov	r0, r8
 80057aa:	4649      	mov	r1, r9
 80057ac:	f7fb f8fc 	bl	80009a8 <__aeabi_dcmpeq>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d1a1      	bne.n	80056f8 <_strtod_l+0x558>
 80057b4:	9b06      	ldr	r3, [sp, #24]
 80057b6:	465a      	mov	r2, fp
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	4650      	mov	r0, sl
 80057bc:	4623      	mov	r3, r4
 80057be:	9908      	ldr	r1, [sp, #32]
 80057c0:	f001 fe3c 	bl	800743c <__s2b>
 80057c4:	9008      	str	r0, [sp, #32]
 80057c6:	2800      	cmp	r0, #0
 80057c8:	f43f af21 	beq.w	800560e <_strtod_l+0x46e>
 80057cc:	9b04      	ldr	r3, [sp, #16]
 80057ce:	f04f 0b00 	mov.w	fp, #0
 80057d2:	1b5d      	subs	r5, r3, r5
 80057d4:	9b07      	ldr	r3, [sp, #28]
 80057d6:	f8cd b010 	str.w	fp, [sp, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	bfb4      	ite	lt
 80057de:	462b      	movlt	r3, r5
 80057e0:	2300      	movge	r3, #0
 80057e2:	930e      	str	r3, [sp, #56]	; 0x38
 80057e4:	9b07      	ldr	r3, [sp, #28]
 80057e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80057ea:	9314      	str	r3, [sp, #80]	; 0x50
 80057ec:	9b08      	ldr	r3, [sp, #32]
 80057ee:	4650      	mov	r0, sl
 80057f0:	6859      	ldr	r1, [r3, #4]
 80057f2:	f001 fd7b 	bl	80072ec <_Balloc>
 80057f6:	9006      	str	r0, [sp, #24]
 80057f8:	2800      	cmp	r0, #0
 80057fa:	f43f af10 	beq.w	800561e <_strtod_l+0x47e>
 80057fe:	9b08      	ldr	r3, [sp, #32]
 8005800:	300c      	adds	r0, #12
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	f103 010c 	add.w	r1, r3, #12
 8005808:	3202      	adds	r2, #2
 800580a:	0092      	lsls	r2, r2, #2
 800580c:	f001 fd60 	bl	80072d0 <memcpy>
 8005810:	ab1c      	add	r3, sp, #112	; 0x70
 8005812:	9301      	str	r3, [sp, #4]
 8005814:	ab1b      	add	r3, sp, #108	; 0x6c
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	4642      	mov	r2, r8
 800581a:	464b      	mov	r3, r9
 800581c:	4650      	mov	r0, sl
 800581e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005822:	f002 f94d 	bl	8007ac0 <__d2b>
 8005826:	901a      	str	r0, [sp, #104]	; 0x68
 8005828:	2800      	cmp	r0, #0
 800582a:	f43f aef8 	beq.w	800561e <_strtod_l+0x47e>
 800582e:	2101      	movs	r1, #1
 8005830:	4650      	mov	r0, sl
 8005832:	f001 fe9b 	bl	800756c <__i2b>
 8005836:	4603      	mov	r3, r0
 8005838:	9004      	str	r0, [sp, #16]
 800583a:	2800      	cmp	r0, #0
 800583c:	f43f aeef 	beq.w	800561e <_strtod_l+0x47e>
 8005840:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005842:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005844:	2d00      	cmp	r5, #0
 8005846:	bfab      	itete	ge
 8005848:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800584a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800584c:	18ee      	addge	r6, r5, r3
 800584e:	1b5c      	sublt	r4, r3, r5
 8005850:	9b05      	ldr	r3, [sp, #20]
 8005852:	bfa8      	it	ge
 8005854:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8005856:	eba5 0503 	sub.w	r5, r5, r3
 800585a:	4415      	add	r5, r2
 800585c:	4b6e      	ldr	r3, [pc, #440]	; (8005a18 <_strtod_l+0x878>)
 800585e:	f105 35ff 	add.w	r5, r5, #4294967295
 8005862:	bfb8      	it	lt
 8005864:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005866:	429d      	cmp	r5, r3
 8005868:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800586c:	f280 80c4 	bge.w	80059f8 <_strtod_l+0x858>
 8005870:	1b5b      	subs	r3, r3, r5
 8005872:	2b1f      	cmp	r3, #31
 8005874:	f04f 0701 	mov.w	r7, #1
 8005878:	eba2 0203 	sub.w	r2, r2, r3
 800587c:	f300 80b1 	bgt.w	80059e2 <_strtod_l+0x842>
 8005880:	2500      	movs	r5, #0
 8005882:	fa07 f303 	lsl.w	r3, r7, r3
 8005886:	930f      	str	r3, [sp, #60]	; 0x3c
 8005888:	18b7      	adds	r7, r6, r2
 800588a:	9b05      	ldr	r3, [sp, #20]
 800588c:	42be      	cmp	r6, r7
 800588e:	4414      	add	r4, r2
 8005890:	441c      	add	r4, r3
 8005892:	4633      	mov	r3, r6
 8005894:	bfa8      	it	ge
 8005896:	463b      	movge	r3, r7
 8005898:	42a3      	cmp	r3, r4
 800589a:	bfa8      	it	ge
 800589c:	4623      	movge	r3, r4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bfc2      	ittt	gt
 80058a2:	1aff      	subgt	r7, r7, r3
 80058a4:	1ae4      	subgt	r4, r4, r3
 80058a6:	1af6      	subgt	r6, r6, r3
 80058a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	dd17      	ble.n	80058de <_strtod_l+0x73e>
 80058ae:	461a      	mov	r2, r3
 80058b0:	4650      	mov	r0, sl
 80058b2:	9904      	ldr	r1, [sp, #16]
 80058b4:	f001 ff18 	bl	80076e8 <__pow5mult>
 80058b8:	9004      	str	r0, [sp, #16]
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f43f aeaf 	beq.w	800561e <_strtod_l+0x47e>
 80058c0:	4601      	mov	r1, r0
 80058c2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80058c4:	4650      	mov	r0, sl
 80058c6:	f001 fe67 	bl	8007598 <__multiply>
 80058ca:	9009      	str	r0, [sp, #36]	; 0x24
 80058cc:	2800      	cmp	r0, #0
 80058ce:	f43f aea6 	beq.w	800561e <_strtod_l+0x47e>
 80058d2:	4650      	mov	r0, sl
 80058d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80058d6:	f001 fd49 	bl	800736c <_Bfree>
 80058da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058dc:	931a      	str	r3, [sp, #104]	; 0x68
 80058de:	2f00      	cmp	r7, #0
 80058e0:	f300 808e 	bgt.w	8005a00 <_strtod_l+0x860>
 80058e4:	9b07      	ldr	r3, [sp, #28]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	dd08      	ble.n	80058fc <_strtod_l+0x75c>
 80058ea:	4650      	mov	r0, sl
 80058ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80058ee:	9906      	ldr	r1, [sp, #24]
 80058f0:	f001 fefa 	bl	80076e8 <__pow5mult>
 80058f4:	9006      	str	r0, [sp, #24]
 80058f6:	2800      	cmp	r0, #0
 80058f8:	f43f ae91 	beq.w	800561e <_strtod_l+0x47e>
 80058fc:	2c00      	cmp	r4, #0
 80058fe:	dd08      	ble.n	8005912 <_strtod_l+0x772>
 8005900:	4622      	mov	r2, r4
 8005902:	4650      	mov	r0, sl
 8005904:	9906      	ldr	r1, [sp, #24]
 8005906:	f001 ff49 	bl	800779c <__lshift>
 800590a:	9006      	str	r0, [sp, #24]
 800590c:	2800      	cmp	r0, #0
 800590e:	f43f ae86 	beq.w	800561e <_strtod_l+0x47e>
 8005912:	2e00      	cmp	r6, #0
 8005914:	dd08      	ble.n	8005928 <_strtod_l+0x788>
 8005916:	4632      	mov	r2, r6
 8005918:	4650      	mov	r0, sl
 800591a:	9904      	ldr	r1, [sp, #16]
 800591c:	f001 ff3e 	bl	800779c <__lshift>
 8005920:	9004      	str	r0, [sp, #16]
 8005922:	2800      	cmp	r0, #0
 8005924:	f43f ae7b 	beq.w	800561e <_strtod_l+0x47e>
 8005928:	4650      	mov	r0, sl
 800592a:	9a06      	ldr	r2, [sp, #24]
 800592c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800592e:	f001 ffc1 	bl	80078b4 <__mdiff>
 8005932:	4683      	mov	fp, r0
 8005934:	2800      	cmp	r0, #0
 8005936:	f43f ae72 	beq.w	800561e <_strtod_l+0x47e>
 800593a:	2400      	movs	r4, #0
 800593c:	68c3      	ldr	r3, [r0, #12]
 800593e:	9904      	ldr	r1, [sp, #16]
 8005940:	60c4      	str	r4, [r0, #12]
 8005942:	930b      	str	r3, [sp, #44]	; 0x2c
 8005944:	f001 ff9a 	bl	800787c <__mcmp>
 8005948:	42a0      	cmp	r0, r4
 800594a:	da6b      	bge.n	8005a24 <_strtod_l+0x884>
 800594c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800594e:	ea53 0308 	orrs.w	r3, r3, r8
 8005952:	f040 8091 	bne.w	8005a78 <_strtod_l+0x8d8>
 8005956:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800595a:	2b00      	cmp	r3, #0
 800595c:	f040 808c 	bne.w	8005a78 <_strtod_l+0x8d8>
 8005960:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005964:	0d1b      	lsrs	r3, r3, #20
 8005966:	051b      	lsls	r3, r3, #20
 8005968:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800596c:	f240 8084 	bls.w	8005a78 <_strtod_l+0x8d8>
 8005970:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005974:	b91b      	cbnz	r3, 800597e <_strtod_l+0x7de>
 8005976:	f8db 3010 	ldr.w	r3, [fp, #16]
 800597a:	2b01      	cmp	r3, #1
 800597c:	dd7c      	ble.n	8005a78 <_strtod_l+0x8d8>
 800597e:	4659      	mov	r1, fp
 8005980:	2201      	movs	r2, #1
 8005982:	4650      	mov	r0, sl
 8005984:	f001 ff0a 	bl	800779c <__lshift>
 8005988:	9904      	ldr	r1, [sp, #16]
 800598a:	4683      	mov	fp, r0
 800598c:	f001 ff76 	bl	800787c <__mcmp>
 8005990:	2800      	cmp	r0, #0
 8005992:	dd71      	ble.n	8005a78 <_strtod_l+0x8d8>
 8005994:	9905      	ldr	r1, [sp, #20]
 8005996:	464b      	mov	r3, r9
 8005998:	4a20      	ldr	r2, [pc, #128]	; (8005a1c <_strtod_l+0x87c>)
 800599a:	2900      	cmp	r1, #0
 800599c:	f000 808c 	beq.w	8005ab8 <_strtod_l+0x918>
 80059a0:	ea02 0109 	and.w	r1, r2, r9
 80059a4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80059a8:	f300 8086 	bgt.w	8005ab8 <_strtod_l+0x918>
 80059ac:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80059b0:	f77f aeaa 	ble.w	8005708 <_strtod_l+0x568>
 80059b4:	4640      	mov	r0, r8
 80059b6:	4649      	mov	r1, r9
 80059b8:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <_strtod_l+0x880>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	f7fa fd8c 	bl	80004d8 <__aeabi_dmul>
 80059c0:	460b      	mov	r3, r1
 80059c2:	4303      	orrs	r3, r0
 80059c4:	bf08      	it	eq
 80059c6:	2322      	moveq	r3, #34	; 0x22
 80059c8:	4680      	mov	r8, r0
 80059ca:	4689      	mov	r9, r1
 80059cc:	bf08      	it	eq
 80059ce:	f8ca 3000 	streq.w	r3, [sl]
 80059d2:	e62f      	b.n	8005634 <_strtod_l+0x494>
 80059d4:	f04f 32ff 	mov.w	r2, #4294967295
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	ea03 0808 	and.w	r8, r3, r8
 80059e0:	e6e0      	b.n	80057a4 <_strtod_l+0x604>
 80059e2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80059e6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80059ea:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80059ee:	35e2      	adds	r5, #226	; 0xe2
 80059f0:	fa07 f505 	lsl.w	r5, r7, r5
 80059f4:	970f      	str	r7, [sp, #60]	; 0x3c
 80059f6:	e747      	b.n	8005888 <_strtod_l+0x6e8>
 80059f8:	2301      	movs	r3, #1
 80059fa:	2500      	movs	r5, #0
 80059fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80059fe:	e743      	b.n	8005888 <_strtod_l+0x6e8>
 8005a00:	463a      	mov	r2, r7
 8005a02:	4650      	mov	r0, sl
 8005a04:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005a06:	f001 fec9 	bl	800779c <__lshift>
 8005a0a:	901a      	str	r0, [sp, #104]	; 0x68
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	f47f af69 	bne.w	80058e4 <_strtod_l+0x744>
 8005a12:	e604      	b.n	800561e <_strtod_l+0x47e>
 8005a14:	08008e00 	.word	0x08008e00
 8005a18:	fffffc02 	.word	0xfffffc02
 8005a1c:	7ff00000 	.word	0x7ff00000
 8005a20:	39500000 	.word	0x39500000
 8005a24:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005a28:	d165      	bne.n	8005af6 <_strtod_l+0x956>
 8005a2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a30:	b35a      	cbz	r2, 8005a8a <_strtod_l+0x8ea>
 8005a32:	4a99      	ldr	r2, [pc, #612]	; (8005c98 <_strtod_l+0xaf8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d12b      	bne.n	8005a90 <_strtod_l+0x8f0>
 8005a38:	9b05      	ldr	r3, [sp, #20]
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	b303      	cbz	r3, 8005a80 <_strtod_l+0x8e0>
 8005a3e:	464a      	mov	r2, r9
 8005a40:	4b96      	ldr	r3, [pc, #600]	; (8005c9c <_strtod_l+0xafc>)
 8005a42:	4013      	ands	r3, r2
 8005a44:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005a48:	f04f 32ff 	mov.w	r2, #4294967295
 8005a4c:	d81b      	bhi.n	8005a86 <_strtod_l+0x8e6>
 8005a4e:	0d1b      	lsrs	r3, r3, #20
 8005a50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005a54:	fa02 f303 	lsl.w	r3, r2, r3
 8005a58:	4299      	cmp	r1, r3
 8005a5a:	d119      	bne.n	8005a90 <_strtod_l+0x8f0>
 8005a5c:	4b90      	ldr	r3, [pc, #576]	; (8005ca0 <_strtod_l+0xb00>)
 8005a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d102      	bne.n	8005a6a <_strtod_l+0x8ca>
 8005a64:	3101      	adds	r1, #1
 8005a66:	f43f adda 	beq.w	800561e <_strtod_l+0x47e>
 8005a6a:	f04f 0800 	mov.w	r8, #0
 8005a6e:	4b8b      	ldr	r3, [pc, #556]	; (8005c9c <_strtod_l+0xafc>)
 8005a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a72:	401a      	ands	r2, r3
 8005a74:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005a78:	9b05      	ldr	r3, [sp, #20]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d19a      	bne.n	80059b4 <_strtod_l+0x814>
 8005a7e:	e5d9      	b.n	8005634 <_strtod_l+0x494>
 8005a80:	f04f 33ff 	mov.w	r3, #4294967295
 8005a84:	e7e8      	b.n	8005a58 <_strtod_l+0x8b8>
 8005a86:	4613      	mov	r3, r2
 8005a88:	e7e6      	b.n	8005a58 <_strtod_l+0x8b8>
 8005a8a:	ea53 0308 	orrs.w	r3, r3, r8
 8005a8e:	d081      	beq.n	8005994 <_strtod_l+0x7f4>
 8005a90:	b1e5      	cbz	r5, 8005acc <_strtod_l+0x92c>
 8005a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a94:	421d      	tst	r5, r3
 8005a96:	d0ef      	beq.n	8005a78 <_strtod_l+0x8d8>
 8005a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	9a05      	ldr	r2, [sp, #20]
 8005aa0:	b1c3      	cbz	r3, 8005ad4 <_strtod_l+0x934>
 8005aa2:	f7ff fb5b 	bl	800515c <sulp>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005aae:	f7fa fb5d 	bl	800016c <__adddf3>
 8005ab2:	4680      	mov	r8, r0
 8005ab4:	4689      	mov	r9, r1
 8005ab6:	e7df      	b.n	8005a78 <_strtod_l+0x8d8>
 8005ab8:	4013      	ands	r3, r2
 8005aba:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005abe:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005ac2:	f04f 38ff 	mov.w	r8, #4294967295
 8005ac6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005aca:	e7d5      	b.n	8005a78 <_strtod_l+0x8d8>
 8005acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ace:	ea13 0f08 	tst.w	r3, r8
 8005ad2:	e7e0      	b.n	8005a96 <_strtod_l+0x8f6>
 8005ad4:	f7ff fb42 	bl	800515c <sulp>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	460b      	mov	r3, r1
 8005adc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ae0:	f7fa fb42 	bl	8000168 <__aeabi_dsub>
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	4680      	mov	r8, r0
 8005aea:	4689      	mov	r9, r1
 8005aec:	f7fa ff5c 	bl	80009a8 <__aeabi_dcmpeq>
 8005af0:	2800      	cmp	r0, #0
 8005af2:	d0c1      	beq.n	8005a78 <_strtod_l+0x8d8>
 8005af4:	e608      	b.n	8005708 <_strtod_l+0x568>
 8005af6:	4658      	mov	r0, fp
 8005af8:	9904      	ldr	r1, [sp, #16]
 8005afa:	f002 f83d 	bl	8007b78 <__ratio>
 8005afe:	2200      	movs	r2, #0
 8005b00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b04:	4606      	mov	r6, r0
 8005b06:	460f      	mov	r7, r1
 8005b08:	f7fa ff62 	bl	80009d0 <__aeabi_dcmple>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	d070      	beq.n	8005bf2 <_strtod_l+0xa52>
 8005b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d042      	beq.n	8005b9c <_strtod_l+0x9fc>
 8005b16:	2600      	movs	r6, #0
 8005b18:	4f62      	ldr	r7, [pc, #392]	; (8005ca4 <_strtod_l+0xb04>)
 8005b1a:	4d62      	ldr	r5, [pc, #392]	; (8005ca4 <_strtod_l+0xb04>)
 8005b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b22:	0d1b      	lsrs	r3, r3, #20
 8005b24:	051b      	lsls	r3, r3, #20
 8005b26:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b2a:	4b5f      	ldr	r3, [pc, #380]	; (8005ca8 <_strtod_l+0xb08>)
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	f040 80c3 	bne.w	8005cb8 <_strtod_l+0xb18>
 8005b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b34:	4640      	mov	r0, r8
 8005b36:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	f001 ff46 	bl	80079cc <__ulp>
 8005b40:	4602      	mov	r2, r0
 8005b42:	460b      	mov	r3, r1
 8005b44:	4630      	mov	r0, r6
 8005b46:	4639      	mov	r1, r7
 8005b48:	f7fa fcc6 	bl	80004d8 <__aeabi_dmul>
 8005b4c:	4642      	mov	r2, r8
 8005b4e:	464b      	mov	r3, r9
 8005b50:	f7fa fb0c 	bl	800016c <__adddf3>
 8005b54:	460b      	mov	r3, r1
 8005b56:	4951      	ldr	r1, [pc, #324]	; (8005c9c <_strtod_l+0xafc>)
 8005b58:	4a54      	ldr	r2, [pc, #336]	; (8005cac <_strtod_l+0xb0c>)
 8005b5a:	4019      	ands	r1, r3
 8005b5c:	4291      	cmp	r1, r2
 8005b5e:	4680      	mov	r8, r0
 8005b60:	d95d      	bls.n	8005c1e <_strtod_l+0xa7e>
 8005b62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b64:	4b4e      	ldr	r3, [pc, #312]	; (8005ca0 <_strtod_l+0xb00>)
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d103      	bne.n	8005b72 <_strtod_l+0x9d2>
 8005b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	f43f ad56 	beq.w	800561e <_strtod_l+0x47e>
 8005b72:	f04f 38ff 	mov.w	r8, #4294967295
 8005b76:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005ca0 <_strtod_l+0xb00>
 8005b7a:	4650      	mov	r0, sl
 8005b7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b7e:	f001 fbf5 	bl	800736c <_Bfree>
 8005b82:	4650      	mov	r0, sl
 8005b84:	9906      	ldr	r1, [sp, #24]
 8005b86:	f001 fbf1 	bl	800736c <_Bfree>
 8005b8a:	4650      	mov	r0, sl
 8005b8c:	9904      	ldr	r1, [sp, #16]
 8005b8e:	f001 fbed 	bl	800736c <_Bfree>
 8005b92:	4659      	mov	r1, fp
 8005b94:	4650      	mov	r0, sl
 8005b96:	f001 fbe9 	bl	800736c <_Bfree>
 8005b9a:	e627      	b.n	80057ec <_strtod_l+0x64c>
 8005b9c:	f1b8 0f00 	cmp.w	r8, #0
 8005ba0:	d119      	bne.n	8005bd6 <_strtod_l+0xa36>
 8005ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ba8:	b9e3      	cbnz	r3, 8005be4 <_strtod_l+0xa44>
 8005baa:	2200      	movs	r2, #0
 8005bac:	4630      	mov	r0, r6
 8005bae:	4639      	mov	r1, r7
 8005bb0:	4b3c      	ldr	r3, [pc, #240]	; (8005ca4 <_strtod_l+0xb04>)
 8005bb2:	f7fa ff03 	bl	80009bc <__aeabi_dcmplt>
 8005bb6:	b9c8      	cbnz	r0, 8005bec <_strtod_l+0xa4c>
 8005bb8:	2200      	movs	r2, #0
 8005bba:	4630      	mov	r0, r6
 8005bbc:	4639      	mov	r1, r7
 8005bbe:	4b3c      	ldr	r3, [pc, #240]	; (8005cb0 <_strtod_l+0xb10>)
 8005bc0:	f7fa fc8a 	bl	80004d8 <__aeabi_dmul>
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	460d      	mov	r5, r1
 8005bc8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005bcc:	9416      	str	r4, [sp, #88]	; 0x58
 8005bce:	9317      	str	r3, [sp, #92]	; 0x5c
 8005bd0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005bd4:	e7a2      	b.n	8005b1c <_strtod_l+0x97c>
 8005bd6:	f1b8 0f01 	cmp.w	r8, #1
 8005bda:	d103      	bne.n	8005be4 <_strtod_l+0xa44>
 8005bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f43f ad92 	beq.w	8005708 <_strtod_l+0x568>
 8005be4:	2600      	movs	r6, #0
 8005be6:	2400      	movs	r4, #0
 8005be8:	4f32      	ldr	r7, [pc, #200]	; (8005cb4 <_strtod_l+0xb14>)
 8005bea:	e796      	b.n	8005b1a <_strtod_l+0x97a>
 8005bec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005bee:	4d30      	ldr	r5, [pc, #192]	; (8005cb0 <_strtod_l+0xb10>)
 8005bf0:	e7ea      	b.n	8005bc8 <_strtod_l+0xa28>
 8005bf2:	4b2f      	ldr	r3, [pc, #188]	; (8005cb0 <_strtod_l+0xb10>)
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	4630      	mov	r0, r6
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	f7fa fc6d 	bl	80004d8 <__aeabi_dmul>
 8005bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c00:	4604      	mov	r4, r0
 8005c02:	460d      	mov	r5, r1
 8005c04:	b933      	cbnz	r3, 8005c14 <_strtod_l+0xa74>
 8005c06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c0a:	9010      	str	r0, [sp, #64]	; 0x40
 8005c0c:	9311      	str	r3, [sp, #68]	; 0x44
 8005c0e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005c12:	e783      	b.n	8005b1c <_strtod_l+0x97c>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005c1c:	e7f7      	b.n	8005c0e <_strtod_l+0xa6e>
 8005c1e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005c22:	9b05      	ldr	r3, [sp, #20]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d1a8      	bne.n	8005b7a <_strtod_l+0x9da>
 8005c28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005c2e:	0d1b      	lsrs	r3, r3, #20
 8005c30:	051b      	lsls	r3, r3, #20
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d1a1      	bne.n	8005b7a <_strtod_l+0x9da>
 8005c36:	4620      	mov	r0, r4
 8005c38:	4629      	mov	r1, r5
 8005c3a:	f7fa ff95 	bl	8000b68 <__aeabi_d2lz>
 8005c3e:	f7fa fc1d 	bl	800047c <__aeabi_l2d>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4620      	mov	r0, r4
 8005c48:	4629      	mov	r1, r5
 8005c4a:	f7fa fa8d 	bl	8000168 <__aeabi_dsub>
 8005c4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c54:	ea43 0308 	orr.w	r3, r3, r8
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	4604      	mov	r4, r0
 8005c5c:	460d      	mov	r5, r1
 8005c5e:	d066      	beq.n	8005d2e <_strtod_l+0xb8e>
 8005c60:	a309      	add	r3, pc, #36	; (adr r3, 8005c88 <_strtod_l+0xae8>)
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f7fa fea9 	bl	80009bc <__aeabi_dcmplt>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	f47f ace2 	bne.w	8005634 <_strtod_l+0x494>
 8005c70:	a307      	add	r3, pc, #28	; (adr r3, 8005c90 <_strtod_l+0xaf0>)
 8005c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c76:	4620      	mov	r0, r4
 8005c78:	4629      	mov	r1, r5
 8005c7a:	f7fa febd 	bl	80009f8 <__aeabi_dcmpgt>
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	f43f af7b 	beq.w	8005b7a <_strtod_l+0x9da>
 8005c84:	e4d6      	b.n	8005634 <_strtod_l+0x494>
 8005c86:	bf00      	nop
 8005c88:	94a03595 	.word	0x94a03595
 8005c8c:	3fdfffff 	.word	0x3fdfffff
 8005c90:	35afe535 	.word	0x35afe535
 8005c94:	3fe00000 	.word	0x3fe00000
 8005c98:	000fffff 	.word	0x000fffff
 8005c9c:	7ff00000 	.word	0x7ff00000
 8005ca0:	7fefffff 	.word	0x7fefffff
 8005ca4:	3ff00000 	.word	0x3ff00000
 8005ca8:	7fe00000 	.word	0x7fe00000
 8005cac:	7c9fffff 	.word	0x7c9fffff
 8005cb0:	3fe00000 	.word	0x3fe00000
 8005cb4:	bff00000 	.word	0xbff00000
 8005cb8:	9b05      	ldr	r3, [sp, #20]
 8005cba:	b313      	cbz	r3, 8005d02 <_strtod_l+0xb62>
 8005cbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cbe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005cc2:	d81e      	bhi.n	8005d02 <_strtod_l+0xb62>
 8005cc4:	a326      	add	r3, pc, #152	; (adr r3, 8005d60 <_strtod_l+0xbc0>)
 8005cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cca:	4620      	mov	r0, r4
 8005ccc:	4629      	mov	r1, r5
 8005cce:	f7fa fe7f 	bl	80009d0 <__aeabi_dcmple>
 8005cd2:	b190      	cbz	r0, 8005cfa <_strtod_l+0xb5a>
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	f7fa fed6 	bl	8000a88 <__aeabi_d2uiz>
 8005cdc:	2801      	cmp	r0, #1
 8005cde:	bf38      	it	cc
 8005ce0:	2001      	movcc	r0, #1
 8005ce2:	f7fa fb7f 	bl	80003e4 <__aeabi_ui2d>
 8005ce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ce8:	4604      	mov	r4, r0
 8005cea:	460d      	mov	r5, r1
 8005cec:	b9d3      	cbnz	r3, 8005d24 <_strtod_l+0xb84>
 8005cee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005cf2:	9012      	str	r0, [sp, #72]	; 0x48
 8005cf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8005cf6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005cfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005cfc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005d00:	1a9f      	subs	r7, r3, r2
 8005d02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d06:	f001 fe61 	bl	80079cc <__ulp>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	4630      	mov	r0, r6
 8005d10:	4639      	mov	r1, r7
 8005d12:	f7fa fbe1 	bl	80004d8 <__aeabi_dmul>
 8005d16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d1a:	f7fa fa27 	bl	800016c <__adddf3>
 8005d1e:	4680      	mov	r8, r0
 8005d20:	4689      	mov	r9, r1
 8005d22:	e77e      	b.n	8005c22 <_strtod_l+0xa82>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005d2c:	e7e3      	b.n	8005cf6 <_strtod_l+0xb56>
 8005d2e:	a30e      	add	r3, pc, #56	; (adr r3, 8005d68 <_strtod_l+0xbc8>)
 8005d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d34:	f7fa fe42 	bl	80009bc <__aeabi_dcmplt>
 8005d38:	e7a1      	b.n	8005c7e <_strtod_l+0xade>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	930a      	str	r3, [sp, #40]	; 0x28
 8005d3e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005d40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	f7ff ba71 	b.w	800522a <_strtod_l+0x8a>
 8005d48:	2a65      	cmp	r2, #101	; 0x65
 8005d4a:	f43f ab63 	beq.w	8005414 <_strtod_l+0x274>
 8005d4e:	2a45      	cmp	r2, #69	; 0x45
 8005d50:	f43f ab60 	beq.w	8005414 <_strtod_l+0x274>
 8005d54:	2301      	movs	r3, #1
 8005d56:	f7ff bb95 	b.w	8005484 <_strtod_l+0x2e4>
 8005d5a:	bf00      	nop
 8005d5c:	f3af 8000 	nop.w
 8005d60:	ffc00000 	.word	0xffc00000
 8005d64:	41dfffff 	.word	0x41dfffff
 8005d68:	94a03595 	.word	0x94a03595
 8005d6c:	3fcfffff 	.word	0x3fcfffff

08005d70 <_strtod_r>:
 8005d70:	4b01      	ldr	r3, [pc, #4]	; (8005d78 <_strtod_r+0x8>)
 8005d72:	f7ff ba15 	b.w	80051a0 <_strtod_l>
 8005d76:	bf00      	nop
 8005d78:	20000074 	.word	0x20000074

08005d7c <_strtol_l.constprop.0>:
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d82:	4680      	mov	r8, r0
 8005d84:	d001      	beq.n	8005d8a <_strtol_l.constprop.0+0xe>
 8005d86:	2b24      	cmp	r3, #36	; 0x24
 8005d88:	d906      	bls.n	8005d98 <_strtol_l.constprop.0+0x1c>
 8005d8a:	f7fe fb23 	bl	80043d4 <__errno>
 8005d8e:	2316      	movs	r3, #22
 8005d90:	6003      	str	r3, [r0, #0]
 8005d92:	2000      	movs	r0, #0
 8005d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d98:	460d      	mov	r5, r1
 8005d9a:	4f35      	ldr	r7, [pc, #212]	; (8005e70 <_strtol_l.constprop.0+0xf4>)
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005da2:	5de6      	ldrb	r6, [r4, r7]
 8005da4:	f016 0608 	ands.w	r6, r6, #8
 8005da8:	d1f8      	bne.n	8005d9c <_strtol_l.constprop.0+0x20>
 8005daa:	2c2d      	cmp	r4, #45	; 0x2d
 8005dac:	d12f      	bne.n	8005e0e <_strtol_l.constprop.0+0x92>
 8005dae:	2601      	movs	r6, #1
 8005db0:	782c      	ldrb	r4, [r5, #0]
 8005db2:	1c85      	adds	r5, r0, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d057      	beq.n	8005e68 <_strtol_l.constprop.0+0xec>
 8005db8:	2b10      	cmp	r3, #16
 8005dba:	d109      	bne.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005dbc:	2c30      	cmp	r4, #48	; 0x30
 8005dbe:	d107      	bne.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005dc0:	7828      	ldrb	r0, [r5, #0]
 8005dc2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005dc6:	2858      	cmp	r0, #88	; 0x58
 8005dc8:	d149      	bne.n	8005e5e <_strtol_l.constprop.0+0xe2>
 8005dca:	2310      	movs	r3, #16
 8005dcc:	786c      	ldrb	r4, [r5, #1]
 8005dce:	3502      	adds	r5, #2
 8005dd0:	2700      	movs	r7, #0
 8005dd2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8005dd6:	f10e 3eff 	add.w	lr, lr, #4294967295
 8005dda:	fbbe f9f3 	udiv	r9, lr, r3
 8005dde:	4638      	mov	r0, r7
 8005de0:	fb03 ea19 	mls	sl, r3, r9, lr
 8005de4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005de8:	f1bc 0f09 	cmp.w	ip, #9
 8005dec:	d814      	bhi.n	8005e18 <_strtol_l.constprop.0+0x9c>
 8005dee:	4664      	mov	r4, ip
 8005df0:	42a3      	cmp	r3, r4
 8005df2:	dd22      	ble.n	8005e3a <_strtol_l.constprop.0+0xbe>
 8005df4:	2f00      	cmp	r7, #0
 8005df6:	db1d      	blt.n	8005e34 <_strtol_l.constprop.0+0xb8>
 8005df8:	4581      	cmp	r9, r0
 8005dfa:	d31b      	bcc.n	8005e34 <_strtol_l.constprop.0+0xb8>
 8005dfc:	d101      	bne.n	8005e02 <_strtol_l.constprop.0+0x86>
 8005dfe:	45a2      	cmp	sl, r4
 8005e00:	db18      	blt.n	8005e34 <_strtol_l.constprop.0+0xb8>
 8005e02:	2701      	movs	r7, #1
 8005e04:	fb00 4003 	mla	r0, r0, r3, r4
 8005e08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e0c:	e7ea      	b.n	8005de4 <_strtol_l.constprop.0+0x68>
 8005e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8005e10:	bf04      	itt	eq
 8005e12:	782c      	ldrbeq	r4, [r5, #0]
 8005e14:	1c85      	addeq	r5, r0, #2
 8005e16:	e7cd      	b.n	8005db4 <_strtol_l.constprop.0+0x38>
 8005e18:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005e1c:	f1bc 0f19 	cmp.w	ip, #25
 8005e20:	d801      	bhi.n	8005e26 <_strtol_l.constprop.0+0xaa>
 8005e22:	3c37      	subs	r4, #55	; 0x37
 8005e24:	e7e4      	b.n	8005df0 <_strtol_l.constprop.0+0x74>
 8005e26:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005e2a:	f1bc 0f19 	cmp.w	ip, #25
 8005e2e:	d804      	bhi.n	8005e3a <_strtol_l.constprop.0+0xbe>
 8005e30:	3c57      	subs	r4, #87	; 0x57
 8005e32:	e7dd      	b.n	8005df0 <_strtol_l.constprop.0+0x74>
 8005e34:	f04f 37ff 	mov.w	r7, #4294967295
 8005e38:	e7e6      	b.n	8005e08 <_strtol_l.constprop.0+0x8c>
 8005e3a:	2f00      	cmp	r7, #0
 8005e3c:	da07      	bge.n	8005e4e <_strtol_l.constprop.0+0xd2>
 8005e3e:	2322      	movs	r3, #34	; 0x22
 8005e40:	4670      	mov	r0, lr
 8005e42:	f8c8 3000 	str.w	r3, [r8]
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	d0a4      	beq.n	8005d94 <_strtol_l.constprop.0+0x18>
 8005e4a:	1e69      	subs	r1, r5, #1
 8005e4c:	e005      	b.n	8005e5a <_strtol_l.constprop.0+0xde>
 8005e4e:	b106      	cbz	r6, 8005e52 <_strtol_l.constprop.0+0xd6>
 8005e50:	4240      	negs	r0, r0
 8005e52:	2a00      	cmp	r2, #0
 8005e54:	d09e      	beq.n	8005d94 <_strtol_l.constprop.0+0x18>
 8005e56:	2f00      	cmp	r7, #0
 8005e58:	d1f7      	bne.n	8005e4a <_strtol_l.constprop.0+0xce>
 8005e5a:	6011      	str	r1, [r2, #0]
 8005e5c:	e79a      	b.n	8005d94 <_strtol_l.constprop.0+0x18>
 8005e5e:	2430      	movs	r4, #48	; 0x30
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1b5      	bne.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005e64:	2308      	movs	r3, #8
 8005e66:	e7b3      	b.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005e68:	2c30      	cmp	r4, #48	; 0x30
 8005e6a:	d0a9      	beq.n	8005dc0 <_strtol_l.constprop.0+0x44>
 8005e6c:	230a      	movs	r3, #10
 8005e6e:	e7af      	b.n	8005dd0 <_strtol_l.constprop.0+0x54>
 8005e70:	08008e29 	.word	0x08008e29

08005e74 <_strtol_r>:
 8005e74:	f7ff bf82 	b.w	8005d7c <_strtol_l.constprop.0>

08005e78 <_vsiprintf_r>:
 8005e78:	b500      	push	{lr}
 8005e7a:	b09b      	sub	sp, #108	; 0x6c
 8005e7c:	9100      	str	r1, [sp, #0]
 8005e7e:	9104      	str	r1, [sp, #16]
 8005e80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e84:	9105      	str	r1, [sp, #20]
 8005e86:	9102      	str	r1, [sp, #8]
 8005e88:	4905      	ldr	r1, [pc, #20]	; (8005ea0 <_vsiprintf_r+0x28>)
 8005e8a:	9103      	str	r1, [sp, #12]
 8005e8c:	4669      	mov	r1, sp
 8005e8e:	f002 f831 	bl	8007ef4 <_svfiprintf_r>
 8005e92:	2200      	movs	r2, #0
 8005e94:	9b00      	ldr	r3, [sp, #0]
 8005e96:	701a      	strb	r2, [r3, #0]
 8005e98:	b01b      	add	sp, #108	; 0x6c
 8005e9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e9e:	bf00      	nop
 8005ea0:	ffff0208 	.word	0xffff0208

08005ea4 <vsiprintf>:
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	460a      	mov	r2, r1
 8005ea8:	4601      	mov	r1, r0
 8005eaa:	4802      	ldr	r0, [pc, #8]	; (8005eb4 <vsiprintf+0x10>)
 8005eac:	6800      	ldr	r0, [r0, #0]
 8005eae:	f7ff bfe3 	b.w	8005e78 <_vsiprintf_r>
 8005eb2:	bf00      	nop
 8005eb4:	2000000c 	.word	0x2000000c

08005eb8 <quorem>:
 8005eb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ebc:	6903      	ldr	r3, [r0, #16]
 8005ebe:	690c      	ldr	r4, [r1, #16]
 8005ec0:	4607      	mov	r7, r0
 8005ec2:	42a3      	cmp	r3, r4
 8005ec4:	f2c0 8082 	blt.w	8005fcc <quorem+0x114>
 8005ec8:	3c01      	subs	r4, #1
 8005eca:	f100 0514 	add.w	r5, r0, #20
 8005ece:	f101 0814 	add.w	r8, r1, #20
 8005ed2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ed6:	9301      	str	r3, [sp, #4]
 8005ed8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005edc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ee8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005eec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ef0:	d331      	bcc.n	8005f56 <quorem+0x9e>
 8005ef2:	f04f 0e00 	mov.w	lr, #0
 8005ef6:	4640      	mov	r0, r8
 8005ef8:	46ac      	mov	ip, r5
 8005efa:	46f2      	mov	sl, lr
 8005efc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f00:	b293      	uxth	r3, r2
 8005f02:	fb06 e303 	mla	r3, r6, r3, lr
 8005f06:	0c12      	lsrs	r2, r2, #16
 8005f08:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	fb06 e202 	mla	r2, r6, r2, lr
 8005f12:	ebaa 0303 	sub.w	r3, sl, r3
 8005f16:	f8dc a000 	ldr.w	sl, [ip]
 8005f1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f1e:	fa1f fa8a 	uxth.w	sl, sl
 8005f22:	4453      	add	r3, sl
 8005f24:	f8dc a000 	ldr.w	sl, [ip]
 8005f28:	b292      	uxth	r2, r2
 8005f2a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f2e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f38:	4581      	cmp	r9, r0
 8005f3a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f3e:	f84c 3b04 	str.w	r3, [ip], #4
 8005f42:	d2db      	bcs.n	8005efc <quorem+0x44>
 8005f44:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f48:	b92b      	cbnz	r3, 8005f56 <quorem+0x9e>
 8005f4a:	9b01      	ldr	r3, [sp, #4]
 8005f4c:	3b04      	subs	r3, #4
 8005f4e:	429d      	cmp	r5, r3
 8005f50:	461a      	mov	r2, r3
 8005f52:	d32f      	bcc.n	8005fb4 <quorem+0xfc>
 8005f54:	613c      	str	r4, [r7, #16]
 8005f56:	4638      	mov	r0, r7
 8005f58:	f001 fc90 	bl	800787c <__mcmp>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	db25      	blt.n	8005fac <quorem+0xf4>
 8005f60:	4628      	mov	r0, r5
 8005f62:	f04f 0c00 	mov.w	ip, #0
 8005f66:	3601      	adds	r6, #1
 8005f68:	f858 1b04 	ldr.w	r1, [r8], #4
 8005f6c:	f8d0 e000 	ldr.w	lr, [r0]
 8005f70:	b28b      	uxth	r3, r1
 8005f72:	ebac 0303 	sub.w	r3, ip, r3
 8005f76:	fa1f f28e 	uxth.w	r2, lr
 8005f7a:	4413      	add	r3, r2
 8005f7c:	0c0a      	lsrs	r2, r1, #16
 8005f7e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005f82:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f8c:	45c1      	cmp	r9, r8
 8005f8e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005f92:	f840 3b04 	str.w	r3, [r0], #4
 8005f96:	d2e7      	bcs.n	8005f68 <quorem+0xb0>
 8005f98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fa0:	b922      	cbnz	r2, 8005fac <quorem+0xf4>
 8005fa2:	3b04      	subs	r3, #4
 8005fa4:	429d      	cmp	r5, r3
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	d30a      	bcc.n	8005fc0 <quorem+0x108>
 8005faa:	613c      	str	r4, [r7, #16]
 8005fac:	4630      	mov	r0, r6
 8005fae:	b003      	add	sp, #12
 8005fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fb4:	6812      	ldr	r2, [r2, #0]
 8005fb6:	3b04      	subs	r3, #4
 8005fb8:	2a00      	cmp	r2, #0
 8005fba:	d1cb      	bne.n	8005f54 <quorem+0x9c>
 8005fbc:	3c01      	subs	r4, #1
 8005fbe:	e7c6      	b.n	8005f4e <quorem+0x96>
 8005fc0:	6812      	ldr	r2, [r2, #0]
 8005fc2:	3b04      	subs	r3, #4
 8005fc4:	2a00      	cmp	r2, #0
 8005fc6:	d1f0      	bne.n	8005faa <quorem+0xf2>
 8005fc8:	3c01      	subs	r4, #1
 8005fca:	e7eb      	b.n	8005fa4 <quorem+0xec>
 8005fcc:	2000      	movs	r0, #0
 8005fce:	e7ee      	b.n	8005fae <quorem+0xf6>

08005fd0 <_dtoa_r>:
 8005fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd4:	4616      	mov	r6, r2
 8005fd6:	461f      	mov	r7, r3
 8005fd8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005fda:	b099      	sub	sp, #100	; 0x64
 8005fdc:	4605      	mov	r5, r0
 8005fde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005fe2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005fe6:	b974      	cbnz	r4, 8006006 <_dtoa_r+0x36>
 8005fe8:	2010      	movs	r0, #16
 8005fea:	f001 f949 	bl	8007280 <malloc>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	6268      	str	r0, [r5, #36]	; 0x24
 8005ff2:	b920      	cbnz	r0, 8005ffe <_dtoa_r+0x2e>
 8005ff4:	21ea      	movs	r1, #234	; 0xea
 8005ff6:	4ba8      	ldr	r3, [pc, #672]	; (8006298 <_dtoa_r+0x2c8>)
 8005ff8:	48a8      	ldr	r0, [pc, #672]	; (800629c <_dtoa_r+0x2cc>)
 8005ffa:	f002 f8b3 	bl	8008164 <__assert_func>
 8005ffe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006002:	6004      	str	r4, [r0, #0]
 8006004:	60c4      	str	r4, [r0, #12]
 8006006:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006008:	6819      	ldr	r1, [r3, #0]
 800600a:	b151      	cbz	r1, 8006022 <_dtoa_r+0x52>
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	2301      	movs	r3, #1
 8006010:	4093      	lsls	r3, r2
 8006012:	604a      	str	r2, [r1, #4]
 8006014:	608b      	str	r3, [r1, #8]
 8006016:	4628      	mov	r0, r5
 8006018:	f001 f9a8 	bl	800736c <_Bfree>
 800601c:	2200      	movs	r2, #0
 800601e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	1e3b      	subs	r3, r7, #0
 8006024:	bfaf      	iteee	ge
 8006026:	2300      	movge	r3, #0
 8006028:	2201      	movlt	r2, #1
 800602a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800602e:	9305      	strlt	r3, [sp, #20]
 8006030:	bfa8      	it	ge
 8006032:	f8c8 3000 	strge.w	r3, [r8]
 8006036:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800603a:	4b99      	ldr	r3, [pc, #612]	; (80062a0 <_dtoa_r+0x2d0>)
 800603c:	bfb8      	it	lt
 800603e:	f8c8 2000 	strlt.w	r2, [r8]
 8006042:	ea33 0309 	bics.w	r3, r3, r9
 8006046:	d119      	bne.n	800607c <_dtoa_r+0xac>
 8006048:	f242 730f 	movw	r3, #9999	; 0x270f
 800604c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800604e:	6013      	str	r3, [r2, #0]
 8006050:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006054:	4333      	orrs	r3, r6
 8006056:	f000 857f 	beq.w	8006b58 <_dtoa_r+0xb88>
 800605a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800605c:	b953      	cbnz	r3, 8006074 <_dtoa_r+0xa4>
 800605e:	4b91      	ldr	r3, [pc, #580]	; (80062a4 <_dtoa_r+0x2d4>)
 8006060:	e022      	b.n	80060a8 <_dtoa_r+0xd8>
 8006062:	4b91      	ldr	r3, [pc, #580]	; (80062a8 <_dtoa_r+0x2d8>)
 8006064:	9303      	str	r3, [sp, #12]
 8006066:	3308      	adds	r3, #8
 8006068:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	9803      	ldr	r0, [sp, #12]
 800606e:	b019      	add	sp, #100	; 0x64
 8006070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006074:	4b8b      	ldr	r3, [pc, #556]	; (80062a4 <_dtoa_r+0x2d4>)
 8006076:	9303      	str	r3, [sp, #12]
 8006078:	3303      	adds	r3, #3
 800607a:	e7f5      	b.n	8006068 <_dtoa_r+0x98>
 800607c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006080:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006088:	2200      	movs	r2, #0
 800608a:	2300      	movs	r3, #0
 800608c:	f7fa fc8c 	bl	80009a8 <__aeabi_dcmpeq>
 8006090:	4680      	mov	r8, r0
 8006092:	b158      	cbz	r0, 80060ac <_dtoa_r+0xdc>
 8006094:	2301      	movs	r3, #1
 8006096:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006098:	6013      	str	r3, [r2, #0]
 800609a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800609c:	2b00      	cmp	r3, #0
 800609e:	f000 8558 	beq.w	8006b52 <_dtoa_r+0xb82>
 80060a2:	4882      	ldr	r0, [pc, #520]	; (80062ac <_dtoa_r+0x2dc>)
 80060a4:	6018      	str	r0, [r3, #0]
 80060a6:	1e43      	subs	r3, r0, #1
 80060a8:	9303      	str	r3, [sp, #12]
 80060aa:	e7df      	b.n	800606c <_dtoa_r+0x9c>
 80060ac:	ab16      	add	r3, sp, #88	; 0x58
 80060ae:	9301      	str	r3, [sp, #4]
 80060b0:	ab17      	add	r3, sp, #92	; 0x5c
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	4628      	mov	r0, r5
 80060b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80060ba:	f001 fd01 	bl	8007ac0 <__d2b>
 80060be:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80060c2:	4683      	mov	fp, r0
 80060c4:	2c00      	cmp	r4, #0
 80060c6:	d07f      	beq.n	80061c8 <_dtoa_r+0x1f8>
 80060c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ce:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80060d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060d6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80060da:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80060de:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80060e2:	2200      	movs	r2, #0
 80060e4:	4b72      	ldr	r3, [pc, #456]	; (80062b0 <_dtoa_r+0x2e0>)
 80060e6:	f7fa f83f 	bl	8000168 <__aeabi_dsub>
 80060ea:	a365      	add	r3, pc, #404	; (adr r3, 8006280 <_dtoa_r+0x2b0>)
 80060ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f0:	f7fa f9f2 	bl	80004d8 <__aeabi_dmul>
 80060f4:	a364      	add	r3, pc, #400	; (adr r3, 8006288 <_dtoa_r+0x2b8>)
 80060f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fa:	f7fa f837 	bl	800016c <__adddf3>
 80060fe:	4606      	mov	r6, r0
 8006100:	4620      	mov	r0, r4
 8006102:	460f      	mov	r7, r1
 8006104:	f7fa f97e 	bl	8000404 <__aeabi_i2d>
 8006108:	a361      	add	r3, pc, #388	; (adr r3, 8006290 <_dtoa_r+0x2c0>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f7fa f9e3 	bl	80004d8 <__aeabi_dmul>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4630      	mov	r0, r6
 8006118:	4639      	mov	r1, r7
 800611a:	f7fa f827 	bl	800016c <__adddf3>
 800611e:	4606      	mov	r6, r0
 8006120:	460f      	mov	r7, r1
 8006122:	f7fa fc89 	bl	8000a38 <__aeabi_d2iz>
 8006126:	2200      	movs	r2, #0
 8006128:	4682      	mov	sl, r0
 800612a:	2300      	movs	r3, #0
 800612c:	4630      	mov	r0, r6
 800612e:	4639      	mov	r1, r7
 8006130:	f7fa fc44 	bl	80009bc <__aeabi_dcmplt>
 8006134:	b148      	cbz	r0, 800614a <_dtoa_r+0x17a>
 8006136:	4650      	mov	r0, sl
 8006138:	f7fa f964 	bl	8000404 <__aeabi_i2d>
 800613c:	4632      	mov	r2, r6
 800613e:	463b      	mov	r3, r7
 8006140:	f7fa fc32 	bl	80009a8 <__aeabi_dcmpeq>
 8006144:	b908      	cbnz	r0, 800614a <_dtoa_r+0x17a>
 8006146:	f10a 3aff 	add.w	sl, sl, #4294967295
 800614a:	f1ba 0f16 	cmp.w	sl, #22
 800614e:	d858      	bhi.n	8006202 <_dtoa_r+0x232>
 8006150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006154:	4b57      	ldr	r3, [pc, #348]	; (80062b4 <_dtoa_r+0x2e4>)
 8006156:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800615a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615e:	f7fa fc2d 	bl	80009bc <__aeabi_dcmplt>
 8006162:	2800      	cmp	r0, #0
 8006164:	d04f      	beq.n	8006206 <_dtoa_r+0x236>
 8006166:	2300      	movs	r3, #0
 8006168:	f10a 3aff 	add.w	sl, sl, #4294967295
 800616c:	930f      	str	r3, [sp, #60]	; 0x3c
 800616e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006170:	1b1c      	subs	r4, r3, r4
 8006172:	1e63      	subs	r3, r4, #1
 8006174:	9309      	str	r3, [sp, #36]	; 0x24
 8006176:	bf49      	itett	mi
 8006178:	f1c4 0301 	rsbmi	r3, r4, #1
 800617c:	2300      	movpl	r3, #0
 800617e:	9306      	strmi	r3, [sp, #24]
 8006180:	2300      	movmi	r3, #0
 8006182:	bf54      	ite	pl
 8006184:	9306      	strpl	r3, [sp, #24]
 8006186:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006188:	f1ba 0f00 	cmp.w	sl, #0
 800618c:	db3d      	blt.n	800620a <_dtoa_r+0x23a>
 800618e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006190:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006194:	4453      	add	r3, sl
 8006196:	9309      	str	r3, [sp, #36]	; 0x24
 8006198:	2300      	movs	r3, #0
 800619a:	930a      	str	r3, [sp, #40]	; 0x28
 800619c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800619e:	2b09      	cmp	r3, #9
 80061a0:	f200 808c 	bhi.w	80062bc <_dtoa_r+0x2ec>
 80061a4:	2b05      	cmp	r3, #5
 80061a6:	bfc4      	itt	gt
 80061a8:	3b04      	subgt	r3, #4
 80061aa:	9322      	strgt	r3, [sp, #136]	; 0x88
 80061ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80061ae:	bfc8      	it	gt
 80061b0:	2400      	movgt	r4, #0
 80061b2:	f1a3 0302 	sub.w	r3, r3, #2
 80061b6:	bfd8      	it	le
 80061b8:	2401      	movle	r4, #1
 80061ba:	2b03      	cmp	r3, #3
 80061bc:	f200 808a 	bhi.w	80062d4 <_dtoa_r+0x304>
 80061c0:	e8df f003 	tbb	[pc, r3]
 80061c4:	5b4d4f2d 	.word	0x5b4d4f2d
 80061c8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80061cc:	441c      	add	r4, r3
 80061ce:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80061d2:	2b20      	cmp	r3, #32
 80061d4:	bfc3      	ittte	gt
 80061d6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80061da:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80061de:	fa09 f303 	lslgt.w	r3, r9, r3
 80061e2:	f1c3 0320 	rsble	r3, r3, #32
 80061e6:	bfc6      	itte	gt
 80061e8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80061ec:	4318      	orrgt	r0, r3
 80061ee:	fa06 f003 	lslle.w	r0, r6, r3
 80061f2:	f7fa f8f7 	bl	80003e4 <__aeabi_ui2d>
 80061f6:	2301      	movs	r3, #1
 80061f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80061fc:	3c01      	subs	r4, #1
 80061fe:	9313      	str	r3, [sp, #76]	; 0x4c
 8006200:	e76f      	b.n	80060e2 <_dtoa_r+0x112>
 8006202:	2301      	movs	r3, #1
 8006204:	e7b2      	b.n	800616c <_dtoa_r+0x19c>
 8006206:	900f      	str	r0, [sp, #60]	; 0x3c
 8006208:	e7b1      	b.n	800616e <_dtoa_r+0x19e>
 800620a:	9b06      	ldr	r3, [sp, #24]
 800620c:	eba3 030a 	sub.w	r3, r3, sl
 8006210:	9306      	str	r3, [sp, #24]
 8006212:	f1ca 0300 	rsb	r3, sl, #0
 8006216:	930a      	str	r3, [sp, #40]	; 0x28
 8006218:	2300      	movs	r3, #0
 800621a:	930e      	str	r3, [sp, #56]	; 0x38
 800621c:	e7be      	b.n	800619c <_dtoa_r+0x1cc>
 800621e:	2300      	movs	r3, #0
 8006220:	930b      	str	r3, [sp, #44]	; 0x2c
 8006222:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006224:	2b00      	cmp	r3, #0
 8006226:	dc58      	bgt.n	80062da <_dtoa_r+0x30a>
 8006228:	f04f 0901 	mov.w	r9, #1
 800622c:	464b      	mov	r3, r9
 800622e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006232:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006236:	2200      	movs	r2, #0
 8006238:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800623a:	6042      	str	r2, [r0, #4]
 800623c:	2204      	movs	r2, #4
 800623e:	f102 0614 	add.w	r6, r2, #20
 8006242:	429e      	cmp	r6, r3
 8006244:	6841      	ldr	r1, [r0, #4]
 8006246:	d94e      	bls.n	80062e6 <_dtoa_r+0x316>
 8006248:	4628      	mov	r0, r5
 800624a:	f001 f84f 	bl	80072ec <_Balloc>
 800624e:	9003      	str	r0, [sp, #12]
 8006250:	2800      	cmp	r0, #0
 8006252:	d14c      	bne.n	80062ee <_dtoa_r+0x31e>
 8006254:	4602      	mov	r2, r0
 8006256:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800625a:	4b17      	ldr	r3, [pc, #92]	; (80062b8 <_dtoa_r+0x2e8>)
 800625c:	e6cc      	b.n	8005ff8 <_dtoa_r+0x28>
 800625e:	2301      	movs	r3, #1
 8006260:	e7de      	b.n	8006220 <_dtoa_r+0x250>
 8006262:	2300      	movs	r3, #0
 8006264:	930b      	str	r3, [sp, #44]	; 0x2c
 8006266:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006268:	eb0a 0903 	add.w	r9, sl, r3
 800626c:	f109 0301 	add.w	r3, r9, #1
 8006270:	2b01      	cmp	r3, #1
 8006272:	9308      	str	r3, [sp, #32]
 8006274:	bfb8      	it	lt
 8006276:	2301      	movlt	r3, #1
 8006278:	e7dd      	b.n	8006236 <_dtoa_r+0x266>
 800627a:	2301      	movs	r3, #1
 800627c:	e7f2      	b.n	8006264 <_dtoa_r+0x294>
 800627e:	bf00      	nop
 8006280:	636f4361 	.word	0x636f4361
 8006284:	3fd287a7 	.word	0x3fd287a7
 8006288:	8b60c8b3 	.word	0x8b60c8b3
 800628c:	3fc68a28 	.word	0x3fc68a28
 8006290:	509f79fb 	.word	0x509f79fb
 8006294:	3fd34413 	.word	0x3fd34413
 8006298:	08008f36 	.word	0x08008f36
 800629c:	08008f4d 	.word	0x08008f4d
 80062a0:	7ff00000 	.word	0x7ff00000
 80062a4:	08008f32 	.word	0x08008f32
 80062a8:	08008f29 	.word	0x08008f29
 80062ac:	08008dad 	.word	0x08008dad
 80062b0:	3ff80000 	.word	0x3ff80000
 80062b4:	080090b8 	.word	0x080090b8
 80062b8:	08008fa8 	.word	0x08008fa8
 80062bc:	2401      	movs	r4, #1
 80062be:	2300      	movs	r3, #0
 80062c0:	940b      	str	r4, [sp, #44]	; 0x2c
 80062c2:	9322      	str	r3, [sp, #136]	; 0x88
 80062c4:	f04f 39ff 	mov.w	r9, #4294967295
 80062c8:	2200      	movs	r2, #0
 80062ca:	2312      	movs	r3, #18
 80062cc:	f8cd 9020 	str.w	r9, [sp, #32]
 80062d0:	9223      	str	r2, [sp, #140]	; 0x8c
 80062d2:	e7b0      	b.n	8006236 <_dtoa_r+0x266>
 80062d4:	2301      	movs	r3, #1
 80062d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80062d8:	e7f4      	b.n	80062c4 <_dtoa_r+0x2f4>
 80062da:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80062de:	464b      	mov	r3, r9
 80062e0:	f8cd 9020 	str.w	r9, [sp, #32]
 80062e4:	e7a7      	b.n	8006236 <_dtoa_r+0x266>
 80062e6:	3101      	adds	r1, #1
 80062e8:	6041      	str	r1, [r0, #4]
 80062ea:	0052      	lsls	r2, r2, #1
 80062ec:	e7a7      	b.n	800623e <_dtoa_r+0x26e>
 80062ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80062f0:	9a03      	ldr	r2, [sp, #12]
 80062f2:	601a      	str	r2, [r3, #0]
 80062f4:	9b08      	ldr	r3, [sp, #32]
 80062f6:	2b0e      	cmp	r3, #14
 80062f8:	f200 80a8 	bhi.w	800644c <_dtoa_r+0x47c>
 80062fc:	2c00      	cmp	r4, #0
 80062fe:	f000 80a5 	beq.w	800644c <_dtoa_r+0x47c>
 8006302:	f1ba 0f00 	cmp.w	sl, #0
 8006306:	dd34      	ble.n	8006372 <_dtoa_r+0x3a2>
 8006308:	4a9a      	ldr	r2, [pc, #616]	; (8006574 <_dtoa_r+0x5a4>)
 800630a:	f00a 030f 	and.w	r3, sl, #15
 800630e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006312:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006316:	e9d3 3400 	ldrd	r3, r4, [r3]
 800631a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800631e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006322:	d016      	beq.n	8006352 <_dtoa_r+0x382>
 8006324:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006328:	4b93      	ldr	r3, [pc, #588]	; (8006578 <_dtoa_r+0x5a8>)
 800632a:	2703      	movs	r7, #3
 800632c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006330:	f7fa f9fc 	bl	800072c <__aeabi_ddiv>
 8006334:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006338:	f004 040f 	and.w	r4, r4, #15
 800633c:	4e8e      	ldr	r6, [pc, #568]	; (8006578 <_dtoa_r+0x5a8>)
 800633e:	b954      	cbnz	r4, 8006356 <_dtoa_r+0x386>
 8006340:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006348:	f7fa f9f0 	bl	800072c <__aeabi_ddiv>
 800634c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006350:	e029      	b.n	80063a6 <_dtoa_r+0x3d6>
 8006352:	2702      	movs	r7, #2
 8006354:	e7f2      	b.n	800633c <_dtoa_r+0x36c>
 8006356:	07e1      	lsls	r1, r4, #31
 8006358:	d508      	bpl.n	800636c <_dtoa_r+0x39c>
 800635a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800635e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006362:	f7fa f8b9 	bl	80004d8 <__aeabi_dmul>
 8006366:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800636a:	3701      	adds	r7, #1
 800636c:	1064      	asrs	r4, r4, #1
 800636e:	3608      	adds	r6, #8
 8006370:	e7e5      	b.n	800633e <_dtoa_r+0x36e>
 8006372:	f000 80a5 	beq.w	80064c0 <_dtoa_r+0x4f0>
 8006376:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800637a:	f1ca 0400 	rsb	r4, sl, #0
 800637e:	4b7d      	ldr	r3, [pc, #500]	; (8006574 <_dtoa_r+0x5a4>)
 8006380:	f004 020f 	and.w	r2, r4, #15
 8006384:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638c:	f7fa f8a4 	bl	80004d8 <__aeabi_dmul>
 8006390:	2702      	movs	r7, #2
 8006392:	2300      	movs	r3, #0
 8006394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006398:	4e77      	ldr	r6, [pc, #476]	; (8006578 <_dtoa_r+0x5a8>)
 800639a:	1124      	asrs	r4, r4, #4
 800639c:	2c00      	cmp	r4, #0
 800639e:	f040 8084 	bne.w	80064aa <_dtoa_r+0x4da>
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1d2      	bne.n	800634c <_dtoa_r+0x37c>
 80063a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f000 808b 	beq.w	80064c4 <_dtoa_r+0x4f4>
 80063ae:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80063b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80063b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063ba:	2200      	movs	r2, #0
 80063bc:	4b6f      	ldr	r3, [pc, #444]	; (800657c <_dtoa_r+0x5ac>)
 80063be:	f7fa fafd 	bl	80009bc <__aeabi_dcmplt>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	d07e      	beq.n	80064c4 <_dtoa_r+0x4f4>
 80063c6:	9b08      	ldr	r3, [sp, #32]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d07b      	beq.n	80064c4 <_dtoa_r+0x4f4>
 80063cc:	f1b9 0f00 	cmp.w	r9, #0
 80063d0:	dd38      	ble.n	8006444 <_dtoa_r+0x474>
 80063d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063d6:	2200      	movs	r2, #0
 80063d8:	4b69      	ldr	r3, [pc, #420]	; (8006580 <_dtoa_r+0x5b0>)
 80063da:	f7fa f87d 	bl	80004d8 <__aeabi_dmul>
 80063de:	464c      	mov	r4, r9
 80063e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063e4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80063e8:	3701      	adds	r7, #1
 80063ea:	4638      	mov	r0, r7
 80063ec:	f7fa f80a 	bl	8000404 <__aeabi_i2d>
 80063f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063f4:	f7fa f870 	bl	80004d8 <__aeabi_dmul>
 80063f8:	2200      	movs	r2, #0
 80063fa:	4b62      	ldr	r3, [pc, #392]	; (8006584 <_dtoa_r+0x5b4>)
 80063fc:	f7f9 feb6 	bl	800016c <__adddf3>
 8006400:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006404:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006408:	9611      	str	r6, [sp, #68]	; 0x44
 800640a:	2c00      	cmp	r4, #0
 800640c:	d15d      	bne.n	80064ca <_dtoa_r+0x4fa>
 800640e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006412:	2200      	movs	r2, #0
 8006414:	4b5c      	ldr	r3, [pc, #368]	; (8006588 <_dtoa_r+0x5b8>)
 8006416:	f7f9 fea7 	bl	8000168 <__aeabi_dsub>
 800641a:	4602      	mov	r2, r0
 800641c:	460b      	mov	r3, r1
 800641e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006422:	4633      	mov	r3, r6
 8006424:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006426:	f7fa fae7 	bl	80009f8 <__aeabi_dcmpgt>
 800642a:	2800      	cmp	r0, #0
 800642c:	f040 829c 	bne.w	8006968 <_dtoa_r+0x998>
 8006430:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006434:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006436:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800643a:	f7fa fabf 	bl	80009bc <__aeabi_dcmplt>
 800643e:	2800      	cmp	r0, #0
 8006440:	f040 8290 	bne.w	8006964 <_dtoa_r+0x994>
 8006444:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006448:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800644c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800644e:	2b00      	cmp	r3, #0
 8006450:	f2c0 8152 	blt.w	80066f8 <_dtoa_r+0x728>
 8006454:	f1ba 0f0e 	cmp.w	sl, #14
 8006458:	f300 814e 	bgt.w	80066f8 <_dtoa_r+0x728>
 800645c:	4b45      	ldr	r3, [pc, #276]	; (8006574 <_dtoa_r+0x5a4>)
 800645e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006462:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006466:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800646a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800646c:	2b00      	cmp	r3, #0
 800646e:	f280 80db 	bge.w	8006628 <_dtoa_r+0x658>
 8006472:	9b08      	ldr	r3, [sp, #32]
 8006474:	2b00      	cmp	r3, #0
 8006476:	f300 80d7 	bgt.w	8006628 <_dtoa_r+0x658>
 800647a:	f040 8272 	bne.w	8006962 <_dtoa_r+0x992>
 800647e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006482:	2200      	movs	r2, #0
 8006484:	4b40      	ldr	r3, [pc, #256]	; (8006588 <_dtoa_r+0x5b8>)
 8006486:	f7fa f827 	bl	80004d8 <__aeabi_dmul>
 800648a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800648e:	f7fa faa9 	bl	80009e4 <__aeabi_dcmpge>
 8006492:	9c08      	ldr	r4, [sp, #32]
 8006494:	4626      	mov	r6, r4
 8006496:	2800      	cmp	r0, #0
 8006498:	f040 8248 	bne.w	800692c <_dtoa_r+0x95c>
 800649c:	2331      	movs	r3, #49	; 0x31
 800649e:	9f03      	ldr	r7, [sp, #12]
 80064a0:	f10a 0a01 	add.w	sl, sl, #1
 80064a4:	f807 3b01 	strb.w	r3, [r7], #1
 80064a8:	e244      	b.n	8006934 <_dtoa_r+0x964>
 80064aa:	07e2      	lsls	r2, r4, #31
 80064ac:	d505      	bpl.n	80064ba <_dtoa_r+0x4ea>
 80064ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 80064b2:	f7fa f811 	bl	80004d8 <__aeabi_dmul>
 80064b6:	2301      	movs	r3, #1
 80064b8:	3701      	adds	r7, #1
 80064ba:	1064      	asrs	r4, r4, #1
 80064bc:	3608      	adds	r6, #8
 80064be:	e76d      	b.n	800639c <_dtoa_r+0x3cc>
 80064c0:	2702      	movs	r7, #2
 80064c2:	e770      	b.n	80063a6 <_dtoa_r+0x3d6>
 80064c4:	46d0      	mov	r8, sl
 80064c6:	9c08      	ldr	r4, [sp, #32]
 80064c8:	e78f      	b.n	80063ea <_dtoa_r+0x41a>
 80064ca:	9903      	ldr	r1, [sp, #12]
 80064cc:	4b29      	ldr	r3, [pc, #164]	; (8006574 <_dtoa_r+0x5a4>)
 80064ce:	4421      	add	r1, r4
 80064d0:	9112      	str	r1, [sp, #72]	; 0x48
 80064d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064d8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80064dc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064e0:	2900      	cmp	r1, #0
 80064e2:	d055      	beq.n	8006590 <_dtoa_r+0x5c0>
 80064e4:	2000      	movs	r0, #0
 80064e6:	4929      	ldr	r1, [pc, #164]	; (800658c <_dtoa_r+0x5bc>)
 80064e8:	f7fa f920 	bl	800072c <__aeabi_ddiv>
 80064ec:	463b      	mov	r3, r7
 80064ee:	4632      	mov	r2, r6
 80064f0:	f7f9 fe3a 	bl	8000168 <__aeabi_dsub>
 80064f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064f8:	9f03      	ldr	r7, [sp, #12]
 80064fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064fe:	f7fa fa9b 	bl	8000a38 <__aeabi_d2iz>
 8006502:	4604      	mov	r4, r0
 8006504:	f7f9 ff7e 	bl	8000404 <__aeabi_i2d>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006510:	f7f9 fe2a 	bl	8000168 <__aeabi_dsub>
 8006514:	4602      	mov	r2, r0
 8006516:	460b      	mov	r3, r1
 8006518:	3430      	adds	r4, #48	; 0x30
 800651a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800651e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006522:	f807 4b01 	strb.w	r4, [r7], #1
 8006526:	f7fa fa49 	bl	80009bc <__aeabi_dcmplt>
 800652a:	2800      	cmp	r0, #0
 800652c:	d174      	bne.n	8006618 <_dtoa_r+0x648>
 800652e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006532:	2000      	movs	r0, #0
 8006534:	4911      	ldr	r1, [pc, #68]	; (800657c <_dtoa_r+0x5ac>)
 8006536:	f7f9 fe17 	bl	8000168 <__aeabi_dsub>
 800653a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800653e:	f7fa fa3d 	bl	80009bc <__aeabi_dcmplt>
 8006542:	2800      	cmp	r0, #0
 8006544:	f040 80b7 	bne.w	80066b6 <_dtoa_r+0x6e6>
 8006548:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800654a:	429f      	cmp	r7, r3
 800654c:	f43f af7a 	beq.w	8006444 <_dtoa_r+0x474>
 8006550:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006554:	2200      	movs	r2, #0
 8006556:	4b0a      	ldr	r3, [pc, #40]	; (8006580 <_dtoa_r+0x5b0>)
 8006558:	f7f9 ffbe 	bl	80004d8 <__aeabi_dmul>
 800655c:	2200      	movs	r2, #0
 800655e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006566:	4b06      	ldr	r3, [pc, #24]	; (8006580 <_dtoa_r+0x5b0>)
 8006568:	f7f9 ffb6 	bl	80004d8 <__aeabi_dmul>
 800656c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006570:	e7c3      	b.n	80064fa <_dtoa_r+0x52a>
 8006572:	bf00      	nop
 8006574:	080090b8 	.word	0x080090b8
 8006578:	08009090 	.word	0x08009090
 800657c:	3ff00000 	.word	0x3ff00000
 8006580:	40240000 	.word	0x40240000
 8006584:	401c0000 	.word	0x401c0000
 8006588:	40140000 	.word	0x40140000
 800658c:	3fe00000 	.word	0x3fe00000
 8006590:	4630      	mov	r0, r6
 8006592:	4639      	mov	r1, r7
 8006594:	f7f9 ffa0 	bl	80004d8 <__aeabi_dmul>
 8006598:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800659a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800659e:	9c03      	ldr	r4, [sp, #12]
 80065a0:	9314      	str	r3, [sp, #80]	; 0x50
 80065a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065a6:	f7fa fa47 	bl	8000a38 <__aeabi_d2iz>
 80065aa:	9015      	str	r0, [sp, #84]	; 0x54
 80065ac:	f7f9 ff2a 	bl	8000404 <__aeabi_i2d>
 80065b0:	4602      	mov	r2, r0
 80065b2:	460b      	mov	r3, r1
 80065b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065b8:	f7f9 fdd6 	bl	8000168 <__aeabi_dsub>
 80065bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065be:	4606      	mov	r6, r0
 80065c0:	3330      	adds	r3, #48	; 0x30
 80065c2:	f804 3b01 	strb.w	r3, [r4], #1
 80065c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065c8:	460f      	mov	r7, r1
 80065ca:	429c      	cmp	r4, r3
 80065cc:	f04f 0200 	mov.w	r2, #0
 80065d0:	d124      	bne.n	800661c <_dtoa_r+0x64c>
 80065d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065d6:	4bb0      	ldr	r3, [pc, #704]	; (8006898 <_dtoa_r+0x8c8>)
 80065d8:	f7f9 fdc8 	bl	800016c <__adddf3>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	4630      	mov	r0, r6
 80065e2:	4639      	mov	r1, r7
 80065e4:	f7fa fa08 	bl	80009f8 <__aeabi_dcmpgt>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d163      	bne.n	80066b4 <_dtoa_r+0x6e4>
 80065ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065f0:	2000      	movs	r0, #0
 80065f2:	49a9      	ldr	r1, [pc, #676]	; (8006898 <_dtoa_r+0x8c8>)
 80065f4:	f7f9 fdb8 	bl	8000168 <__aeabi_dsub>
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4630      	mov	r0, r6
 80065fe:	4639      	mov	r1, r7
 8006600:	f7fa f9dc 	bl	80009bc <__aeabi_dcmplt>
 8006604:	2800      	cmp	r0, #0
 8006606:	f43f af1d 	beq.w	8006444 <_dtoa_r+0x474>
 800660a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800660c:	1e7b      	subs	r3, r7, #1
 800660e:	9314      	str	r3, [sp, #80]	; 0x50
 8006610:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006614:	2b30      	cmp	r3, #48	; 0x30
 8006616:	d0f8      	beq.n	800660a <_dtoa_r+0x63a>
 8006618:	46c2      	mov	sl, r8
 800661a:	e03b      	b.n	8006694 <_dtoa_r+0x6c4>
 800661c:	4b9f      	ldr	r3, [pc, #636]	; (800689c <_dtoa_r+0x8cc>)
 800661e:	f7f9 ff5b 	bl	80004d8 <__aeabi_dmul>
 8006622:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006626:	e7bc      	b.n	80065a2 <_dtoa_r+0x5d2>
 8006628:	9f03      	ldr	r7, [sp, #12]
 800662a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800662e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006632:	4640      	mov	r0, r8
 8006634:	4649      	mov	r1, r9
 8006636:	f7fa f879 	bl	800072c <__aeabi_ddiv>
 800663a:	f7fa f9fd 	bl	8000a38 <__aeabi_d2iz>
 800663e:	4604      	mov	r4, r0
 8006640:	f7f9 fee0 	bl	8000404 <__aeabi_i2d>
 8006644:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006648:	f7f9 ff46 	bl	80004d8 <__aeabi_dmul>
 800664c:	4602      	mov	r2, r0
 800664e:	460b      	mov	r3, r1
 8006650:	4640      	mov	r0, r8
 8006652:	4649      	mov	r1, r9
 8006654:	f7f9 fd88 	bl	8000168 <__aeabi_dsub>
 8006658:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800665c:	f807 6b01 	strb.w	r6, [r7], #1
 8006660:	9e03      	ldr	r6, [sp, #12]
 8006662:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006666:	1bbe      	subs	r6, r7, r6
 8006668:	45b4      	cmp	ip, r6
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	d136      	bne.n	80066de <_dtoa_r+0x70e>
 8006670:	f7f9 fd7c 	bl	800016c <__adddf3>
 8006674:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006678:	4680      	mov	r8, r0
 800667a:	4689      	mov	r9, r1
 800667c:	f7fa f9bc 	bl	80009f8 <__aeabi_dcmpgt>
 8006680:	bb58      	cbnz	r0, 80066da <_dtoa_r+0x70a>
 8006682:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006686:	4640      	mov	r0, r8
 8006688:	4649      	mov	r1, r9
 800668a:	f7fa f98d 	bl	80009a8 <__aeabi_dcmpeq>
 800668e:	b108      	cbz	r0, 8006694 <_dtoa_r+0x6c4>
 8006690:	07e1      	lsls	r1, r4, #31
 8006692:	d422      	bmi.n	80066da <_dtoa_r+0x70a>
 8006694:	4628      	mov	r0, r5
 8006696:	4659      	mov	r1, fp
 8006698:	f000 fe68 	bl	800736c <_Bfree>
 800669c:	2300      	movs	r3, #0
 800669e:	703b      	strb	r3, [r7, #0]
 80066a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80066a2:	f10a 0001 	add.w	r0, sl, #1
 80066a6:	6018      	str	r0, [r3, #0]
 80066a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f43f acde 	beq.w	800606c <_dtoa_r+0x9c>
 80066b0:	601f      	str	r7, [r3, #0]
 80066b2:	e4db      	b.n	800606c <_dtoa_r+0x9c>
 80066b4:	4627      	mov	r7, r4
 80066b6:	463b      	mov	r3, r7
 80066b8:	461f      	mov	r7, r3
 80066ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066be:	2a39      	cmp	r2, #57	; 0x39
 80066c0:	d107      	bne.n	80066d2 <_dtoa_r+0x702>
 80066c2:	9a03      	ldr	r2, [sp, #12]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d1f7      	bne.n	80066b8 <_dtoa_r+0x6e8>
 80066c8:	2230      	movs	r2, #48	; 0x30
 80066ca:	9903      	ldr	r1, [sp, #12]
 80066cc:	f108 0801 	add.w	r8, r8, #1
 80066d0:	700a      	strb	r2, [r1, #0]
 80066d2:	781a      	ldrb	r2, [r3, #0]
 80066d4:	3201      	adds	r2, #1
 80066d6:	701a      	strb	r2, [r3, #0]
 80066d8:	e79e      	b.n	8006618 <_dtoa_r+0x648>
 80066da:	46d0      	mov	r8, sl
 80066dc:	e7eb      	b.n	80066b6 <_dtoa_r+0x6e6>
 80066de:	2200      	movs	r2, #0
 80066e0:	4b6e      	ldr	r3, [pc, #440]	; (800689c <_dtoa_r+0x8cc>)
 80066e2:	f7f9 fef9 	bl	80004d8 <__aeabi_dmul>
 80066e6:	2200      	movs	r2, #0
 80066e8:	2300      	movs	r3, #0
 80066ea:	4680      	mov	r8, r0
 80066ec:	4689      	mov	r9, r1
 80066ee:	f7fa f95b 	bl	80009a8 <__aeabi_dcmpeq>
 80066f2:	2800      	cmp	r0, #0
 80066f4:	d09b      	beq.n	800662e <_dtoa_r+0x65e>
 80066f6:	e7cd      	b.n	8006694 <_dtoa_r+0x6c4>
 80066f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066fa:	2a00      	cmp	r2, #0
 80066fc:	f000 80d0 	beq.w	80068a0 <_dtoa_r+0x8d0>
 8006700:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006702:	2a01      	cmp	r2, #1
 8006704:	f300 80ae 	bgt.w	8006864 <_dtoa_r+0x894>
 8006708:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800670a:	2a00      	cmp	r2, #0
 800670c:	f000 80a6 	beq.w	800685c <_dtoa_r+0x88c>
 8006710:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006714:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006716:	9f06      	ldr	r7, [sp, #24]
 8006718:	9a06      	ldr	r2, [sp, #24]
 800671a:	2101      	movs	r1, #1
 800671c:	441a      	add	r2, r3
 800671e:	9206      	str	r2, [sp, #24]
 8006720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006722:	4628      	mov	r0, r5
 8006724:	441a      	add	r2, r3
 8006726:	9209      	str	r2, [sp, #36]	; 0x24
 8006728:	f000 ff20 	bl	800756c <__i2b>
 800672c:	4606      	mov	r6, r0
 800672e:	2f00      	cmp	r7, #0
 8006730:	dd0c      	ble.n	800674c <_dtoa_r+0x77c>
 8006732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006734:	2b00      	cmp	r3, #0
 8006736:	dd09      	ble.n	800674c <_dtoa_r+0x77c>
 8006738:	42bb      	cmp	r3, r7
 800673a:	bfa8      	it	ge
 800673c:	463b      	movge	r3, r7
 800673e:	9a06      	ldr	r2, [sp, #24]
 8006740:	1aff      	subs	r7, r7, r3
 8006742:	1ad2      	subs	r2, r2, r3
 8006744:	9206      	str	r2, [sp, #24]
 8006746:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	9309      	str	r3, [sp, #36]	; 0x24
 800674c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800674e:	b1f3      	cbz	r3, 800678e <_dtoa_r+0x7be>
 8006750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 80a8 	beq.w	80068a8 <_dtoa_r+0x8d8>
 8006758:	2c00      	cmp	r4, #0
 800675a:	dd10      	ble.n	800677e <_dtoa_r+0x7ae>
 800675c:	4631      	mov	r1, r6
 800675e:	4622      	mov	r2, r4
 8006760:	4628      	mov	r0, r5
 8006762:	f000 ffc1 	bl	80076e8 <__pow5mult>
 8006766:	465a      	mov	r2, fp
 8006768:	4601      	mov	r1, r0
 800676a:	4606      	mov	r6, r0
 800676c:	4628      	mov	r0, r5
 800676e:	f000 ff13 	bl	8007598 <__multiply>
 8006772:	4680      	mov	r8, r0
 8006774:	4659      	mov	r1, fp
 8006776:	4628      	mov	r0, r5
 8006778:	f000 fdf8 	bl	800736c <_Bfree>
 800677c:	46c3      	mov	fp, r8
 800677e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006780:	1b1a      	subs	r2, r3, r4
 8006782:	d004      	beq.n	800678e <_dtoa_r+0x7be>
 8006784:	4659      	mov	r1, fp
 8006786:	4628      	mov	r0, r5
 8006788:	f000 ffae 	bl	80076e8 <__pow5mult>
 800678c:	4683      	mov	fp, r0
 800678e:	2101      	movs	r1, #1
 8006790:	4628      	mov	r0, r5
 8006792:	f000 feeb 	bl	800756c <__i2b>
 8006796:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006798:	4604      	mov	r4, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	f340 8086 	ble.w	80068ac <_dtoa_r+0x8dc>
 80067a0:	461a      	mov	r2, r3
 80067a2:	4601      	mov	r1, r0
 80067a4:	4628      	mov	r0, r5
 80067a6:	f000 ff9f 	bl	80076e8 <__pow5mult>
 80067aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067ac:	4604      	mov	r4, r0
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	dd7f      	ble.n	80068b2 <_dtoa_r+0x8e2>
 80067b2:	f04f 0800 	mov.w	r8, #0
 80067b6:	6923      	ldr	r3, [r4, #16]
 80067b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067bc:	6918      	ldr	r0, [r3, #16]
 80067be:	f000 fe87 	bl	80074d0 <__hi0bits>
 80067c2:	f1c0 0020 	rsb	r0, r0, #32
 80067c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c8:	4418      	add	r0, r3
 80067ca:	f010 001f 	ands.w	r0, r0, #31
 80067ce:	f000 8092 	beq.w	80068f6 <_dtoa_r+0x926>
 80067d2:	f1c0 0320 	rsb	r3, r0, #32
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	f340 808a 	ble.w	80068f0 <_dtoa_r+0x920>
 80067dc:	f1c0 001c 	rsb	r0, r0, #28
 80067e0:	9b06      	ldr	r3, [sp, #24]
 80067e2:	4407      	add	r7, r0
 80067e4:	4403      	add	r3, r0
 80067e6:	9306      	str	r3, [sp, #24]
 80067e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ea:	4403      	add	r3, r0
 80067ec:	9309      	str	r3, [sp, #36]	; 0x24
 80067ee:	9b06      	ldr	r3, [sp, #24]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	dd05      	ble.n	8006800 <_dtoa_r+0x830>
 80067f4:	4659      	mov	r1, fp
 80067f6:	461a      	mov	r2, r3
 80067f8:	4628      	mov	r0, r5
 80067fa:	f000 ffcf 	bl	800779c <__lshift>
 80067fe:	4683      	mov	fp, r0
 8006800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006802:	2b00      	cmp	r3, #0
 8006804:	dd05      	ble.n	8006812 <_dtoa_r+0x842>
 8006806:	4621      	mov	r1, r4
 8006808:	461a      	mov	r2, r3
 800680a:	4628      	mov	r0, r5
 800680c:	f000 ffc6 	bl	800779c <__lshift>
 8006810:	4604      	mov	r4, r0
 8006812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006814:	2b00      	cmp	r3, #0
 8006816:	d070      	beq.n	80068fa <_dtoa_r+0x92a>
 8006818:	4621      	mov	r1, r4
 800681a:	4658      	mov	r0, fp
 800681c:	f001 f82e 	bl	800787c <__mcmp>
 8006820:	2800      	cmp	r0, #0
 8006822:	da6a      	bge.n	80068fa <_dtoa_r+0x92a>
 8006824:	2300      	movs	r3, #0
 8006826:	4659      	mov	r1, fp
 8006828:	220a      	movs	r2, #10
 800682a:	4628      	mov	r0, r5
 800682c:	f000 fdc0 	bl	80073b0 <__multadd>
 8006830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006832:	4683      	mov	fp, r0
 8006834:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8194 	beq.w	8006b66 <_dtoa_r+0xb96>
 800683e:	4631      	mov	r1, r6
 8006840:	2300      	movs	r3, #0
 8006842:	220a      	movs	r2, #10
 8006844:	4628      	mov	r0, r5
 8006846:	f000 fdb3 	bl	80073b0 <__multadd>
 800684a:	f1b9 0f00 	cmp.w	r9, #0
 800684e:	4606      	mov	r6, r0
 8006850:	f300 8093 	bgt.w	800697a <_dtoa_r+0x9aa>
 8006854:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006856:	2b02      	cmp	r3, #2
 8006858:	dc57      	bgt.n	800690a <_dtoa_r+0x93a>
 800685a:	e08e      	b.n	800697a <_dtoa_r+0x9aa>
 800685c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800685e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006862:	e757      	b.n	8006714 <_dtoa_r+0x744>
 8006864:	9b08      	ldr	r3, [sp, #32]
 8006866:	1e5c      	subs	r4, r3, #1
 8006868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686a:	42a3      	cmp	r3, r4
 800686c:	bfb7      	itett	lt
 800686e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006870:	1b1c      	subge	r4, r3, r4
 8006872:	1ae2      	sublt	r2, r4, r3
 8006874:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006876:	bfbe      	ittt	lt
 8006878:	940a      	strlt	r4, [sp, #40]	; 0x28
 800687a:	189b      	addlt	r3, r3, r2
 800687c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800687e:	9b08      	ldr	r3, [sp, #32]
 8006880:	bfb8      	it	lt
 8006882:	2400      	movlt	r4, #0
 8006884:	2b00      	cmp	r3, #0
 8006886:	bfbb      	ittet	lt
 8006888:	9b06      	ldrlt	r3, [sp, #24]
 800688a:	9a08      	ldrlt	r2, [sp, #32]
 800688c:	9f06      	ldrge	r7, [sp, #24]
 800688e:	1a9f      	sublt	r7, r3, r2
 8006890:	bfac      	ite	ge
 8006892:	9b08      	ldrge	r3, [sp, #32]
 8006894:	2300      	movlt	r3, #0
 8006896:	e73f      	b.n	8006718 <_dtoa_r+0x748>
 8006898:	3fe00000 	.word	0x3fe00000
 800689c:	40240000 	.word	0x40240000
 80068a0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80068a2:	9f06      	ldr	r7, [sp, #24]
 80068a4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80068a6:	e742      	b.n	800672e <_dtoa_r+0x75e>
 80068a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068aa:	e76b      	b.n	8006784 <_dtoa_r+0x7b4>
 80068ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	dc19      	bgt.n	80068e6 <_dtoa_r+0x916>
 80068b2:	9b04      	ldr	r3, [sp, #16]
 80068b4:	b9bb      	cbnz	r3, 80068e6 <_dtoa_r+0x916>
 80068b6:	9b05      	ldr	r3, [sp, #20]
 80068b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068bc:	b99b      	cbnz	r3, 80068e6 <_dtoa_r+0x916>
 80068be:	9b05      	ldr	r3, [sp, #20]
 80068c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068c4:	0d1b      	lsrs	r3, r3, #20
 80068c6:	051b      	lsls	r3, r3, #20
 80068c8:	b183      	cbz	r3, 80068ec <_dtoa_r+0x91c>
 80068ca:	f04f 0801 	mov.w	r8, #1
 80068ce:	9b06      	ldr	r3, [sp, #24]
 80068d0:	3301      	adds	r3, #1
 80068d2:	9306      	str	r3, [sp, #24]
 80068d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068d6:	3301      	adds	r3, #1
 80068d8:	9309      	str	r3, [sp, #36]	; 0x24
 80068da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f47f af6a 	bne.w	80067b6 <_dtoa_r+0x7e6>
 80068e2:	2001      	movs	r0, #1
 80068e4:	e76f      	b.n	80067c6 <_dtoa_r+0x7f6>
 80068e6:	f04f 0800 	mov.w	r8, #0
 80068ea:	e7f6      	b.n	80068da <_dtoa_r+0x90a>
 80068ec:	4698      	mov	r8, r3
 80068ee:	e7f4      	b.n	80068da <_dtoa_r+0x90a>
 80068f0:	f43f af7d 	beq.w	80067ee <_dtoa_r+0x81e>
 80068f4:	4618      	mov	r0, r3
 80068f6:	301c      	adds	r0, #28
 80068f8:	e772      	b.n	80067e0 <_dtoa_r+0x810>
 80068fa:	9b08      	ldr	r3, [sp, #32]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	dc36      	bgt.n	800696e <_dtoa_r+0x99e>
 8006900:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006902:	2b02      	cmp	r3, #2
 8006904:	dd33      	ble.n	800696e <_dtoa_r+0x99e>
 8006906:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800690a:	f1b9 0f00 	cmp.w	r9, #0
 800690e:	d10d      	bne.n	800692c <_dtoa_r+0x95c>
 8006910:	4621      	mov	r1, r4
 8006912:	464b      	mov	r3, r9
 8006914:	2205      	movs	r2, #5
 8006916:	4628      	mov	r0, r5
 8006918:	f000 fd4a 	bl	80073b0 <__multadd>
 800691c:	4601      	mov	r1, r0
 800691e:	4604      	mov	r4, r0
 8006920:	4658      	mov	r0, fp
 8006922:	f000 ffab 	bl	800787c <__mcmp>
 8006926:	2800      	cmp	r0, #0
 8006928:	f73f adb8 	bgt.w	800649c <_dtoa_r+0x4cc>
 800692c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800692e:	9f03      	ldr	r7, [sp, #12]
 8006930:	ea6f 0a03 	mvn.w	sl, r3
 8006934:	f04f 0800 	mov.w	r8, #0
 8006938:	4621      	mov	r1, r4
 800693a:	4628      	mov	r0, r5
 800693c:	f000 fd16 	bl	800736c <_Bfree>
 8006940:	2e00      	cmp	r6, #0
 8006942:	f43f aea7 	beq.w	8006694 <_dtoa_r+0x6c4>
 8006946:	f1b8 0f00 	cmp.w	r8, #0
 800694a:	d005      	beq.n	8006958 <_dtoa_r+0x988>
 800694c:	45b0      	cmp	r8, r6
 800694e:	d003      	beq.n	8006958 <_dtoa_r+0x988>
 8006950:	4641      	mov	r1, r8
 8006952:	4628      	mov	r0, r5
 8006954:	f000 fd0a 	bl	800736c <_Bfree>
 8006958:	4631      	mov	r1, r6
 800695a:	4628      	mov	r0, r5
 800695c:	f000 fd06 	bl	800736c <_Bfree>
 8006960:	e698      	b.n	8006694 <_dtoa_r+0x6c4>
 8006962:	2400      	movs	r4, #0
 8006964:	4626      	mov	r6, r4
 8006966:	e7e1      	b.n	800692c <_dtoa_r+0x95c>
 8006968:	46c2      	mov	sl, r8
 800696a:	4626      	mov	r6, r4
 800696c:	e596      	b.n	800649c <_dtoa_r+0x4cc>
 800696e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006970:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 80fd 	beq.w	8006b74 <_dtoa_r+0xba4>
 800697a:	2f00      	cmp	r7, #0
 800697c:	dd05      	ble.n	800698a <_dtoa_r+0x9ba>
 800697e:	4631      	mov	r1, r6
 8006980:	463a      	mov	r2, r7
 8006982:	4628      	mov	r0, r5
 8006984:	f000 ff0a 	bl	800779c <__lshift>
 8006988:	4606      	mov	r6, r0
 800698a:	f1b8 0f00 	cmp.w	r8, #0
 800698e:	d05c      	beq.n	8006a4a <_dtoa_r+0xa7a>
 8006990:	4628      	mov	r0, r5
 8006992:	6871      	ldr	r1, [r6, #4]
 8006994:	f000 fcaa 	bl	80072ec <_Balloc>
 8006998:	4607      	mov	r7, r0
 800699a:	b928      	cbnz	r0, 80069a8 <_dtoa_r+0x9d8>
 800699c:	4602      	mov	r2, r0
 800699e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80069a2:	4b7f      	ldr	r3, [pc, #508]	; (8006ba0 <_dtoa_r+0xbd0>)
 80069a4:	f7ff bb28 	b.w	8005ff8 <_dtoa_r+0x28>
 80069a8:	6932      	ldr	r2, [r6, #16]
 80069aa:	f106 010c 	add.w	r1, r6, #12
 80069ae:	3202      	adds	r2, #2
 80069b0:	0092      	lsls	r2, r2, #2
 80069b2:	300c      	adds	r0, #12
 80069b4:	f000 fc8c 	bl	80072d0 <memcpy>
 80069b8:	2201      	movs	r2, #1
 80069ba:	4639      	mov	r1, r7
 80069bc:	4628      	mov	r0, r5
 80069be:	f000 feed 	bl	800779c <__lshift>
 80069c2:	46b0      	mov	r8, r6
 80069c4:	4606      	mov	r6, r0
 80069c6:	9b03      	ldr	r3, [sp, #12]
 80069c8:	3301      	adds	r3, #1
 80069ca:	9308      	str	r3, [sp, #32]
 80069cc:	9b03      	ldr	r3, [sp, #12]
 80069ce:	444b      	add	r3, r9
 80069d0:	930a      	str	r3, [sp, #40]	; 0x28
 80069d2:	9b04      	ldr	r3, [sp, #16]
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	9309      	str	r3, [sp, #36]	; 0x24
 80069da:	9b08      	ldr	r3, [sp, #32]
 80069dc:	4621      	mov	r1, r4
 80069de:	3b01      	subs	r3, #1
 80069e0:	4658      	mov	r0, fp
 80069e2:	9304      	str	r3, [sp, #16]
 80069e4:	f7ff fa68 	bl	8005eb8 <quorem>
 80069e8:	4603      	mov	r3, r0
 80069ea:	4641      	mov	r1, r8
 80069ec:	3330      	adds	r3, #48	; 0x30
 80069ee:	9006      	str	r0, [sp, #24]
 80069f0:	4658      	mov	r0, fp
 80069f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80069f4:	f000 ff42 	bl	800787c <__mcmp>
 80069f8:	4632      	mov	r2, r6
 80069fa:	4681      	mov	r9, r0
 80069fc:	4621      	mov	r1, r4
 80069fe:	4628      	mov	r0, r5
 8006a00:	f000 ff58 	bl	80078b4 <__mdiff>
 8006a04:	68c2      	ldr	r2, [r0, #12]
 8006a06:	4607      	mov	r7, r0
 8006a08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a0a:	bb02      	cbnz	r2, 8006a4e <_dtoa_r+0xa7e>
 8006a0c:	4601      	mov	r1, r0
 8006a0e:	4658      	mov	r0, fp
 8006a10:	f000 ff34 	bl	800787c <__mcmp>
 8006a14:	4602      	mov	r2, r0
 8006a16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a18:	4639      	mov	r1, r7
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006a20:	f000 fca4 	bl	800736c <_Bfree>
 8006a24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a28:	9f08      	ldr	r7, [sp, #32]
 8006a2a:	ea43 0102 	orr.w	r1, r3, r2
 8006a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a30:	430b      	orrs	r3, r1
 8006a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a34:	d10d      	bne.n	8006a52 <_dtoa_r+0xa82>
 8006a36:	2b39      	cmp	r3, #57	; 0x39
 8006a38:	d029      	beq.n	8006a8e <_dtoa_r+0xabe>
 8006a3a:	f1b9 0f00 	cmp.w	r9, #0
 8006a3e:	dd01      	ble.n	8006a44 <_dtoa_r+0xa74>
 8006a40:	9b06      	ldr	r3, [sp, #24]
 8006a42:	3331      	adds	r3, #49	; 0x31
 8006a44:	9a04      	ldr	r2, [sp, #16]
 8006a46:	7013      	strb	r3, [r2, #0]
 8006a48:	e776      	b.n	8006938 <_dtoa_r+0x968>
 8006a4a:	4630      	mov	r0, r6
 8006a4c:	e7b9      	b.n	80069c2 <_dtoa_r+0x9f2>
 8006a4e:	2201      	movs	r2, #1
 8006a50:	e7e2      	b.n	8006a18 <_dtoa_r+0xa48>
 8006a52:	f1b9 0f00 	cmp.w	r9, #0
 8006a56:	db06      	blt.n	8006a66 <_dtoa_r+0xa96>
 8006a58:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006a5a:	ea41 0909 	orr.w	r9, r1, r9
 8006a5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a60:	ea59 0101 	orrs.w	r1, r9, r1
 8006a64:	d120      	bne.n	8006aa8 <_dtoa_r+0xad8>
 8006a66:	2a00      	cmp	r2, #0
 8006a68:	ddec      	ble.n	8006a44 <_dtoa_r+0xa74>
 8006a6a:	4659      	mov	r1, fp
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	4628      	mov	r0, r5
 8006a70:	9308      	str	r3, [sp, #32]
 8006a72:	f000 fe93 	bl	800779c <__lshift>
 8006a76:	4621      	mov	r1, r4
 8006a78:	4683      	mov	fp, r0
 8006a7a:	f000 feff 	bl	800787c <__mcmp>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	9b08      	ldr	r3, [sp, #32]
 8006a82:	dc02      	bgt.n	8006a8a <_dtoa_r+0xaba>
 8006a84:	d1de      	bne.n	8006a44 <_dtoa_r+0xa74>
 8006a86:	07da      	lsls	r2, r3, #31
 8006a88:	d5dc      	bpl.n	8006a44 <_dtoa_r+0xa74>
 8006a8a:	2b39      	cmp	r3, #57	; 0x39
 8006a8c:	d1d8      	bne.n	8006a40 <_dtoa_r+0xa70>
 8006a8e:	2339      	movs	r3, #57	; 0x39
 8006a90:	9a04      	ldr	r2, [sp, #16]
 8006a92:	7013      	strb	r3, [r2, #0]
 8006a94:	463b      	mov	r3, r7
 8006a96:	461f      	mov	r7, r3
 8006a98:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	2a39      	cmp	r2, #57	; 0x39
 8006aa0:	d050      	beq.n	8006b44 <_dtoa_r+0xb74>
 8006aa2:	3201      	adds	r2, #1
 8006aa4:	701a      	strb	r2, [r3, #0]
 8006aa6:	e747      	b.n	8006938 <_dtoa_r+0x968>
 8006aa8:	2a00      	cmp	r2, #0
 8006aaa:	dd03      	ble.n	8006ab4 <_dtoa_r+0xae4>
 8006aac:	2b39      	cmp	r3, #57	; 0x39
 8006aae:	d0ee      	beq.n	8006a8e <_dtoa_r+0xabe>
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	e7c7      	b.n	8006a44 <_dtoa_r+0xa74>
 8006ab4:	9a08      	ldr	r2, [sp, #32]
 8006ab6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ab8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006abc:	428a      	cmp	r2, r1
 8006abe:	d02a      	beq.n	8006b16 <_dtoa_r+0xb46>
 8006ac0:	4659      	mov	r1, fp
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	220a      	movs	r2, #10
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f000 fc72 	bl	80073b0 <__multadd>
 8006acc:	45b0      	cmp	r8, r6
 8006ace:	4683      	mov	fp, r0
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	f04f 020a 	mov.w	r2, #10
 8006ad8:	4641      	mov	r1, r8
 8006ada:	4628      	mov	r0, r5
 8006adc:	d107      	bne.n	8006aee <_dtoa_r+0xb1e>
 8006ade:	f000 fc67 	bl	80073b0 <__multadd>
 8006ae2:	4680      	mov	r8, r0
 8006ae4:	4606      	mov	r6, r0
 8006ae6:	9b08      	ldr	r3, [sp, #32]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	9308      	str	r3, [sp, #32]
 8006aec:	e775      	b.n	80069da <_dtoa_r+0xa0a>
 8006aee:	f000 fc5f 	bl	80073b0 <__multadd>
 8006af2:	4631      	mov	r1, r6
 8006af4:	4680      	mov	r8, r0
 8006af6:	2300      	movs	r3, #0
 8006af8:	220a      	movs	r2, #10
 8006afa:	4628      	mov	r0, r5
 8006afc:	f000 fc58 	bl	80073b0 <__multadd>
 8006b00:	4606      	mov	r6, r0
 8006b02:	e7f0      	b.n	8006ae6 <_dtoa_r+0xb16>
 8006b04:	f1b9 0f00 	cmp.w	r9, #0
 8006b08:	bfcc      	ite	gt
 8006b0a:	464f      	movgt	r7, r9
 8006b0c:	2701      	movle	r7, #1
 8006b0e:	f04f 0800 	mov.w	r8, #0
 8006b12:	9a03      	ldr	r2, [sp, #12]
 8006b14:	4417      	add	r7, r2
 8006b16:	4659      	mov	r1, fp
 8006b18:	2201      	movs	r2, #1
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	9308      	str	r3, [sp, #32]
 8006b1e:	f000 fe3d 	bl	800779c <__lshift>
 8006b22:	4621      	mov	r1, r4
 8006b24:	4683      	mov	fp, r0
 8006b26:	f000 fea9 	bl	800787c <__mcmp>
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	dcb2      	bgt.n	8006a94 <_dtoa_r+0xac4>
 8006b2e:	d102      	bne.n	8006b36 <_dtoa_r+0xb66>
 8006b30:	9b08      	ldr	r3, [sp, #32]
 8006b32:	07db      	lsls	r3, r3, #31
 8006b34:	d4ae      	bmi.n	8006a94 <_dtoa_r+0xac4>
 8006b36:	463b      	mov	r3, r7
 8006b38:	461f      	mov	r7, r3
 8006b3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b3e:	2a30      	cmp	r2, #48	; 0x30
 8006b40:	d0fa      	beq.n	8006b38 <_dtoa_r+0xb68>
 8006b42:	e6f9      	b.n	8006938 <_dtoa_r+0x968>
 8006b44:	9a03      	ldr	r2, [sp, #12]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d1a5      	bne.n	8006a96 <_dtoa_r+0xac6>
 8006b4a:	2331      	movs	r3, #49	; 0x31
 8006b4c:	f10a 0a01 	add.w	sl, sl, #1
 8006b50:	e779      	b.n	8006a46 <_dtoa_r+0xa76>
 8006b52:	4b14      	ldr	r3, [pc, #80]	; (8006ba4 <_dtoa_r+0xbd4>)
 8006b54:	f7ff baa8 	b.w	80060a8 <_dtoa_r+0xd8>
 8006b58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f47f aa81 	bne.w	8006062 <_dtoa_r+0x92>
 8006b60:	4b11      	ldr	r3, [pc, #68]	; (8006ba8 <_dtoa_r+0xbd8>)
 8006b62:	f7ff baa1 	b.w	80060a8 <_dtoa_r+0xd8>
 8006b66:	f1b9 0f00 	cmp.w	r9, #0
 8006b6a:	dc03      	bgt.n	8006b74 <_dtoa_r+0xba4>
 8006b6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	f73f aecb 	bgt.w	800690a <_dtoa_r+0x93a>
 8006b74:	9f03      	ldr	r7, [sp, #12]
 8006b76:	4621      	mov	r1, r4
 8006b78:	4658      	mov	r0, fp
 8006b7a:	f7ff f99d 	bl	8005eb8 <quorem>
 8006b7e:	9a03      	ldr	r2, [sp, #12]
 8006b80:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006b84:	f807 3b01 	strb.w	r3, [r7], #1
 8006b88:	1aba      	subs	r2, r7, r2
 8006b8a:	4591      	cmp	r9, r2
 8006b8c:	ddba      	ble.n	8006b04 <_dtoa_r+0xb34>
 8006b8e:	4659      	mov	r1, fp
 8006b90:	2300      	movs	r3, #0
 8006b92:	220a      	movs	r2, #10
 8006b94:	4628      	mov	r0, r5
 8006b96:	f000 fc0b 	bl	80073b0 <__multadd>
 8006b9a:	4683      	mov	fp, r0
 8006b9c:	e7eb      	b.n	8006b76 <_dtoa_r+0xba6>
 8006b9e:	bf00      	nop
 8006ba0:	08008fa8 	.word	0x08008fa8
 8006ba4:	08008dac 	.word	0x08008dac
 8006ba8:	08008f29 	.word	0x08008f29

08006bac <rshift>:
 8006bac:	6903      	ldr	r3, [r0, #16]
 8006bae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bb2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006bb6:	f100 0414 	add.w	r4, r0, #20
 8006bba:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006bbe:	dd46      	ble.n	8006c4e <rshift+0xa2>
 8006bc0:	f011 011f 	ands.w	r1, r1, #31
 8006bc4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006bc8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006bcc:	d10c      	bne.n	8006be8 <rshift+0x3c>
 8006bce:	4629      	mov	r1, r5
 8006bd0:	f100 0710 	add.w	r7, r0, #16
 8006bd4:	42b1      	cmp	r1, r6
 8006bd6:	d335      	bcc.n	8006c44 <rshift+0x98>
 8006bd8:	1a9b      	subs	r3, r3, r2
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	1eea      	subs	r2, r5, #3
 8006bde:	4296      	cmp	r6, r2
 8006be0:	bf38      	it	cc
 8006be2:	2300      	movcc	r3, #0
 8006be4:	4423      	add	r3, r4
 8006be6:	e015      	b.n	8006c14 <rshift+0x68>
 8006be8:	46a1      	mov	r9, r4
 8006bea:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006bee:	f1c1 0820 	rsb	r8, r1, #32
 8006bf2:	40cf      	lsrs	r7, r1
 8006bf4:	f105 0e04 	add.w	lr, r5, #4
 8006bf8:	4576      	cmp	r6, lr
 8006bfa:	46f4      	mov	ip, lr
 8006bfc:	d816      	bhi.n	8006c2c <rshift+0x80>
 8006bfe:	1a9a      	subs	r2, r3, r2
 8006c00:	0092      	lsls	r2, r2, #2
 8006c02:	3a04      	subs	r2, #4
 8006c04:	3501      	adds	r5, #1
 8006c06:	42ae      	cmp	r6, r5
 8006c08:	bf38      	it	cc
 8006c0a:	2200      	movcc	r2, #0
 8006c0c:	18a3      	adds	r3, r4, r2
 8006c0e:	50a7      	str	r7, [r4, r2]
 8006c10:	b107      	cbz	r7, 8006c14 <rshift+0x68>
 8006c12:	3304      	adds	r3, #4
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	eba3 0204 	sub.w	r2, r3, r4
 8006c1a:	bf08      	it	eq
 8006c1c:	2300      	moveq	r3, #0
 8006c1e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006c22:	6102      	str	r2, [r0, #16]
 8006c24:	bf08      	it	eq
 8006c26:	6143      	streq	r3, [r0, #20]
 8006c28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c2c:	f8dc c000 	ldr.w	ip, [ip]
 8006c30:	fa0c fc08 	lsl.w	ip, ip, r8
 8006c34:	ea4c 0707 	orr.w	r7, ip, r7
 8006c38:	f849 7b04 	str.w	r7, [r9], #4
 8006c3c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c40:	40cf      	lsrs	r7, r1
 8006c42:	e7d9      	b.n	8006bf8 <rshift+0x4c>
 8006c44:	f851 cb04 	ldr.w	ip, [r1], #4
 8006c48:	f847 cf04 	str.w	ip, [r7, #4]!
 8006c4c:	e7c2      	b.n	8006bd4 <rshift+0x28>
 8006c4e:	4623      	mov	r3, r4
 8006c50:	e7e0      	b.n	8006c14 <rshift+0x68>

08006c52 <__hexdig_fun>:
 8006c52:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006c56:	2b09      	cmp	r3, #9
 8006c58:	d802      	bhi.n	8006c60 <__hexdig_fun+0xe>
 8006c5a:	3820      	subs	r0, #32
 8006c5c:	b2c0      	uxtb	r0, r0
 8006c5e:	4770      	bx	lr
 8006c60:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006c64:	2b05      	cmp	r3, #5
 8006c66:	d801      	bhi.n	8006c6c <__hexdig_fun+0x1a>
 8006c68:	3847      	subs	r0, #71	; 0x47
 8006c6a:	e7f7      	b.n	8006c5c <__hexdig_fun+0xa>
 8006c6c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006c70:	2b05      	cmp	r3, #5
 8006c72:	d801      	bhi.n	8006c78 <__hexdig_fun+0x26>
 8006c74:	3827      	subs	r0, #39	; 0x27
 8006c76:	e7f1      	b.n	8006c5c <__hexdig_fun+0xa>
 8006c78:	2000      	movs	r0, #0
 8006c7a:	4770      	bx	lr

08006c7c <__gethex>:
 8006c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c80:	b08b      	sub	sp, #44	; 0x2c
 8006c82:	9305      	str	r3, [sp, #20]
 8006c84:	4bb2      	ldr	r3, [pc, #712]	; (8006f50 <__gethex+0x2d4>)
 8006c86:	9002      	str	r0, [sp, #8]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	468b      	mov	fp, r1
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	4690      	mov	r8, r2
 8006c90:	9303      	str	r3, [sp, #12]
 8006c92:	f7f9 fa5d 	bl	8000150 <strlen>
 8006c96:	4682      	mov	sl, r0
 8006c98:	9b03      	ldr	r3, [sp, #12]
 8006c9a:	f8db 2000 	ldr.w	r2, [fp]
 8006c9e:	4403      	add	r3, r0
 8006ca0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006ca4:	9306      	str	r3, [sp, #24]
 8006ca6:	1c93      	adds	r3, r2, #2
 8006ca8:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006cac:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006cb0:	32fe      	adds	r2, #254	; 0xfe
 8006cb2:	18d1      	adds	r1, r2, r3
 8006cb4:	461f      	mov	r7, r3
 8006cb6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006cba:	9101      	str	r1, [sp, #4]
 8006cbc:	2830      	cmp	r0, #48	; 0x30
 8006cbe:	d0f8      	beq.n	8006cb2 <__gethex+0x36>
 8006cc0:	f7ff ffc7 	bl	8006c52 <__hexdig_fun>
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d13a      	bne.n	8006d40 <__gethex+0xc4>
 8006cca:	4652      	mov	r2, sl
 8006ccc:	4638      	mov	r0, r7
 8006cce:	9903      	ldr	r1, [sp, #12]
 8006cd0:	f001 fa26 	bl	8008120 <strncmp>
 8006cd4:	4605      	mov	r5, r0
 8006cd6:	2800      	cmp	r0, #0
 8006cd8:	d166      	bne.n	8006da8 <__gethex+0x12c>
 8006cda:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006cde:	eb07 060a 	add.w	r6, r7, sl
 8006ce2:	f7ff ffb6 	bl	8006c52 <__hexdig_fun>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d060      	beq.n	8006dac <__gethex+0x130>
 8006cea:	4633      	mov	r3, r6
 8006cec:	7818      	ldrb	r0, [r3, #0]
 8006cee:	461f      	mov	r7, r3
 8006cf0:	2830      	cmp	r0, #48	; 0x30
 8006cf2:	f103 0301 	add.w	r3, r3, #1
 8006cf6:	d0f9      	beq.n	8006cec <__gethex+0x70>
 8006cf8:	f7ff ffab 	bl	8006c52 <__hexdig_fun>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	fab0 f480 	clz	r4, r0
 8006d02:	4635      	mov	r5, r6
 8006d04:	0964      	lsrs	r4, r4, #5
 8006d06:	9301      	str	r3, [sp, #4]
 8006d08:	463a      	mov	r2, r7
 8006d0a:	4616      	mov	r6, r2
 8006d0c:	7830      	ldrb	r0, [r6, #0]
 8006d0e:	3201      	adds	r2, #1
 8006d10:	f7ff ff9f 	bl	8006c52 <__hexdig_fun>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	d1f8      	bne.n	8006d0a <__gethex+0x8e>
 8006d18:	4652      	mov	r2, sl
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	9903      	ldr	r1, [sp, #12]
 8006d1e:	f001 f9ff 	bl	8008120 <strncmp>
 8006d22:	b980      	cbnz	r0, 8006d46 <__gethex+0xca>
 8006d24:	b94d      	cbnz	r5, 8006d3a <__gethex+0xbe>
 8006d26:	eb06 050a 	add.w	r5, r6, sl
 8006d2a:	462a      	mov	r2, r5
 8006d2c:	4616      	mov	r6, r2
 8006d2e:	7830      	ldrb	r0, [r6, #0]
 8006d30:	3201      	adds	r2, #1
 8006d32:	f7ff ff8e 	bl	8006c52 <__hexdig_fun>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d1f8      	bne.n	8006d2c <__gethex+0xb0>
 8006d3a:	1bad      	subs	r5, r5, r6
 8006d3c:	00ad      	lsls	r5, r5, #2
 8006d3e:	e004      	b.n	8006d4a <__gethex+0xce>
 8006d40:	2400      	movs	r4, #0
 8006d42:	4625      	mov	r5, r4
 8006d44:	e7e0      	b.n	8006d08 <__gethex+0x8c>
 8006d46:	2d00      	cmp	r5, #0
 8006d48:	d1f7      	bne.n	8006d3a <__gethex+0xbe>
 8006d4a:	7833      	ldrb	r3, [r6, #0]
 8006d4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d50:	2b50      	cmp	r3, #80	; 0x50
 8006d52:	d139      	bne.n	8006dc8 <__gethex+0x14c>
 8006d54:	7873      	ldrb	r3, [r6, #1]
 8006d56:	2b2b      	cmp	r3, #43	; 0x2b
 8006d58:	d02a      	beq.n	8006db0 <__gethex+0x134>
 8006d5a:	2b2d      	cmp	r3, #45	; 0x2d
 8006d5c:	d02c      	beq.n	8006db8 <__gethex+0x13c>
 8006d5e:	f04f 0900 	mov.w	r9, #0
 8006d62:	1c71      	adds	r1, r6, #1
 8006d64:	7808      	ldrb	r0, [r1, #0]
 8006d66:	f7ff ff74 	bl	8006c52 <__hexdig_fun>
 8006d6a:	1e43      	subs	r3, r0, #1
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	2b18      	cmp	r3, #24
 8006d70:	d82a      	bhi.n	8006dc8 <__gethex+0x14c>
 8006d72:	f1a0 0210 	sub.w	r2, r0, #16
 8006d76:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006d7a:	f7ff ff6a 	bl	8006c52 <__hexdig_fun>
 8006d7e:	1e43      	subs	r3, r0, #1
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	2b18      	cmp	r3, #24
 8006d84:	d91b      	bls.n	8006dbe <__gethex+0x142>
 8006d86:	f1b9 0f00 	cmp.w	r9, #0
 8006d8a:	d000      	beq.n	8006d8e <__gethex+0x112>
 8006d8c:	4252      	negs	r2, r2
 8006d8e:	4415      	add	r5, r2
 8006d90:	f8cb 1000 	str.w	r1, [fp]
 8006d94:	b1d4      	cbz	r4, 8006dcc <__gethex+0x150>
 8006d96:	9b01      	ldr	r3, [sp, #4]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	bf14      	ite	ne
 8006d9c:	2700      	movne	r7, #0
 8006d9e:	2706      	moveq	r7, #6
 8006da0:	4638      	mov	r0, r7
 8006da2:	b00b      	add	sp, #44	; 0x2c
 8006da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da8:	463e      	mov	r6, r7
 8006daa:	4625      	mov	r5, r4
 8006dac:	2401      	movs	r4, #1
 8006dae:	e7cc      	b.n	8006d4a <__gethex+0xce>
 8006db0:	f04f 0900 	mov.w	r9, #0
 8006db4:	1cb1      	adds	r1, r6, #2
 8006db6:	e7d5      	b.n	8006d64 <__gethex+0xe8>
 8006db8:	f04f 0901 	mov.w	r9, #1
 8006dbc:	e7fa      	b.n	8006db4 <__gethex+0x138>
 8006dbe:	230a      	movs	r3, #10
 8006dc0:	fb03 0202 	mla	r2, r3, r2, r0
 8006dc4:	3a10      	subs	r2, #16
 8006dc6:	e7d6      	b.n	8006d76 <__gethex+0xfa>
 8006dc8:	4631      	mov	r1, r6
 8006dca:	e7e1      	b.n	8006d90 <__gethex+0x114>
 8006dcc:	4621      	mov	r1, r4
 8006dce:	1bf3      	subs	r3, r6, r7
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	2b07      	cmp	r3, #7
 8006dd4:	dc0a      	bgt.n	8006dec <__gethex+0x170>
 8006dd6:	9802      	ldr	r0, [sp, #8]
 8006dd8:	f000 fa88 	bl	80072ec <_Balloc>
 8006ddc:	4604      	mov	r4, r0
 8006dde:	b940      	cbnz	r0, 8006df2 <__gethex+0x176>
 8006de0:	4602      	mov	r2, r0
 8006de2:	21de      	movs	r1, #222	; 0xde
 8006de4:	4b5b      	ldr	r3, [pc, #364]	; (8006f54 <__gethex+0x2d8>)
 8006de6:	485c      	ldr	r0, [pc, #368]	; (8006f58 <__gethex+0x2dc>)
 8006de8:	f001 f9bc 	bl	8008164 <__assert_func>
 8006dec:	3101      	adds	r1, #1
 8006dee:	105b      	asrs	r3, r3, #1
 8006df0:	e7ef      	b.n	8006dd2 <__gethex+0x156>
 8006df2:	f04f 0b00 	mov.w	fp, #0
 8006df6:	f100 0914 	add.w	r9, r0, #20
 8006dfa:	f1ca 0301 	rsb	r3, sl, #1
 8006dfe:	f8cd 9010 	str.w	r9, [sp, #16]
 8006e02:	f8cd b004 	str.w	fp, [sp, #4]
 8006e06:	9308      	str	r3, [sp, #32]
 8006e08:	42b7      	cmp	r7, r6
 8006e0a:	d33f      	bcc.n	8006e8c <__gethex+0x210>
 8006e0c:	9f04      	ldr	r7, [sp, #16]
 8006e0e:	9b01      	ldr	r3, [sp, #4]
 8006e10:	f847 3b04 	str.w	r3, [r7], #4
 8006e14:	eba7 0709 	sub.w	r7, r7, r9
 8006e18:	10bf      	asrs	r7, r7, #2
 8006e1a:	6127      	str	r7, [r4, #16]
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f000 fb57 	bl	80074d0 <__hi0bits>
 8006e22:	017f      	lsls	r7, r7, #5
 8006e24:	f8d8 6000 	ldr.w	r6, [r8]
 8006e28:	1a3f      	subs	r7, r7, r0
 8006e2a:	42b7      	cmp	r7, r6
 8006e2c:	dd62      	ble.n	8006ef4 <__gethex+0x278>
 8006e2e:	1bbf      	subs	r7, r7, r6
 8006e30:	4639      	mov	r1, r7
 8006e32:	4620      	mov	r0, r4
 8006e34:	f000 fef1 	bl	8007c1a <__any_on>
 8006e38:	4682      	mov	sl, r0
 8006e3a:	b1a8      	cbz	r0, 8006e68 <__gethex+0x1ec>
 8006e3c:	f04f 0a01 	mov.w	sl, #1
 8006e40:	1e7b      	subs	r3, r7, #1
 8006e42:	1159      	asrs	r1, r3, #5
 8006e44:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006e48:	f003 021f 	and.w	r2, r3, #31
 8006e4c:	fa0a f202 	lsl.w	r2, sl, r2
 8006e50:	420a      	tst	r2, r1
 8006e52:	d009      	beq.n	8006e68 <__gethex+0x1ec>
 8006e54:	4553      	cmp	r3, sl
 8006e56:	dd05      	ble.n	8006e64 <__gethex+0x1e8>
 8006e58:	4620      	mov	r0, r4
 8006e5a:	1eb9      	subs	r1, r7, #2
 8006e5c:	f000 fedd 	bl	8007c1a <__any_on>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	d144      	bne.n	8006eee <__gethex+0x272>
 8006e64:	f04f 0a02 	mov.w	sl, #2
 8006e68:	4639      	mov	r1, r7
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	f7ff fe9e 	bl	8006bac <rshift>
 8006e70:	443d      	add	r5, r7
 8006e72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e76:	42ab      	cmp	r3, r5
 8006e78:	da4a      	bge.n	8006f10 <__gethex+0x294>
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	9802      	ldr	r0, [sp, #8]
 8006e7e:	f000 fa75 	bl	800736c <_Bfree>
 8006e82:	2300      	movs	r3, #0
 8006e84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e86:	27a3      	movs	r7, #163	; 0xa3
 8006e88:	6013      	str	r3, [r2, #0]
 8006e8a:	e789      	b.n	8006da0 <__gethex+0x124>
 8006e8c:	1e73      	subs	r3, r6, #1
 8006e8e:	9a06      	ldr	r2, [sp, #24]
 8006e90:	9307      	str	r3, [sp, #28]
 8006e92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d019      	beq.n	8006ece <__gethex+0x252>
 8006e9a:	f1bb 0f20 	cmp.w	fp, #32
 8006e9e:	d107      	bne.n	8006eb0 <__gethex+0x234>
 8006ea0:	9b04      	ldr	r3, [sp, #16]
 8006ea2:	9a01      	ldr	r2, [sp, #4]
 8006ea4:	f843 2b04 	str.w	r2, [r3], #4
 8006ea8:	9304      	str	r3, [sp, #16]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	469b      	mov	fp, r3
 8006eae:	9301      	str	r3, [sp, #4]
 8006eb0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006eb4:	f7ff fecd 	bl	8006c52 <__hexdig_fun>
 8006eb8:	9b01      	ldr	r3, [sp, #4]
 8006eba:	f000 000f 	and.w	r0, r0, #15
 8006ebe:	fa00 f00b 	lsl.w	r0, r0, fp
 8006ec2:	4303      	orrs	r3, r0
 8006ec4:	9301      	str	r3, [sp, #4]
 8006ec6:	f10b 0b04 	add.w	fp, fp, #4
 8006eca:	9b07      	ldr	r3, [sp, #28]
 8006ecc:	e00d      	b.n	8006eea <__gethex+0x26e>
 8006ece:	9a08      	ldr	r2, [sp, #32]
 8006ed0:	1e73      	subs	r3, r6, #1
 8006ed2:	4413      	add	r3, r2
 8006ed4:	42bb      	cmp	r3, r7
 8006ed6:	d3e0      	bcc.n	8006e9a <__gethex+0x21e>
 8006ed8:	4618      	mov	r0, r3
 8006eda:	4652      	mov	r2, sl
 8006edc:	9903      	ldr	r1, [sp, #12]
 8006ede:	9309      	str	r3, [sp, #36]	; 0x24
 8006ee0:	f001 f91e 	bl	8008120 <strncmp>
 8006ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d1d7      	bne.n	8006e9a <__gethex+0x21e>
 8006eea:	461e      	mov	r6, r3
 8006eec:	e78c      	b.n	8006e08 <__gethex+0x18c>
 8006eee:	f04f 0a03 	mov.w	sl, #3
 8006ef2:	e7b9      	b.n	8006e68 <__gethex+0x1ec>
 8006ef4:	da09      	bge.n	8006f0a <__gethex+0x28e>
 8006ef6:	1bf7      	subs	r7, r6, r7
 8006ef8:	4621      	mov	r1, r4
 8006efa:	463a      	mov	r2, r7
 8006efc:	9802      	ldr	r0, [sp, #8]
 8006efe:	f000 fc4d 	bl	800779c <__lshift>
 8006f02:	4604      	mov	r4, r0
 8006f04:	1bed      	subs	r5, r5, r7
 8006f06:	f100 0914 	add.w	r9, r0, #20
 8006f0a:	f04f 0a00 	mov.w	sl, #0
 8006f0e:	e7b0      	b.n	8006e72 <__gethex+0x1f6>
 8006f10:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006f14:	42a8      	cmp	r0, r5
 8006f16:	dd72      	ble.n	8006ffe <__gethex+0x382>
 8006f18:	1b45      	subs	r5, r0, r5
 8006f1a:	42ae      	cmp	r6, r5
 8006f1c:	dc35      	bgt.n	8006f8a <__gethex+0x30e>
 8006f1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d029      	beq.n	8006f7a <__gethex+0x2fe>
 8006f26:	2b03      	cmp	r3, #3
 8006f28:	d02b      	beq.n	8006f82 <__gethex+0x306>
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d11c      	bne.n	8006f68 <__gethex+0x2ec>
 8006f2e:	42ae      	cmp	r6, r5
 8006f30:	d11a      	bne.n	8006f68 <__gethex+0x2ec>
 8006f32:	2e01      	cmp	r6, #1
 8006f34:	d112      	bne.n	8006f5c <__gethex+0x2e0>
 8006f36:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006f3a:	9a05      	ldr	r2, [sp, #20]
 8006f3c:	2762      	movs	r7, #98	; 0x62
 8006f3e:	6013      	str	r3, [r2, #0]
 8006f40:	2301      	movs	r3, #1
 8006f42:	6123      	str	r3, [r4, #16]
 8006f44:	f8c9 3000 	str.w	r3, [r9]
 8006f48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f4a:	601c      	str	r4, [r3, #0]
 8006f4c:	e728      	b.n	8006da0 <__gethex+0x124>
 8006f4e:	bf00      	nop
 8006f50:	08009020 	.word	0x08009020
 8006f54:	08008fa8 	.word	0x08008fa8
 8006f58:	08008fb9 	.word	0x08008fb9
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	1e71      	subs	r1, r6, #1
 8006f60:	f000 fe5b 	bl	8007c1a <__any_on>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d1e6      	bne.n	8006f36 <__gethex+0x2ba>
 8006f68:	4621      	mov	r1, r4
 8006f6a:	9802      	ldr	r0, [sp, #8]
 8006f6c:	f000 f9fe 	bl	800736c <_Bfree>
 8006f70:	2300      	movs	r3, #0
 8006f72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f74:	2750      	movs	r7, #80	; 0x50
 8006f76:	6013      	str	r3, [r2, #0]
 8006f78:	e712      	b.n	8006da0 <__gethex+0x124>
 8006f7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1f3      	bne.n	8006f68 <__gethex+0x2ec>
 8006f80:	e7d9      	b.n	8006f36 <__gethex+0x2ba>
 8006f82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1d6      	bne.n	8006f36 <__gethex+0x2ba>
 8006f88:	e7ee      	b.n	8006f68 <__gethex+0x2ec>
 8006f8a:	1e6f      	subs	r7, r5, #1
 8006f8c:	f1ba 0f00 	cmp.w	sl, #0
 8006f90:	d132      	bne.n	8006ff8 <__gethex+0x37c>
 8006f92:	b127      	cbz	r7, 8006f9e <__gethex+0x322>
 8006f94:	4639      	mov	r1, r7
 8006f96:	4620      	mov	r0, r4
 8006f98:	f000 fe3f 	bl	8007c1a <__any_on>
 8006f9c:	4682      	mov	sl, r0
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	117b      	asrs	r3, r7, #5
 8006fa2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006fa6:	f007 071f 	and.w	r7, r7, #31
 8006faa:	fa01 f707 	lsl.w	r7, r1, r7
 8006fae:	421f      	tst	r7, r3
 8006fb0:	f04f 0702 	mov.w	r7, #2
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	bf18      	it	ne
 8006fba:	f04a 0a02 	orrne.w	sl, sl, #2
 8006fbe:	1b76      	subs	r6, r6, r5
 8006fc0:	f7ff fdf4 	bl	8006bac <rshift>
 8006fc4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006fc8:	f1ba 0f00 	cmp.w	sl, #0
 8006fcc:	d048      	beq.n	8007060 <__gethex+0x3e4>
 8006fce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d015      	beq.n	8007002 <__gethex+0x386>
 8006fd6:	2b03      	cmp	r3, #3
 8006fd8:	d017      	beq.n	800700a <__gethex+0x38e>
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d109      	bne.n	8006ff2 <__gethex+0x376>
 8006fde:	f01a 0f02 	tst.w	sl, #2
 8006fe2:	d006      	beq.n	8006ff2 <__gethex+0x376>
 8006fe4:	f8d9 0000 	ldr.w	r0, [r9]
 8006fe8:	ea4a 0a00 	orr.w	sl, sl, r0
 8006fec:	f01a 0f01 	tst.w	sl, #1
 8006ff0:	d10e      	bne.n	8007010 <__gethex+0x394>
 8006ff2:	f047 0710 	orr.w	r7, r7, #16
 8006ff6:	e033      	b.n	8007060 <__gethex+0x3e4>
 8006ff8:	f04f 0a01 	mov.w	sl, #1
 8006ffc:	e7cf      	b.n	8006f9e <__gethex+0x322>
 8006ffe:	2701      	movs	r7, #1
 8007000:	e7e2      	b.n	8006fc8 <__gethex+0x34c>
 8007002:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007004:	f1c3 0301 	rsb	r3, r3, #1
 8007008:	9315      	str	r3, [sp, #84]	; 0x54
 800700a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800700c:	2b00      	cmp	r3, #0
 800700e:	d0f0      	beq.n	8006ff2 <__gethex+0x376>
 8007010:	f04f 0c00 	mov.w	ip, #0
 8007014:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007018:	f104 0314 	add.w	r3, r4, #20
 800701c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007020:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007024:	4618      	mov	r0, r3
 8007026:	f853 2b04 	ldr.w	r2, [r3], #4
 800702a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800702e:	d01c      	beq.n	800706a <__gethex+0x3ee>
 8007030:	3201      	adds	r2, #1
 8007032:	6002      	str	r2, [r0, #0]
 8007034:	2f02      	cmp	r7, #2
 8007036:	f104 0314 	add.w	r3, r4, #20
 800703a:	d13d      	bne.n	80070b8 <__gethex+0x43c>
 800703c:	f8d8 2000 	ldr.w	r2, [r8]
 8007040:	3a01      	subs	r2, #1
 8007042:	42b2      	cmp	r2, r6
 8007044:	d10a      	bne.n	800705c <__gethex+0x3e0>
 8007046:	2201      	movs	r2, #1
 8007048:	1171      	asrs	r1, r6, #5
 800704a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800704e:	f006 061f 	and.w	r6, r6, #31
 8007052:	fa02 f606 	lsl.w	r6, r2, r6
 8007056:	421e      	tst	r6, r3
 8007058:	bf18      	it	ne
 800705a:	4617      	movne	r7, r2
 800705c:	f047 0720 	orr.w	r7, r7, #32
 8007060:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007062:	601c      	str	r4, [r3, #0]
 8007064:	9b05      	ldr	r3, [sp, #20]
 8007066:	601d      	str	r5, [r3, #0]
 8007068:	e69a      	b.n	8006da0 <__gethex+0x124>
 800706a:	4299      	cmp	r1, r3
 800706c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007070:	d8d8      	bhi.n	8007024 <__gethex+0x3a8>
 8007072:	68a3      	ldr	r3, [r4, #8]
 8007074:	459b      	cmp	fp, r3
 8007076:	db17      	blt.n	80070a8 <__gethex+0x42c>
 8007078:	6861      	ldr	r1, [r4, #4]
 800707a:	9802      	ldr	r0, [sp, #8]
 800707c:	3101      	adds	r1, #1
 800707e:	f000 f935 	bl	80072ec <_Balloc>
 8007082:	4681      	mov	r9, r0
 8007084:	b918      	cbnz	r0, 800708e <__gethex+0x412>
 8007086:	4602      	mov	r2, r0
 8007088:	2184      	movs	r1, #132	; 0x84
 800708a:	4b19      	ldr	r3, [pc, #100]	; (80070f0 <__gethex+0x474>)
 800708c:	e6ab      	b.n	8006de6 <__gethex+0x16a>
 800708e:	6922      	ldr	r2, [r4, #16]
 8007090:	f104 010c 	add.w	r1, r4, #12
 8007094:	3202      	adds	r2, #2
 8007096:	0092      	lsls	r2, r2, #2
 8007098:	300c      	adds	r0, #12
 800709a:	f000 f919 	bl	80072d0 <memcpy>
 800709e:	4621      	mov	r1, r4
 80070a0:	9802      	ldr	r0, [sp, #8]
 80070a2:	f000 f963 	bl	800736c <_Bfree>
 80070a6:	464c      	mov	r4, r9
 80070a8:	6923      	ldr	r3, [r4, #16]
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	6122      	str	r2, [r4, #16]
 80070ae:	2201      	movs	r2, #1
 80070b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80070b4:	615a      	str	r2, [r3, #20]
 80070b6:	e7bd      	b.n	8007034 <__gethex+0x3b8>
 80070b8:	6922      	ldr	r2, [r4, #16]
 80070ba:	455a      	cmp	r2, fp
 80070bc:	dd0b      	ble.n	80070d6 <__gethex+0x45a>
 80070be:	2101      	movs	r1, #1
 80070c0:	4620      	mov	r0, r4
 80070c2:	f7ff fd73 	bl	8006bac <rshift>
 80070c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80070ca:	3501      	adds	r5, #1
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	f6ff aed4 	blt.w	8006e7a <__gethex+0x1fe>
 80070d2:	2701      	movs	r7, #1
 80070d4:	e7c2      	b.n	800705c <__gethex+0x3e0>
 80070d6:	f016 061f 	ands.w	r6, r6, #31
 80070da:	d0fa      	beq.n	80070d2 <__gethex+0x456>
 80070dc:	4453      	add	r3, sl
 80070de:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80070e2:	f000 f9f5 	bl	80074d0 <__hi0bits>
 80070e6:	f1c6 0620 	rsb	r6, r6, #32
 80070ea:	42b0      	cmp	r0, r6
 80070ec:	dbe7      	blt.n	80070be <__gethex+0x442>
 80070ee:	e7f0      	b.n	80070d2 <__gethex+0x456>
 80070f0:	08008fa8 	.word	0x08008fa8

080070f4 <L_shift>:
 80070f4:	f1c2 0208 	rsb	r2, r2, #8
 80070f8:	0092      	lsls	r2, r2, #2
 80070fa:	b570      	push	{r4, r5, r6, lr}
 80070fc:	f1c2 0620 	rsb	r6, r2, #32
 8007100:	6843      	ldr	r3, [r0, #4]
 8007102:	6804      	ldr	r4, [r0, #0]
 8007104:	fa03 f506 	lsl.w	r5, r3, r6
 8007108:	432c      	orrs	r4, r5
 800710a:	40d3      	lsrs	r3, r2
 800710c:	6004      	str	r4, [r0, #0]
 800710e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007112:	4288      	cmp	r0, r1
 8007114:	d3f4      	bcc.n	8007100 <L_shift+0xc>
 8007116:	bd70      	pop	{r4, r5, r6, pc}

08007118 <__match>:
 8007118:	b530      	push	{r4, r5, lr}
 800711a:	6803      	ldr	r3, [r0, #0]
 800711c:	3301      	adds	r3, #1
 800711e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007122:	b914      	cbnz	r4, 800712a <__match+0x12>
 8007124:	6003      	str	r3, [r0, #0]
 8007126:	2001      	movs	r0, #1
 8007128:	bd30      	pop	{r4, r5, pc}
 800712a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800712e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007132:	2d19      	cmp	r5, #25
 8007134:	bf98      	it	ls
 8007136:	3220      	addls	r2, #32
 8007138:	42a2      	cmp	r2, r4
 800713a:	d0f0      	beq.n	800711e <__match+0x6>
 800713c:	2000      	movs	r0, #0
 800713e:	e7f3      	b.n	8007128 <__match+0x10>

08007140 <__hexnan>:
 8007140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007144:	2500      	movs	r5, #0
 8007146:	680b      	ldr	r3, [r1, #0]
 8007148:	4682      	mov	sl, r0
 800714a:	115e      	asrs	r6, r3, #5
 800714c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007150:	f013 031f 	ands.w	r3, r3, #31
 8007154:	bf18      	it	ne
 8007156:	3604      	addne	r6, #4
 8007158:	1f37      	subs	r7, r6, #4
 800715a:	46b9      	mov	r9, r7
 800715c:	463c      	mov	r4, r7
 800715e:	46ab      	mov	fp, r5
 8007160:	b087      	sub	sp, #28
 8007162:	4690      	mov	r8, r2
 8007164:	6802      	ldr	r2, [r0, #0]
 8007166:	9301      	str	r3, [sp, #4]
 8007168:	f846 5c04 	str.w	r5, [r6, #-4]
 800716c:	9502      	str	r5, [sp, #8]
 800716e:	7851      	ldrb	r1, [r2, #1]
 8007170:	1c53      	adds	r3, r2, #1
 8007172:	9303      	str	r3, [sp, #12]
 8007174:	b341      	cbz	r1, 80071c8 <__hexnan+0x88>
 8007176:	4608      	mov	r0, r1
 8007178:	9205      	str	r2, [sp, #20]
 800717a:	9104      	str	r1, [sp, #16]
 800717c:	f7ff fd69 	bl	8006c52 <__hexdig_fun>
 8007180:	2800      	cmp	r0, #0
 8007182:	d14f      	bne.n	8007224 <__hexnan+0xe4>
 8007184:	9904      	ldr	r1, [sp, #16]
 8007186:	9a05      	ldr	r2, [sp, #20]
 8007188:	2920      	cmp	r1, #32
 800718a:	d818      	bhi.n	80071be <__hexnan+0x7e>
 800718c:	9b02      	ldr	r3, [sp, #8]
 800718e:	459b      	cmp	fp, r3
 8007190:	dd13      	ble.n	80071ba <__hexnan+0x7a>
 8007192:	454c      	cmp	r4, r9
 8007194:	d206      	bcs.n	80071a4 <__hexnan+0x64>
 8007196:	2d07      	cmp	r5, #7
 8007198:	dc04      	bgt.n	80071a4 <__hexnan+0x64>
 800719a:	462a      	mov	r2, r5
 800719c:	4649      	mov	r1, r9
 800719e:	4620      	mov	r0, r4
 80071a0:	f7ff ffa8 	bl	80070f4 <L_shift>
 80071a4:	4544      	cmp	r4, r8
 80071a6:	d950      	bls.n	800724a <__hexnan+0x10a>
 80071a8:	2300      	movs	r3, #0
 80071aa:	f1a4 0904 	sub.w	r9, r4, #4
 80071ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80071b2:	461d      	mov	r5, r3
 80071b4:	464c      	mov	r4, r9
 80071b6:	f8cd b008 	str.w	fp, [sp, #8]
 80071ba:	9a03      	ldr	r2, [sp, #12]
 80071bc:	e7d7      	b.n	800716e <__hexnan+0x2e>
 80071be:	2929      	cmp	r1, #41	; 0x29
 80071c0:	d156      	bne.n	8007270 <__hexnan+0x130>
 80071c2:	3202      	adds	r2, #2
 80071c4:	f8ca 2000 	str.w	r2, [sl]
 80071c8:	f1bb 0f00 	cmp.w	fp, #0
 80071cc:	d050      	beq.n	8007270 <__hexnan+0x130>
 80071ce:	454c      	cmp	r4, r9
 80071d0:	d206      	bcs.n	80071e0 <__hexnan+0xa0>
 80071d2:	2d07      	cmp	r5, #7
 80071d4:	dc04      	bgt.n	80071e0 <__hexnan+0xa0>
 80071d6:	462a      	mov	r2, r5
 80071d8:	4649      	mov	r1, r9
 80071da:	4620      	mov	r0, r4
 80071dc:	f7ff ff8a 	bl	80070f4 <L_shift>
 80071e0:	4544      	cmp	r4, r8
 80071e2:	d934      	bls.n	800724e <__hexnan+0x10e>
 80071e4:	4623      	mov	r3, r4
 80071e6:	f1a8 0204 	sub.w	r2, r8, #4
 80071ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80071ee:	429f      	cmp	r7, r3
 80071f0:	f842 1f04 	str.w	r1, [r2, #4]!
 80071f4:	d2f9      	bcs.n	80071ea <__hexnan+0xaa>
 80071f6:	1b3b      	subs	r3, r7, r4
 80071f8:	f023 0303 	bic.w	r3, r3, #3
 80071fc:	3304      	adds	r3, #4
 80071fe:	3401      	adds	r4, #1
 8007200:	3e03      	subs	r6, #3
 8007202:	42b4      	cmp	r4, r6
 8007204:	bf88      	it	hi
 8007206:	2304      	movhi	r3, #4
 8007208:	2200      	movs	r2, #0
 800720a:	4443      	add	r3, r8
 800720c:	f843 2b04 	str.w	r2, [r3], #4
 8007210:	429f      	cmp	r7, r3
 8007212:	d2fb      	bcs.n	800720c <__hexnan+0xcc>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	b91b      	cbnz	r3, 8007220 <__hexnan+0xe0>
 8007218:	4547      	cmp	r7, r8
 800721a:	d127      	bne.n	800726c <__hexnan+0x12c>
 800721c:	2301      	movs	r3, #1
 800721e:	603b      	str	r3, [r7, #0]
 8007220:	2005      	movs	r0, #5
 8007222:	e026      	b.n	8007272 <__hexnan+0x132>
 8007224:	3501      	adds	r5, #1
 8007226:	2d08      	cmp	r5, #8
 8007228:	f10b 0b01 	add.w	fp, fp, #1
 800722c:	dd06      	ble.n	800723c <__hexnan+0xfc>
 800722e:	4544      	cmp	r4, r8
 8007230:	d9c3      	bls.n	80071ba <__hexnan+0x7a>
 8007232:	2300      	movs	r3, #0
 8007234:	2501      	movs	r5, #1
 8007236:	f844 3c04 	str.w	r3, [r4, #-4]
 800723a:	3c04      	subs	r4, #4
 800723c:	6822      	ldr	r2, [r4, #0]
 800723e:	f000 000f 	and.w	r0, r0, #15
 8007242:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007246:	6022      	str	r2, [r4, #0]
 8007248:	e7b7      	b.n	80071ba <__hexnan+0x7a>
 800724a:	2508      	movs	r5, #8
 800724c:	e7b5      	b.n	80071ba <__hexnan+0x7a>
 800724e:	9b01      	ldr	r3, [sp, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0df      	beq.n	8007214 <__hexnan+0xd4>
 8007254:	f04f 32ff 	mov.w	r2, #4294967295
 8007258:	f1c3 0320 	rsb	r3, r3, #32
 800725c:	fa22 f303 	lsr.w	r3, r2, r3
 8007260:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007264:	401a      	ands	r2, r3
 8007266:	f846 2c04 	str.w	r2, [r6, #-4]
 800726a:	e7d3      	b.n	8007214 <__hexnan+0xd4>
 800726c:	3f04      	subs	r7, #4
 800726e:	e7d1      	b.n	8007214 <__hexnan+0xd4>
 8007270:	2004      	movs	r0, #4
 8007272:	b007      	add	sp, #28
 8007274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007278 <_localeconv_r>:
 8007278:	4800      	ldr	r0, [pc, #0]	; (800727c <_localeconv_r+0x4>)
 800727a:	4770      	bx	lr
 800727c:	20000164 	.word	0x20000164

08007280 <malloc>:
 8007280:	4b02      	ldr	r3, [pc, #8]	; (800728c <malloc+0xc>)
 8007282:	4601      	mov	r1, r0
 8007284:	6818      	ldr	r0, [r3, #0]
 8007286:	f000 bd65 	b.w	8007d54 <_malloc_r>
 800728a:	bf00      	nop
 800728c:	2000000c 	.word	0x2000000c

08007290 <__ascii_mbtowc>:
 8007290:	b082      	sub	sp, #8
 8007292:	b901      	cbnz	r1, 8007296 <__ascii_mbtowc+0x6>
 8007294:	a901      	add	r1, sp, #4
 8007296:	b142      	cbz	r2, 80072aa <__ascii_mbtowc+0x1a>
 8007298:	b14b      	cbz	r3, 80072ae <__ascii_mbtowc+0x1e>
 800729a:	7813      	ldrb	r3, [r2, #0]
 800729c:	600b      	str	r3, [r1, #0]
 800729e:	7812      	ldrb	r2, [r2, #0]
 80072a0:	1e10      	subs	r0, r2, #0
 80072a2:	bf18      	it	ne
 80072a4:	2001      	movne	r0, #1
 80072a6:	b002      	add	sp, #8
 80072a8:	4770      	bx	lr
 80072aa:	4610      	mov	r0, r2
 80072ac:	e7fb      	b.n	80072a6 <__ascii_mbtowc+0x16>
 80072ae:	f06f 0001 	mvn.w	r0, #1
 80072b2:	e7f8      	b.n	80072a6 <__ascii_mbtowc+0x16>

080072b4 <memchr>:
 80072b4:	4603      	mov	r3, r0
 80072b6:	b510      	push	{r4, lr}
 80072b8:	b2c9      	uxtb	r1, r1
 80072ba:	4402      	add	r2, r0
 80072bc:	4293      	cmp	r3, r2
 80072be:	4618      	mov	r0, r3
 80072c0:	d101      	bne.n	80072c6 <memchr+0x12>
 80072c2:	2000      	movs	r0, #0
 80072c4:	e003      	b.n	80072ce <memchr+0x1a>
 80072c6:	7804      	ldrb	r4, [r0, #0]
 80072c8:	3301      	adds	r3, #1
 80072ca:	428c      	cmp	r4, r1
 80072cc:	d1f6      	bne.n	80072bc <memchr+0x8>
 80072ce:	bd10      	pop	{r4, pc}

080072d0 <memcpy>:
 80072d0:	440a      	add	r2, r1
 80072d2:	4291      	cmp	r1, r2
 80072d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80072d8:	d100      	bne.n	80072dc <memcpy+0xc>
 80072da:	4770      	bx	lr
 80072dc:	b510      	push	{r4, lr}
 80072de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072e2:	4291      	cmp	r1, r2
 80072e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072e8:	d1f9      	bne.n	80072de <memcpy+0xe>
 80072ea:	bd10      	pop	{r4, pc}

080072ec <_Balloc>:
 80072ec:	b570      	push	{r4, r5, r6, lr}
 80072ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072f0:	4604      	mov	r4, r0
 80072f2:	460d      	mov	r5, r1
 80072f4:	b976      	cbnz	r6, 8007314 <_Balloc+0x28>
 80072f6:	2010      	movs	r0, #16
 80072f8:	f7ff ffc2 	bl	8007280 <malloc>
 80072fc:	4602      	mov	r2, r0
 80072fe:	6260      	str	r0, [r4, #36]	; 0x24
 8007300:	b920      	cbnz	r0, 800730c <_Balloc+0x20>
 8007302:	2166      	movs	r1, #102	; 0x66
 8007304:	4b17      	ldr	r3, [pc, #92]	; (8007364 <_Balloc+0x78>)
 8007306:	4818      	ldr	r0, [pc, #96]	; (8007368 <_Balloc+0x7c>)
 8007308:	f000 ff2c 	bl	8008164 <__assert_func>
 800730c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007310:	6006      	str	r6, [r0, #0]
 8007312:	60c6      	str	r6, [r0, #12]
 8007314:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007316:	68f3      	ldr	r3, [r6, #12]
 8007318:	b183      	cbz	r3, 800733c <_Balloc+0x50>
 800731a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007322:	b9b8      	cbnz	r0, 8007354 <_Balloc+0x68>
 8007324:	2101      	movs	r1, #1
 8007326:	fa01 f605 	lsl.w	r6, r1, r5
 800732a:	1d72      	adds	r2, r6, #5
 800732c:	4620      	mov	r0, r4
 800732e:	0092      	lsls	r2, r2, #2
 8007330:	f000 fc94 	bl	8007c5c <_calloc_r>
 8007334:	b160      	cbz	r0, 8007350 <_Balloc+0x64>
 8007336:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800733a:	e00e      	b.n	800735a <_Balloc+0x6e>
 800733c:	2221      	movs	r2, #33	; 0x21
 800733e:	2104      	movs	r1, #4
 8007340:	4620      	mov	r0, r4
 8007342:	f000 fc8b 	bl	8007c5c <_calloc_r>
 8007346:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007348:	60f0      	str	r0, [r6, #12]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d1e4      	bne.n	800731a <_Balloc+0x2e>
 8007350:	2000      	movs	r0, #0
 8007352:	bd70      	pop	{r4, r5, r6, pc}
 8007354:	6802      	ldr	r2, [r0, #0]
 8007356:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800735a:	2300      	movs	r3, #0
 800735c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007360:	e7f7      	b.n	8007352 <_Balloc+0x66>
 8007362:	bf00      	nop
 8007364:	08008f36 	.word	0x08008f36
 8007368:	08009034 	.word	0x08009034

0800736c <_Bfree>:
 800736c:	b570      	push	{r4, r5, r6, lr}
 800736e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007370:	4605      	mov	r5, r0
 8007372:	460c      	mov	r4, r1
 8007374:	b976      	cbnz	r6, 8007394 <_Bfree+0x28>
 8007376:	2010      	movs	r0, #16
 8007378:	f7ff ff82 	bl	8007280 <malloc>
 800737c:	4602      	mov	r2, r0
 800737e:	6268      	str	r0, [r5, #36]	; 0x24
 8007380:	b920      	cbnz	r0, 800738c <_Bfree+0x20>
 8007382:	218a      	movs	r1, #138	; 0x8a
 8007384:	4b08      	ldr	r3, [pc, #32]	; (80073a8 <_Bfree+0x3c>)
 8007386:	4809      	ldr	r0, [pc, #36]	; (80073ac <_Bfree+0x40>)
 8007388:	f000 feec 	bl	8008164 <__assert_func>
 800738c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007390:	6006      	str	r6, [r0, #0]
 8007392:	60c6      	str	r6, [r0, #12]
 8007394:	b13c      	cbz	r4, 80073a6 <_Bfree+0x3a>
 8007396:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007398:	6862      	ldr	r2, [r4, #4]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073a0:	6021      	str	r1, [r4, #0]
 80073a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073a6:	bd70      	pop	{r4, r5, r6, pc}
 80073a8:	08008f36 	.word	0x08008f36
 80073ac:	08009034 	.word	0x08009034

080073b0 <__multadd>:
 80073b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073b4:	4607      	mov	r7, r0
 80073b6:	460c      	mov	r4, r1
 80073b8:	461e      	mov	r6, r3
 80073ba:	2000      	movs	r0, #0
 80073bc:	690d      	ldr	r5, [r1, #16]
 80073be:	f101 0c14 	add.w	ip, r1, #20
 80073c2:	f8dc 3000 	ldr.w	r3, [ip]
 80073c6:	3001      	adds	r0, #1
 80073c8:	b299      	uxth	r1, r3
 80073ca:	fb02 6101 	mla	r1, r2, r1, r6
 80073ce:	0c1e      	lsrs	r6, r3, #16
 80073d0:	0c0b      	lsrs	r3, r1, #16
 80073d2:	fb02 3306 	mla	r3, r2, r6, r3
 80073d6:	b289      	uxth	r1, r1
 80073d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073dc:	4285      	cmp	r5, r0
 80073de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073e2:	f84c 1b04 	str.w	r1, [ip], #4
 80073e6:	dcec      	bgt.n	80073c2 <__multadd+0x12>
 80073e8:	b30e      	cbz	r6, 800742e <__multadd+0x7e>
 80073ea:	68a3      	ldr	r3, [r4, #8]
 80073ec:	42ab      	cmp	r3, r5
 80073ee:	dc19      	bgt.n	8007424 <__multadd+0x74>
 80073f0:	6861      	ldr	r1, [r4, #4]
 80073f2:	4638      	mov	r0, r7
 80073f4:	3101      	adds	r1, #1
 80073f6:	f7ff ff79 	bl	80072ec <_Balloc>
 80073fa:	4680      	mov	r8, r0
 80073fc:	b928      	cbnz	r0, 800740a <__multadd+0x5a>
 80073fe:	4602      	mov	r2, r0
 8007400:	21b5      	movs	r1, #181	; 0xb5
 8007402:	4b0c      	ldr	r3, [pc, #48]	; (8007434 <__multadd+0x84>)
 8007404:	480c      	ldr	r0, [pc, #48]	; (8007438 <__multadd+0x88>)
 8007406:	f000 fead 	bl	8008164 <__assert_func>
 800740a:	6922      	ldr	r2, [r4, #16]
 800740c:	f104 010c 	add.w	r1, r4, #12
 8007410:	3202      	adds	r2, #2
 8007412:	0092      	lsls	r2, r2, #2
 8007414:	300c      	adds	r0, #12
 8007416:	f7ff ff5b 	bl	80072d0 <memcpy>
 800741a:	4621      	mov	r1, r4
 800741c:	4638      	mov	r0, r7
 800741e:	f7ff ffa5 	bl	800736c <_Bfree>
 8007422:	4644      	mov	r4, r8
 8007424:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007428:	3501      	adds	r5, #1
 800742a:	615e      	str	r6, [r3, #20]
 800742c:	6125      	str	r5, [r4, #16]
 800742e:	4620      	mov	r0, r4
 8007430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007434:	08008fa8 	.word	0x08008fa8
 8007438:	08009034 	.word	0x08009034

0800743c <__s2b>:
 800743c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007440:	4615      	mov	r5, r2
 8007442:	2209      	movs	r2, #9
 8007444:	461f      	mov	r7, r3
 8007446:	3308      	adds	r3, #8
 8007448:	460c      	mov	r4, r1
 800744a:	fb93 f3f2 	sdiv	r3, r3, r2
 800744e:	4606      	mov	r6, r0
 8007450:	2201      	movs	r2, #1
 8007452:	2100      	movs	r1, #0
 8007454:	429a      	cmp	r2, r3
 8007456:	db09      	blt.n	800746c <__s2b+0x30>
 8007458:	4630      	mov	r0, r6
 800745a:	f7ff ff47 	bl	80072ec <_Balloc>
 800745e:	b940      	cbnz	r0, 8007472 <__s2b+0x36>
 8007460:	4602      	mov	r2, r0
 8007462:	21ce      	movs	r1, #206	; 0xce
 8007464:	4b18      	ldr	r3, [pc, #96]	; (80074c8 <__s2b+0x8c>)
 8007466:	4819      	ldr	r0, [pc, #100]	; (80074cc <__s2b+0x90>)
 8007468:	f000 fe7c 	bl	8008164 <__assert_func>
 800746c:	0052      	lsls	r2, r2, #1
 800746e:	3101      	adds	r1, #1
 8007470:	e7f0      	b.n	8007454 <__s2b+0x18>
 8007472:	9b08      	ldr	r3, [sp, #32]
 8007474:	2d09      	cmp	r5, #9
 8007476:	6143      	str	r3, [r0, #20]
 8007478:	f04f 0301 	mov.w	r3, #1
 800747c:	6103      	str	r3, [r0, #16]
 800747e:	dd16      	ble.n	80074ae <__s2b+0x72>
 8007480:	f104 0909 	add.w	r9, r4, #9
 8007484:	46c8      	mov	r8, r9
 8007486:	442c      	add	r4, r5
 8007488:	f818 3b01 	ldrb.w	r3, [r8], #1
 800748c:	4601      	mov	r1, r0
 800748e:	220a      	movs	r2, #10
 8007490:	4630      	mov	r0, r6
 8007492:	3b30      	subs	r3, #48	; 0x30
 8007494:	f7ff ff8c 	bl	80073b0 <__multadd>
 8007498:	45a0      	cmp	r8, r4
 800749a:	d1f5      	bne.n	8007488 <__s2b+0x4c>
 800749c:	f1a5 0408 	sub.w	r4, r5, #8
 80074a0:	444c      	add	r4, r9
 80074a2:	1b2d      	subs	r5, r5, r4
 80074a4:	1963      	adds	r3, r4, r5
 80074a6:	42bb      	cmp	r3, r7
 80074a8:	db04      	blt.n	80074b4 <__s2b+0x78>
 80074aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074ae:	2509      	movs	r5, #9
 80074b0:	340a      	adds	r4, #10
 80074b2:	e7f6      	b.n	80074a2 <__s2b+0x66>
 80074b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80074b8:	4601      	mov	r1, r0
 80074ba:	220a      	movs	r2, #10
 80074bc:	4630      	mov	r0, r6
 80074be:	3b30      	subs	r3, #48	; 0x30
 80074c0:	f7ff ff76 	bl	80073b0 <__multadd>
 80074c4:	e7ee      	b.n	80074a4 <__s2b+0x68>
 80074c6:	bf00      	nop
 80074c8:	08008fa8 	.word	0x08008fa8
 80074cc:	08009034 	.word	0x08009034

080074d0 <__hi0bits>:
 80074d0:	0c02      	lsrs	r2, r0, #16
 80074d2:	0412      	lsls	r2, r2, #16
 80074d4:	4603      	mov	r3, r0
 80074d6:	b9ca      	cbnz	r2, 800750c <__hi0bits+0x3c>
 80074d8:	0403      	lsls	r3, r0, #16
 80074da:	2010      	movs	r0, #16
 80074dc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80074e0:	bf04      	itt	eq
 80074e2:	021b      	lsleq	r3, r3, #8
 80074e4:	3008      	addeq	r0, #8
 80074e6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80074ea:	bf04      	itt	eq
 80074ec:	011b      	lsleq	r3, r3, #4
 80074ee:	3004      	addeq	r0, #4
 80074f0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80074f4:	bf04      	itt	eq
 80074f6:	009b      	lsleq	r3, r3, #2
 80074f8:	3002      	addeq	r0, #2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	db05      	blt.n	800750a <__hi0bits+0x3a>
 80074fe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007502:	f100 0001 	add.w	r0, r0, #1
 8007506:	bf08      	it	eq
 8007508:	2020      	moveq	r0, #32
 800750a:	4770      	bx	lr
 800750c:	2000      	movs	r0, #0
 800750e:	e7e5      	b.n	80074dc <__hi0bits+0xc>

08007510 <__lo0bits>:
 8007510:	6803      	ldr	r3, [r0, #0]
 8007512:	4602      	mov	r2, r0
 8007514:	f013 0007 	ands.w	r0, r3, #7
 8007518:	d00b      	beq.n	8007532 <__lo0bits+0x22>
 800751a:	07d9      	lsls	r1, r3, #31
 800751c:	d421      	bmi.n	8007562 <__lo0bits+0x52>
 800751e:	0798      	lsls	r0, r3, #30
 8007520:	bf49      	itett	mi
 8007522:	085b      	lsrmi	r3, r3, #1
 8007524:	089b      	lsrpl	r3, r3, #2
 8007526:	2001      	movmi	r0, #1
 8007528:	6013      	strmi	r3, [r2, #0]
 800752a:	bf5c      	itt	pl
 800752c:	2002      	movpl	r0, #2
 800752e:	6013      	strpl	r3, [r2, #0]
 8007530:	4770      	bx	lr
 8007532:	b299      	uxth	r1, r3
 8007534:	b909      	cbnz	r1, 800753a <__lo0bits+0x2a>
 8007536:	2010      	movs	r0, #16
 8007538:	0c1b      	lsrs	r3, r3, #16
 800753a:	b2d9      	uxtb	r1, r3
 800753c:	b909      	cbnz	r1, 8007542 <__lo0bits+0x32>
 800753e:	3008      	adds	r0, #8
 8007540:	0a1b      	lsrs	r3, r3, #8
 8007542:	0719      	lsls	r1, r3, #28
 8007544:	bf04      	itt	eq
 8007546:	091b      	lsreq	r3, r3, #4
 8007548:	3004      	addeq	r0, #4
 800754a:	0799      	lsls	r1, r3, #30
 800754c:	bf04      	itt	eq
 800754e:	089b      	lsreq	r3, r3, #2
 8007550:	3002      	addeq	r0, #2
 8007552:	07d9      	lsls	r1, r3, #31
 8007554:	d403      	bmi.n	800755e <__lo0bits+0x4e>
 8007556:	085b      	lsrs	r3, r3, #1
 8007558:	f100 0001 	add.w	r0, r0, #1
 800755c:	d003      	beq.n	8007566 <__lo0bits+0x56>
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	4770      	bx	lr
 8007562:	2000      	movs	r0, #0
 8007564:	4770      	bx	lr
 8007566:	2020      	movs	r0, #32
 8007568:	4770      	bx	lr
	...

0800756c <__i2b>:
 800756c:	b510      	push	{r4, lr}
 800756e:	460c      	mov	r4, r1
 8007570:	2101      	movs	r1, #1
 8007572:	f7ff febb 	bl	80072ec <_Balloc>
 8007576:	4602      	mov	r2, r0
 8007578:	b928      	cbnz	r0, 8007586 <__i2b+0x1a>
 800757a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800757e:	4b04      	ldr	r3, [pc, #16]	; (8007590 <__i2b+0x24>)
 8007580:	4804      	ldr	r0, [pc, #16]	; (8007594 <__i2b+0x28>)
 8007582:	f000 fdef 	bl	8008164 <__assert_func>
 8007586:	2301      	movs	r3, #1
 8007588:	6144      	str	r4, [r0, #20]
 800758a:	6103      	str	r3, [r0, #16]
 800758c:	bd10      	pop	{r4, pc}
 800758e:	bf00      	nop
 8007590:	08008fa8 	.word	0x08008fa8
 8007594:	08009034 	.word	0x08009034

08007598 <__multiply>:
 8007598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800759c:	4691      	mov	r9, r2
 800759e:	690a      	ldr	r2, [r1, #16]
 80075a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075a4:	460c      	mov	r4, r1
 80075a6:	429a      	cmp	r2, r3
 80075a8:	bfbe      	ittt	lt
 80075aa:	460b      	movlt	r3, r1
 80075ac:	464c      	movlt	r4, r9
 80075ae:	4699      	movlt	r9, r3
 80075b0:	6927      	ldr	r7, [r4, #16]
 80075b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80075b6:	68a3      	ldr	r3, [r4, #8]
 80075b8:	6861      	ldr	r1, [r4, #4]
 80075ba:	eb07 060a 	add.w	r6, r7, sl
 80075be:	42b3      	cmp	r3, r6
 80075c0:	b085      	sub	sp, #20
 80075c2:	bfb8      	it	lt
 80075c4:	3101      	addlt	r1, #1
 80075c6:	f7ff fe91 	bl	80072ec <_Balloc>
 80075ca:	b930      	cbnz	r0, 80075da <__multiply+0x42>
 80075cc:	4602      	mov	r2, r0
 80075ce:	f240 115d 	movw	r1, #349	; 0x15d
 80075d2:	4b43      	ldr	r3, [pc, #268]	; (80076e0 <__multiply+0x148>)
 80075d4:	4843      	ldr	r0, [pc, #268]	; (80076e4 <__multiply+0x14c>)
 80075d6:	f000 fdc5 	bl	8008164 <__assert_func>
 80075da:	f100 0514 	add.w	r5, r0, #20
 80075de:	462b      	mov	r3, r5
 80075e0:	2200      	movs	r2, #0
 80075e2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80075e6:	4543      	cmp	r3, r8
 80075e8:	d321      	bcc.n	800762e <__multiply+0x96>
 80075ea:	f104 0314 	add.w	r3, r4, #20
 80075ee:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80075f2:	f109 0314 	add.w	r3, r9, #20
 80075f6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80075fa:	9202      	str	r2, [sp, #8]
 80075fc:	1b3a      	subs	r2, r7, r4
 80075fe:	3a15      	subs	r2, #21
 8007600:	f022 0203 	bic.w	r2, r2, #3
 8007604:	3204      	adds	r2, #4
 8007606:	f104 0115 	add.w	r1, r4, #21
 800760a:	428f      	cmp	r7, r1
 800760c:	bf38      	it	cc
 800760e:	2204      	movcc	r2, #4
 8007610:	9201      	str	r2, [sp, #4]
 8007612:	9a02      	ldr	r2, [sp, #8]
 8007614:	9303      	str	r3, [sp, #12]
 8007616:	429a      	cmp	r2, r3
 8007618:	d80c      	bhi.n	8007634 <__multiply+0x9c>
 800761a:	2e00      	cmp	r6, #0
 800761c:	dd03      	ble.n	8007626 <__multiply+0x8e>
 800761e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007622:	2b00      	cmp	r3, #0
 8007624:	d059      	beq.n	80076da <__multiply+0x142>
 8007626:	6106      	str	r6, [r0, #16]
 8007628:	b005      	add	sp, #20
 800762a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762e:	f843 2b04 	str.w	r2, [r3], #4
 8007632:	e7d8      	b.n	80075e6 <__multiply+0x4e>
 8007634:	f8b3 a000 	ldrh.w	sl, [r3]
 8007638:	f1ba 0f00 	cmp.w	sl, #0
 800763c:	d023      	beq.n	8007686 <__multiply+0xee>
 800763e:	46a9      	mov	r9, r5
 8007640:	f04f 0c00 	mov.w	ip, #0
 8007644:	f104 0e14 	add.w	lr, r4, #20
 8007648:	f85e 2b04 	ldr.w	r2, [lr], #4
 800764c:	f8d9 1000 	ldr.w	r1, [r9]
 8007650:	fa1f fb82 	uxth.w	fp, r2
 8007654:	b289      	uxth	r1, r1
 8007656:	fb0a 110b 	mla	r1, sl, fp, r1
 800765a:	4461      	add	r1, ip
 800765c:	f8d9 c000 	ldr.w	ip, [r9]
 8007660:	0c12      	lsrs	r2, r2, #16
 8007662:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007666:	fb0a c202 	mla	r2, sl, r2, ip
 800766a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800766e:	b289      	uxth	r1, r1
 8007670:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007674:	4577      	cmp	r7, lr
 8007676:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800767a:	f849 1b04 	str.w	r1, [r9], #4
 800767e:	d8e3      	bhi.n	8007648 <__multiply+0xb0>
 8007680:	9a01      	ldr	r2, [sp, #4]
 8007682:	f845 c002 	str.w	ip, [r5, r2]
 8007686:	9a03      	ldr	r2, [sp, #12]
 8007688:	3304      	adds	r3, #4
 800768a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800768e:	f1b9 0f00 	cmp.w	r9, #0
 8007692:	d020      	beq.n	80076d6 <__multiply+0x13e>
 8007694:	46ae      	mov	lr, r5
 8007696:	f04f 0a00 	mov.w	sl, #0
 800769a:	6829      	ldr	r1, [r5, #0]
 800769c:	f104 0c14 	add.w	ip, r4, #20
 80076a0:	f8bc b000 	ldrh.w	fp, [ip]
 80076a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80076a8:	b289      	uxth	r1, r1
 80076aa:	fb09 220b 	mla	r2, r9, fp, r2
 80076ae:	4492      	add	sl, r2
 80076b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80076b4:	f84e 1b04 	str.w	r1, [lr], #4
 80076b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80076bc:	f8be 1000 	ldrh.w	r1, [lr]
 80076c0:	0c12      	lsrs	r2, r2, #16
 80076c2:	fb09 1102 	mla	r1, r9, r2, r1
 80076c6:	4567      	cmp	r7, ip
 80076c8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80076cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80076d0:	d8e6      	bhi.n	80076a0 <__multiply+0x108>
 80076d2:	9a01      	ldr	r2, [sp, #4]
 80076d4:	50a9      	str	r1, [r5, r2]
 80076d6:	3504      	adds	r5, #4
 80076d8:	e79b      	b.n	8007612 <__multiply+0x7a>
 80076da:	3e01      	subs	r6, #1
 80076dc:	e79d      	b.n	800761a <__multiply+0x82>
 80076de:	bf00      	nop
 80076e0:	08008fa8 	.word	0x08008fa8
 80076e4:	08009034 	.word	0x08009034

080076e8 <__pow5mult>:
 80076e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076ec:	4615      	mov	r5, r2
 80076ee:	f012 0203 	ands.w	r2, r2, #3
 80076f2:	4606      	mov	r6, r0
 80076f4:	460f      	mov	r7, r1
 80076f6:	d007      	beq.n	8007708 <__pow5mult+0x20>
 80076f8:	4c25      	ldr	r4, [pc, #148]	; (8007790 <__pow5mult+0xa8>)
 80076fa:	3a01      	subs	r2, #1
 80076fc:	2300      	movs	r3, #0
 80076fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007702:	f7ff fe55 	bl	80073b0 <__multadd>
 8007706:	4607      	mov	r7, r0
 8007708:	10ad      	asrs	r5, r5, #2
 800770a:	d03d      	beq.n	8007788 <__pow5mult+0xa0>
 800770c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800770e:	b97c      	cbnz	r4, 8007730 <__pow5mult+0x48>
 8007710:	2010      	movs	r0, #16
 8007712:	f7ff fdb5 	bl	8007280 <malloc>
 8007716:	4602      	mov	r2, r0
 8007718:	6270      	str	r0, [r6, #36]	; 0x24
 800771a:	b928      	cbnz	r0, 8007728 <__pow5mult+0x40>
 800771c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007720:	4b1c      	ldr	r3, [pc, #112]	; (8007794 <__pow5mult+0xac>)
 8007722:	481d      	ldr	r0, [pc, #116]	; (8007798 <__pow5mult+0xb0>)
 8007724:	f000 fd1e 	bl	8008164 <__assert_func>
 8007728:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800772c:	6004      	str	r4, [r0, #0]
 800772e:	60c4      	str	r4, [r0, #12]
 8007730:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007734:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007738:	b94c      	cbnz	r4, 800774e <__pow5mult+0x66>
 800773a:	f240 2171 	movw	r1, #625	; 0x271
 800773e:	4630      	mov	r0, r6
 8007740:	f7ff ff14 	bl	800756c <__i2b>
 8007744:	2300      	movs	r3, #0
 8007746:	4604      	mov	r4, r0
 8007748:	f8c8 0008 	str.w	r0, [r8, #8]
 800774c:	6003      	str	r3, [r0, #0]
 800774e:	f04f 0900 	mov.w	r9, #0
 8007752:	07eb      	lsls	r3, r5, #31
 8007754:	d50a      	bpl.n	800776c <__pow5mult+0x84>
 8007756:	4639      	mov	r1, r7
 8007758:	4622      	mov	r2, r4
 800775a:	4630      	mov	r0, r6
 800775c:	f7ff ff1c 	bl	8007598 <__multiply>
 8007760:	4680      	mov	r8, r0
 8007762:	4639      	mov	r1, r7
 8007764:	4630      	mov	r0, r6
 8007766:	f7ff fe01 	bl	800736c <_Bfree>
 800776a:	4647      	mov	r7, r8
 800776c:	106d      	asrs	r5, r5, #1
 800776e:	d00b      	beq.n	8007788 <__pow5mult+0xa0>
 8007770:	6820      	ldr	r0, [r4, #0]
 8007772:	b938      	cbnz	r0, 8007784 <__pow5mult+0x9c>
 8007774:	4622      	mov	r2, r4
 8007776:	4621      	mov	r1, r4
 8007778:	4630      	mov	r0, r6
 800777a:	f7ff ff0d 	bl	8007598 <__multiply>
 800777e:	6020      	str	r0, [r4, #0]
 8007780:	f8c0 9000 	str.w	r9, [r0]
 8007784:	4604      	mov	r4, r0
 8007786:	e7e4      	b.n	8007752 <__pow5mult+0x6a>
 8007788:	4638      	mov	r0, r7
 800778a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800778e:	bf00      	nop
 8007790:	08009180 	.word	0x08009180
 8007794:	08008f36 	.word	0x08008f36
 8007798:	08009034 	.word	0x08009034

0800779c <__lshift>:
 800779c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077a0:	460c      	mov	r4, r1
 80077a2:	4607      	mov	r7, r0
 80077a4:	4691      	mov	r9, r2
 80077a6:	6923      	ldr	r3, [r4, #16]
 80077a8:	6849      	ldr	r1, [r1, #4]
 80077aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077ae:	68a3      	ldr	r3, [r4, #8]
 80077b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077b4:	f108 0601 	add.w	r6, r8, #1
 80077b8:	42b3      	cmp	r3, r6
 80077ba:	db0b      	blt.n	80077d4 <__lshift+0x38>
 80077bc:	4638      	mov	r0, r7
 80077be:	f7ff fd95 	bl	80072ec <_Balloc>
 80077c2:	4605      	mov	r5, r0
 80077c4:	b948      	cbnz	r0, 80077da <__lshift+0x3e>
 80077c6:	4602      	mov	r2, r0
 80077c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80077cc:	4b29      	ldr	r3, [pc, #164]	; (8007874 <__lshift+0xd8>)
 80077ce:	482a      	ldr	r0, [pc, #168]	; (8007878 <__lshift+0xdc>)
 80077d0:	f000 fcc8 	bl	8008164 <__assert_func>
 80077d4:	3101      	adds	r1, #1
 80077d6:	005b      	lsls	r3, r3, #1
 80077d8:	e7ee      	b.n	80077b8 <__lshift+0x1c>
 80077da:	2300      	movs	r3, #0
 80077dc:	f100 0114 	add.w	r1, r0, #20
 80077e0:	f100 0210 	add.w	r2, r0, #16
 80077e4:	4618      	mov	r0, r3
 80077e6:	4553      	cmp	r3, sl
 80077e8:	db37      	blt.n	800785a <__lshift+0xbe>
 80077ea:	6920      	ldr	r0, [r4, #16]
 80077ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077f0:	f104 0314 	add.w	r3, r4, #20
 80077f4:	f019 091f 	ands.w	r9, r9, #31
 80077f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007800:	d02f      	beq.n	8007862 <__lshift+0xc6>
 8007802:	468a      	mov	sl, r1
 8007804:	f04f 0c00 	mov.w	ip, #0
 8007808:	f1c9 0e20 	rsb	lr, r9, #32
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	fa02 f209 	lsl.w	r2, r2, r9
 8007812:	ea42 020c 	orr.w	r2, r2, ip
 8007816:	f84a 2b04 	str.w	r2, [sl], #4
 800781a:	f853 2b04 	ldr.w	r2, [r3], #4
 800781e:	4298      	cmp	r0, r3
 8007820:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007824:	d8f2      	bhi.n	800780c <__lshift+0x70>
 8007826:	1b03      	subs	r3, r0, r4
 8007828:	3b15      	subs	r3, #21
 800782a:	f023 0303 	bic.w	r3, r3, #3
 800782e:	3304      	adds	r3, #4
 8007830:	f104 0215 	add.w	r2, r4, #21
 8007834:	4290      	cmp	r0, r2
 8007836:	bf38      	it	cc
 8007838:	2304      	movcc	r3, #4
 800783a:	f841 c003 	str.w	ip, [r1, r3]
 800783e:	f1bc 0f00 	cmp.w	ip, #0
 8007842:	d001      	beq.n	8007848 <__lshift+0xac>
 8007844:	f108 0602 	add.w	r6, r8, #2
 8007848:	3e01      	subs	r6, #1
 800784a:	4638      	mov	r0, r7
 800784c:	4621      	mov	r1, r4
 800784e:	612e      	str	r6, [r5, #16]
 8007850:	f7ff fd8c 	bl	800736c <_Bfree>
 8007854:	4628      	mov	r0, r5
 8007856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800785a:	f842 0f04 	str.w	r0, [r2, #4]!
 800785e:	3301      	adds	r3, #1
 8007860:	e7c1      	b.n	80077e6 <__lshift+0x4a>
 8007862:	3904      	subs	r1, #4
 8007864:	f853 2b04 	ldr.w	r2, [r3], #4
 8007868:	4298      	cmp	r0, r3
 800786a:	f841 2f04 	str.w	r2, [r1, #4]!
 800786e:	d8f9      	bhi.n	8007864 <__lshift+0xc8>
 8007870:	e7ea      	b.n	8007848 <__lshift+0xac>
 8007872:	bf00      	nop
 8007874:	08008fa8 	.word	0x08008fa8
 8007878:	08009034 	.word	0x08009034

0800787c <__mcmp>:
 800787c:	4603      	mov	r3, r0
 800787e:	690a      	ldr	r2, [r1, #16]
 8007880:	6900      	ldr	r0, [r0, #16]
 8007882:	b530      	push	{r4, r5, lr}
 8007884:	1a80      	subs	r0, r0, r2
 8007886:	d10d      	bne.n	80078a4 <__mcmp+0x28>
 8007888:	3314      	adds	r3, #20
 800788a:	3114      	adds	r1, #20
 800788c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007890:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007894:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007898:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800789c:	4295      	cmp	r5, r2
 800789e:	d002      	beq.n	80078a6 <__mcmp+0x2a>
 80078a0:	d304      	bcc.n	80078ac <__mcmp+0x30>
 80078a2:	2001      	movs	r0, #1
 80078a4:	bd30      	pop	{r4, r5, pc}
 80078a6:	42a3      	cmp	r3, r4
 80078a8:	d3f4      	bcc.n	8007894 <__mcmp+0x18>
 80078aa:	e7fb      	b.n	80078a4 <__mcmp+0x28>
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295
 80078b0:	e7f8      	b.n	80078a4 <__mcmp+0x28>
	...

080078b4 <__mdiff>:
 80078b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b8:	460d      	mov	r5, r1
 80078ba:	4607      	mov	r7, r0
 80078bc:	4611      	mov	r1, r2
 80078be:	4628      	mov	r0, r5
 80078c0:	4614      	mov	r4, r2
 80078c2:	f7ff ffdb 	bl	800787c <__mcmp>
 80078c6:	1e06      	subs	r6, r0, #0
 80078c8:	d111      	bne.n	80078ee <__mdiff+0x3a>
 80078ca:	4631      	mov	r1, r6
 80078cc:	4638      	mov	r0, r7
 80078ce:	f7ff fd0d 	bl	80072ec <_Balloc>
 80078d2:	4602      	mov	r2, r0
 80078d4:	b928      	cbnz	r0, 80078e2 <__mdiff+0x2e>
 80078d6:	f240 2132 	movw	r1, #562	; 0x232
 80078da:	4b3a      	ldr	r3, [pc, #232]	; (80079c4 <__mdiff+0x110>)
 80078dc:	483a      	ldr	r0, [pc, #232]	; (80079c8 <__mdiff+0x114>)
 80078de:	f000 fc41 	bl	8008164 <__assert_func>
 80078e2:	2301      	movs	r3, #1
 80078e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80078e8:	4610      	mov	r0, r2
 80078ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ee:	bfa4      	itt	ge
 80078f0:	4623      	movge	r3, r4
 80078f2:	462c      	movge	r4, r5
 80078f4:	4638      	mov	r0, r7
 80078f6:	6861      	ldr	r1, [r4, #4]
 80078f8:	bfa6      	itte	ge
 80078fa:	461d      	movge	r5, r3
 80078fc:	2600      	movge	r6, #0
 80078fe:	2601      	movlt	r6, #1
 8007900:	f7ff fcf4 	bl	80072ec <_Balloc>
 8007904:	4602      	mov	r2, r0
 8007906:	b918      	cbnz	r0, 8007910 <__mdiff+0x5c>
 8007908:	f44f 7110 	mov.w	r1, #576	; 0x240
 800790c:	4b2d      	ldr	r3, [pc, #180]	; (80079c4 <__mdiff+0x110>)
 800790e:	e7e5      	b.n	80078dc <__mdiff+0x28>
 8007910:	f102 0814 	add.w	r8, r2, #20
 8007914:	46c2      	mov	sl, r8
 8007916:	f04f 0c00 	mov.w	ip, #0
 800791a:	6927      	ldr	r7, [r4, #16]
 800791c:	60c6      	str	r6, [r0, #12]
 800791e:	692e      	ldr	r6, [r5, #16]
 8007920:	f104 0014 	add.w	r0, r4, #20
 8007924:	f105 0914 	add.w	r9, r5, #20
 8007928:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800792c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007930:	3410      	adds	r4, #16
 8007932:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007936:	f859 3b04 	ldr.w	r3, [r9], #4
 800793a:	fa1f f18b 	uxth.w	r1, fp
 800793e:	448c      	add	ip, r1
 8007940:	b299      	uxth	r1, r3
 8007942:	0c1b      	lsrs	r3, r3, #16
 8007944:	ebac 0101 	sub.w	r1, ip, r1
 8007948:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800794c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007950:	b289      	uxth	r1, r1
 8007952:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007956:	454e      	cmp	r6, r9
 8007958:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800795c:	f84a 3b04 	str.w	r3, [sl], #4
 8007960:	d8e7      	bhi.n	8007932 <__mdiff+0x7e>
 8007962:	1b73      	subs	r3, r6, r5
 8007964:	3b15      	subs	r3, #21
 8007966:	f023 0303 	bic.w	r3, r3, #3
 800796a:	3515      	adds	r5, #21
 800796c:	3304      	adds	r3, #4
 800796e:	42ae      	cmp	r6, r5
 8007970:	bf38      	it	cc
 8007972:	2304      	movcc	r3, #4
 8007974:	4418      	add	r0, r3
 8007976:	4443      	add	r3, r8
 8007978:	461e      	mov	r6, r3
 800797a:	4605      	mov	r5, r0
 800797c:	4575      	cmp	r5, lr
 800797e:	d30e      	bcc.n	800799e <__mdiff+0xea>
 8007980:	f10e 0103 	add.w	r1, lr, #3
 8007984:	1a09      	subs	r1, r1, r0
 8007986:	f021 0103 	bic.w	r1, r1, #3
 800798a:	3803      	subs	r0, #3
 800798c:	4586      	cmp	lr, r0
 800798e:	bf38      	it	cc
 8007990:	2100      	movcc	r1, #0
 8007992:	4419      	add	r1, r3
 8007994:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007998:	b18b      	cbz	r3, 80079be <__mdiff+0x10a>
 800799a:	6117      	str	r7, [r2, #16]
 800799c:	e7a4      	b.n	80078e8 <__mdiff+0x34>
 800799e:	f855 8b04 	ldr.w	r8, [r5], #4
 80079a2:	fa1f f188 	uxth.w	r1, r8
 80079a6:	4461      	add	r1, ip
 80079a8:	140c      	asrs	r4, r1, #16
 80079aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80079ae:	b289      	uxth	r1, r1
 80079b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80079b4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80079b8:	f846 1b04 	str.w	r1, [r6], #4
 80079bc:	e7de      	b.n	800797c <__mdiff+0xc8>
 80079be:	3f01      	subs	r7, #1
 80079c0:	e7e8      	b.n	8007994 <__mdiff+0xe0>
 80079c2:	bf00      	nop
 80079c4:	08008fa8 	.word	0x08008fa8
 80079c8:	08009034 	.word	0x08009034

080079cc <__ulp>:
 80079cc:	4b11      	ldr	r3, [pc, #68]	; (8007a14 <__ulp+0x48>)
 80079ce:	400b      	ands	r3, r1
 80079d0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dd02      	ble.n	80079de <__ulp+0x12>
 80079d8:	2000      	movs	r0, #0
 80079da:	4619      	mov	r1, r3
 80079dc:	4770      	bx	lr
 80079de:	425b      	negs	r3, r3
 80079e0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80079e4:	f04f 0000 	mov.w	r0, #0
 80079e8:	f04f 0100 	mov.w	r1, #0
 80079ec:	ea4f 5223 	mov.w	r2, r3, asr #20
 80079f0:	da04      	bge.n	80079fc <__ulp+0x30>
 80079f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80079f6:	fa43 f102 	asr.w	r1, r3, r2
 80079fa:	4770      	bx	lr
 80079fc:	f1a2 0314 	sub.w	r3, r2, #20
 8007a00:	2b1e      	cmp	r3, #30
 8007a02:	bfd6      	itet	le
 8007a04:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007a08:	2301      	movgt	r3, #1
 8007a0a:	fa22 f303 	lsrle.w	r3, r2, r3
 8007a0e:	4618      	mov	r0, r3
 8007a10:	4770      	bx	lr
 8007a12:	bf00      	nop
 8007a14:	7ff00000 	.word	0x7ff00000

08007a18 <__b2d>:
 8007a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a1c:	6907      	ldr	r7, [r0, #16]
 8007a1e:	f100 0914 	add.w	r9, r0, #20
 8007a22:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007a26:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007a2a:	f1a7 0804 	sub.w	r8, r7, #4
 8007a2e:	4630      	mov	r0, r6
 8007a30:	f7ff fd4e 	bl	80074d0 <__hi0bits>
 8007a34:	f1c0 0320 	rsb	r3, r0, #32
 8007a38:	280a      	cmp	r0, #10
 8007a3a:	600b      	str	r3, [r1, #0]
 8007a3c:	491f      	ldr	r1, [pc, #124]	; (8007abc <__b2d+0xa4>)
 8007a3e:	dc17      	bgt.n	8007a70 <__b2d+0x58>
 8007a40:	45c1      	cmp	r9, r8
 8007a42:	bf28      	it	cs
 8007a44:	2200      	movcs	r2, #0
 8007a46:	f1c0 0c0b 	rsb	ip, r0, #11
 8007a4a:	fa26 f30c 	lsr.w	r3, r6, ip
 8007a4e:	bf38      	it	cc
 8007a50:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007a54:	ea43 0501 	orr.w	r5, r3, r1
 8007a58:	f100 0315 	add.w	r3, r0, #21
 8007a5c:	fa06 f303 	lsl.w	r3, r6, r3
 8007a60:	fa22 f20c 	lsr.w	r2, r2, ip
 8007a64:	ea43 0402 	orr.w	r4, r3, r2
 8007a68:	4620      	mov	r0, r4
 8007a6a:	4629      	mov	r1, r5
 8007a6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a70:	45c1      	cmp	r9, r8
 8007a72:	bf2e      	itee	cs
 8007a74:	2200      	movcs	r2, #0
 8007a76:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007a7a:	f1a7 0808 	subcc.w	r8, r7, #8
 8007a7e:	f1b0 030b 	subs.w	r3, r0, #11
 8007a82:	d016      	beq.n	8007ab2 <__b2d+0x9a>
 8007a84:	f1c3 0720 	rsb	r7, r3, #32
 8007a88:	fa22 f107 	lsr.w	r1, r2, r7
 8007a8c:	45c8      	cmp	r8, r9
 8007a8e:	fa06 f603 	lsl.w	r6, r6, r3
 8007a92:	ea46 0601 	orr.w	r6, r6, r1
 8007a96:	bf94      	ite	ls
 8007a98:	2100      	movls	r1, #0
 8007a9a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007a9e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007aa2:	fa02 f003 	lsl.w	r0, r2, r3
 8007aa6:	40f9      	lsrs	r1, r7
 8007aa8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007aac:	ea40 0401 	orr.w	r4, r0, r1
 8007ab0:	e7da      	b.n	8007a68 <__b2d+0x50>
 8007ab2:	4614      	mov	r4, r2
 8007ab4:	ea46 0501 	orr.w	r5, r6, r1
 8007ab8:	e7d6      	b.n	8007a68 <__b2d+0x50>
 8007aba:	bf00      	nop
 8007abc:	3ff00000 	.word	0x3ff00000

08007ac0 <__d2b>:
 8007ac0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007ac4:	2101      	movs	r1, #1
 8007ac6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007aca:	4690      	mov	r8, r2
 8007acc:	461d      	mov	r5, r3
 8007ace:	f7ff fc0d 	bl	80072ec <_Balloc>
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	b930      	cbnz	r0, 8007ae4 <__d2b+0x24>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	f240 310a 	movw	r1, #778	; 0x30a
 8007adc:	4b24      	ldr	r3, [pc, #144]	; (8007b70 <__d2b+0xb0>)
 8007ade:	4825      	ldr	r0, [pc, #148]	; (8007b74 <__d2b+0xb4>)
 8007ae0:	f000 fb40 	bl	8008164 <__assert_func>
 8007ae4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007ae8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007aec:	bb2d      	cbnz	r5, 8007b3a <__d2b+0x7a>
 8007aee:	9301      	str	r3, [sp, #4]
 8007af0:	f1b8 0300 	subs.w	r3, r8, #0
 8007af4:	d026      	beq.n	8007b44 <__d2b+0x84>
 8007af6:	4668      	mov	r0, sp
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	f7ff fd09 	bl	8007510 <__lo0bits>
 8007afe:	9900      	ldr	r1, [sp, #0]
 8007b00:	b1f0      	cbz	r0, 8007b40 <__d2b+0x80>
 8007b02:	9a01      	ldr	r2, [sp, #4]
 8007b04:	f1c0 0320 	rsb	r3, r0, #32
 8007b08:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0c:	430b      	orrs	r3, r1
 8007b0e:	40c2      	lsrs	r2, r0
 8007b10:	6163      	str	r3, [r4, #20]
 8007b12:	9201      	str	r2, [sp, #4]
 8007b14:	9b01      	ldr	r3, [sp, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	bf14      	ite	ne
 8007b1a:	2102      	movne	r1, #2
 8007b1c:	2101      	moveq	r1, #1
 8007b1e:	61a3      	str	r3, [r4, #24]
 8007b20:	6121      	str	r1, [r4, #16]
 8007b22:	b1c5      	cbz	r5, 8007b56 <__d2b+0x96>
 8007b24:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007b28:	4405      	add	r5, r0
 8007b2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007b2e:	603d      	str	r5, [r7, #0]
 8007b30:	6030      	str	r0, [r6, #0]
 8007b32:	4620      	mov	r0, r4
 8007b34:	b002      	add	sp, #8
 8007b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b3e:	e7d6      	b.n	8007aee <__d2b+0x2e>
 8007b40:	6161      	str	r1, [r4, #20]
 8007b42:	e7e7      	b.n	8007b14 <__d2b+0x54>
 8007b44:	a801      	add	r0, sp, #4
 8007b46:	f7ff fce3 	bl	8007510 <__lo0bits>
 8007b4a:	2101      	movs	r1, #1
 8007b4c:	9b01      	ldr	r3, [sp, #4]
 8007b4e:	6121      	str	r1, [r4, #16]
 8007b50:	6163      	str	r3, [r4, #20]
 8007b52:	3020      	adds	r0, #32
 8007b54:	e7e5      	b.n	8007b22 <__d2b+0x62>
 8007b56:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007b5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b5e:	6038      	str	r0, [r7, #0]
 8007b60:	6918      	ldr	r0, [r3, #16]
 8007b62:	f7ff fcb5 	bl	80074d0 <__hi0bits>
 8007b66:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007b6a:	6031      	str	r1, [r6, #0]
 8007b6c:	e7e1      	b.n	8007b32 <__d2b+0x72>
 8007b6e:	bf00      	nop
 8007b70:	08008fa8 	.word	0x08008fa8
 8007b74:	08009034 	.word	0x08009034

08007b78 <__ratio>:
 8007b78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7c:	4688      	mov	r8, r1
 8007b7e:	4669      	mov	r1, sp
 8007b80:	4681      	mov	r9, r0
 8007b82:	f7ff ff49 	bl	8007a18 <__b2d>
 8007b86:	460f      	mov	r7, r1
 8007b88:	4604      	mov	r4, r0
 8007b8a:	460d      	mov	r5, r1
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	a901      	add	r1, sp, #4
 8007b90:	f7ff ff42 	bl	8007a18 <__b2d>
 8007b94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b98:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007b9c:	468b      	mov	fp, r1
 8007b9e:	eba3 0c02 	sub.w	ip, r3, r2
 8007ba2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007ba6:	1a9b      	subs	r3, r3, r2
 8007ba8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	bfd5      	itete	le
 8007bb0:	460a      	movle	r2, r1
 8007bb2:	462a      	movgt	r2, r5
 8007bb4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007bb8:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007bbc:	bfd8      	it	le
 8007bbe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007bc2:	465b      	mov	r3, fp
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	4639      	mov	r1, r7
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f7f8 fdaf 	bl	800072c <__aeabi_ddiv>
 8007bce:	b003      	add	sp, #12
 8007bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007bd4 <__copybits>:
 8007bd4:	3901      	subs	r1, #1
 8007bd6:	b570      	push	{r4, r5, r6, lr}
 8007bd8:	1149      	asrs	r1, r1, #5
 8007bda:	6914      	ldr	r4, [r2, #16]
 8007bdc:	3101      	adds	r1, #1
 8007bde:	f102 0314 	add.w	r3, r2, #20
 8007be2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007be6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007bea:	1f05      	subs	r5, r0, #4
 8007bec:	42a3      	cmp	r3, r4
 8007bee:	d30c      	bcc.n	8007c0a <__copybits+0x36>
 8007bf0:	1aa3      	subs	r3, r4, r2
 8007bf2:	3b11      	subs	r3, #17
 8007bf4:	f023 0303 	bic.w	r3, r3, #3
 8007bf8:	3211      	adds	r2, #17
 8007bfa:	42a2      	cmp	r2, r4
 8007bfc:	bf88      	it	hi
 8007bfe:	2300      	movhi	r3, #0
 8007c00:	4418      	add	r0, r3
 8007c02:	2300      	movs	r3, #0
 8007c04:	4288      	cmp	r0, r1
 8007c06:	d305      	bcc.n	8007c14 <__copybits+0x40>
 8007c08:	bd70      	pop	{r4, r5, r6, pc}
 8007c0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007c0e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007c12:	e7eb      	b.n	8007bec <__copybits+0x18>
 8007c14:	f840 3b04 	str.w	r3, [r0], #4
 8007c18:	e7f4      	b.n	8007c04 <__copybits+0x30>

08007c1a <__any_on>:
 8007c1a:	f100 0214 	add.w	r2, r0, #20
 8007c1e:	6900      	ldr	r0, [r0, #16]
 8007c20:	114b      	asrs	r3, r1, #5
 8007c22:	4298      	cmp	r0, r3
 8007c24:	b510      	push	{r4, lr}
 8007c26:	db11      	blt.n	8007c4c <__any_on+0x32>
 8007c28:	dd0a      	ble.n	8007c40 <__any_on+0x26>
 8007c2a:	f011 011f 	ands.w	r1, r1, #31
 8007c2e:	d007      	beq.n	8007c40 <__any_on+0x26>
 8007c30:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007c34:	fa24 f001 	lsr.w	r0, r4, r1
 8007c38:	fa00 f101 	lsl.w	r1, r0, r1
 8007c3c:	428c      	cmp	r4, r1
 8007c3e:	d10b      	bne.n	8007c58 <__any_on+0x3e>
 8007c40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d803      	bhi.n	8007c50 <__any_on+0x36>
 8007c48:	2000      	movs	r0, #0
 8007c4a:	bd10      	pop	{r4, pc}
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	e7f7      	b.n	8007c40 <__any_on+0x26>
 8007c50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c54:	2900      	cmp	r1, #0
 8007c56:	d0f5      	beq.n	8007c44 <__any_on+0x2a>
 8007c58:	2001      	movs	r0, #1
 8007c5a:	e7f6      	b.n	8007c4a <__any_on+0x30>

08007c5c <_calloc_r>:
 8007c5c:	b570      	push	{r4, r5, r6, lr}
 8007c5e:	fba1 5402 	umull	r5, r4, r1, r2
 8007c62:	b934      	cbnz	r4, 8007c72 <_calloc_r+0x16>
 8007c64:	4629      	mov	r1, r5
 8007c66:	f000 f875 	bl	8007d54 <_malloc_r>
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	b928      	cbnz	r0, 8007c7a <_calloc_r+0x1e>
 8007c6e:	4630      	mov	r0, r6
 8007c70:	bd70      	pop	{r4, r5, r6, pc}
 8007c72:	220c      	movs	r2, #12
 8007c74:	2600      	movs	r6, #0
 8007c76:	6002      	str	r2, [r0, #0]
 8007c78:	e7f9      	b.n	8007c6e <_calloc_r+0x12>
 8007c7a:	462a      	mov	r2, r5
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	f7fc fbd3 	bl	8004428 <memset>
 8007c82:	e7f4      	b.n	8007c6e <_calloc_r+0x12>

08007c84 <_free_r>:
 8007c84:	b538      	push	{r3, r4, r5, lr}
 8007c86:	4605      	mov	r5, r0
 8007c88:	2900      	cmp	r1, #0
 8007c8a:	d040      	beq.n	8007d0e <_free_r+0x8a>
 8007c8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c90:	1f0c      	subs	r4, r1, #4
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	bfb8      	it	lt
 8007c96:	18e4      	addlt	r4, r4, r3
 8007c98:	f000 faae 	bl	80081f8 <__malloc_lock>
 8007c9c:	4a1c      	ldr	r2, [pc, #112]	; (8007d10 <_free_r+0x8c>)
 8007c9e:	6813      	ldr	r3, [r2, #0]
 8007ca0:	b933      	cbnz	r3, 8007cb0 <_free_r+0x2c>
 8007ca2:	6063      	str	r3, [r4, #4]
 8007ca4:	6014      	str	r4, [r2, #0]
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cac:	f000 baaa 	b.w	8008204 <__malloc_unlock>
 8007cb0:	42a3      	cmp	r3, r4
 8007cb2:	d908      	bls.n	8007cc6 <_free_r+0x42>
 8007cb4:	6820      	ldr	r0, [r4, #0]
 8007cb6:	1821      	adds	r1, r4, r0
 8007cb8:	428b      	cmp	r3, r1
 8007cba:	bf01      	itttt	eq
 8007cbc:	6819      	ldreq	r1, [r3, #0]
 8007cbe:	685b      	ldreq	r3, [r3, #4]
 8007cc0:	1809      	addeq	r1, r1, r0
 8007cc2:	6021      	streq	r1, [r4, #0]
 8007cc4:	e7ed      	b.n	8007ca2 <_free_r+0x1e>
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	b10b      	cbz	r3, 8007cd0 <_free_r+0x4c>
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d9fa      	bls.n	8007cc6 <_free_r+0x42>
 8007cd0:	6811      	ldr	r1, [r2, #0]
 8007cd2:	1850      	adds	r0, r2, r1
 8007cd4:	42a0      	cmp	r0, r4
 8007cd6:	d10b      	bne.n	8007cf0 <_free_r+0x6c>
 8007cd8:	6820      	ldr	r0, [r4, #0]
 8007cda:	4401      	add	r1, r0
 8007cdc:	1850      	adds	r0, r2, r1
 8007cde:	4283      	cmp	r3, r0
 8007ce0:	6011      	str	r1, [r2, #0]
 8007ce2:	d1e0      	bne.n	8007ca6 <_free_r+0x22>
 8007ce4:	6818      	ldr	r0, [r3, #0]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	4401      	add	r1, r0
 8007cea:	6011      	str	r1, [r2, #0]
 8007cec:	6053      	str	r3, [r2, #4]
 8007cee:	e7da      	b.n	8007ca6 <_free_r+0x22>
 8007cf0:	d902      	bls.n	8007cf8 <_free_r+0x74>
 8007cf2:	230c      	movs	r3, #12
 8007cf4:	602b      	str	r3, [r5, #0]
 8007cf6:	e7d6      	b.n	8007ca6 <_free_r+0x22>
 8007cf8:	6820      	ldr	r0, [r4, #0]
 8007cfa:	1821      	adds	r1, r4, r0
 8007cfc:	428b      	cmp	r3, r1
 8007cfe:	bf01      	itttt	eq
 8007d00:	6819      	ldreq	r1, [r3, #0]
 8007d02:	685b      	ldreq	r3, [r3, #4]
 8007d04:	1809      	addeq	r1, r1, r0
 8007d06:	6021      	streq	r1, [r4, #0]
 8007d08:	6063      	str	r3, [r4, #4]
 8007d0a:	6054      	str	r4, [r2, #4]
 8007d0c:	e7cb      	b.n	8007ca6 <_free_r+0x22>
 8007d0e:	bd38      	pop	{r3, r4, r5, pc}
 8007d10:	20000348 	.word	0x20000348

08007d14 <sbrk_aligned>:
 8007d14:	b570      	push	{r4, r5, r6, lr}
 8007d16:	4e0e      	ldr	r6, [pc, #56]	; (8007d50 <sbrk_aligned+0x3c>)
 8007d18:	460c      	mov	r4, r1
 8007d1a:	6831      	ldr	r1, [r6, #0]
 8007d1c:	4605      	mov	r5, r0
 8007d1e:	b911      	cbnz	r1, 8007d26 <sbrk_aligned+0x12>
 8007d20:	f000 f9ee 	bl	8008100 <_sbrk_r>
 8007d24:	6030      	str	r0, [r6, #0]
 8007d26:	4621      	mov	r1, r4
 8007d28:	4628      	mov	r0, r5
 8007d2a:	f000 f9e9 	bl	8008100 <_sbrk_r>
 8007d2e:	1c43      	adds	r3, r0, #1
 8007d30:	d00a      	beq.n	8007d48 <sbrk_aligned+0x34>
 8007d32:	1cc4      	adds	r4, r0, #3
 8007d34:	f024 0403 	bic.w	r4, r4, #3
 8007d38:	42a0      	cmp	r0, r4
 8007d3a:	d007      	beq.n	8007d4c <sbrk_aligned+0x38>
 8007d3c:	1a21      	subs	r1, r4, r0
 8007d3e:	4628      	mov	r0, r5
 8007d40:	f000 f9de 	bl	8008100 <_sbrk_r>
 8007d44:	3001      	adds	r0, #1
 8007d46:	d101      	bne.n	8007d4c <sbrk_aligned+0x38>
 8007d48:	f04f 34ff 	mov.w	r4, #4294967295
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	bd70      	pop	{r4, r5, r6, pc}
 8007d50:	2000034c 	.word	0x2000034c

08007d54 <_malloc_r>:
 8007d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d58:	1ccd      	adds	r5, r1, #3
 8007d5a:	f025 0503 	bic.w	r5, r5, #3
 8007d5e:	3508      	adds	r5, #8
 8007d60:	2d0c      	cmp	r5, #12
 8007d62:	bf38      	it	cc
 8007d64:	250c      	movcc	r5, #12
 8007d66:	2d00      	cmp	r5, #0
 8007d68:	4607      	mov	r7, r0
 8007d6a:	db01      	blt.n	8007d70 <_malloc_r+0x1c>
 8007d6c:	42a9      	cmp	r1, r5
 8007d6e:	d905      	bls.n	8007d7c <_malloc_r+0x28>
 8007d70:	230c      	movs	r3, #12
 8007d72:	2600      	movs	r6, #0
 8007d74:	603b      	str	r3, [r7, #0]
 8007d76:	4630      	mov	r0, r6
 8007d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d7c:	4e2e      	ldr	r6, [pc, #184]	; (8007e38 <_malloc_r+0xe4>)
 8007d7e:	f000 fa3b 	bl	80081f8 <__malloc_lock>
 8007d82:	6833      	ldr	r3, [r6, #0]
 8007d84:	461c      	mov	r4, r3
 8007d86:	bb34      	cbnz	r4, 8007dd6 <_malloc_r+0x82>
 8007d88:	4629      	mov	r1, r5
 8007d8a:	4638      	mov	r0, r7
 8007d8c:	f7ff ffc2 	bl	8007d14 <sbrk_aligned>
 8007d90:	1c43      	adds	r3, r0, #1
 8007d92:	4604      	mov	r4, r0
 8007d94:	d14d      	bne.n	8007e32 <_malloc_r+0xde>
 8007d96:	6834      	ldr	r4, [r6, #0]
 8007d98:	4626      	mov	r6, r4
 8007d9a:	2e00      	cmp	r6, #0
 8007d9c:	d140      	bne.n	8007e20 <_malloc_r+0xcc>
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	4631      	mov	r1, r6
 8007da2:	4638      	mov	r0, r7
 8007da4:	eb04 0803 	add.w	r8, r4, r3
 8007da8:	f000 f9aa 	bl	8008100 <_sbrk_r>
 8007dac:	4580      	cmp	r8, r0
 8007dae:	d13a      	bne.n	8007e26 <_malloc_r+0xd2>
 8007db0:	6821      	ldr	r1, [r4, #0]
 8007db2:	3503      	adds	r5, #3
 8007db4:	1a6d      	subs	r5, r5, r1
 8007db6:	f025 0503 	bic.w	r5, r5, #3
 8007dba:	3508      	adds	r5, #8
 8007dbc:	2d0c      	cmp	r5, #12
 8007dbe:	bf38      	it	cc
 8007dc0:	250c      	movcc	r5, #12
 8007dc2:	4638      	mov	r0, r7
 8007dc4:	4629      	mov	r1, r5
 8007dc6:	f7ff ffa5 	bl	8007d14 <sbrk_aligned>
 8007dca:	3001      	adds	r0, #1
 8007dcc:	d02b      	beq.n	8007e26 <_malloc_r+0xd2>
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	442b      	add	r3, r5
 8007dd2:	6023      	str	r3, [r4, #0]
 8007dd4:	e00e      	b.n	8007df4 <_malloc_r+0xa0>
 8007dd6:	6822      	ldr	r2, [r4, #0]
 8007dd8:	1b52      	subs	r2, r2, r5
 8007dda:	d41e      	bmi.n	8007e1a <_malloc_r+0xc6>
 8007ddc:	2a0b      	cmp	r2, #11
 8007dde:	d916      	bls.n	8007e0e <_malloc_r+0xba>
 8007de0:	1961      	adds	r1, r4, r5
 8007de2:	42a3      	cmp	r3, r4
 8007de4:	6025      	str	r5, [r4, #0]
 8007de6:	bf18      	it	ne
 8007de8:	6059      	strne	r1, [r3, #4]
 8007dea:	6863      	ldr	r3, [r4, #4]
 8007dec:	bf08      	it	eq
 8007dee:	6031      	streq	r1, [r6, #0]
 8007df0:	5162      	str	r2, [r4, r5]
 8007df2:	604b      	str	r3, [r1, #4]
 8007df4:	4638      	mov	r0, r7
 8007df6:	f104 060b 	add.w	r6, r4, #11
 8007dfa:	f000 fa03 	bl	8008204 <__malloc_unlock>
 8007dfe:	f026 0607 	bic.w	r6, r6, #7
 8007e02:	1d23      	adds	r3, r4, #4
 8007e04:	1af2      	subs	r2, r6, r3
 8007e06:	d0b6      	beq.n	8007d76 <_malloc_r+0x22>
 8007e08:	1b9b      	subs	r3, r3, r6
 8007e0a:	50a3      	str	r3, [r4, r2]
 8007e0c:	e7b3      	b.n	8007d76 <_malloc_r+0x22>
 8007e0e:	6862      	ldr	r2, [r4, #4]
 8007e10:	42a3      	cmp	r3, r4
 8007e12:	bf0c      	ite	eq
 8007e14:	6032      	streq	r2, [r6, #0]
 8007e16:	605a      	strne	r2, [r3, #4]
 8007e18:	e7ec      	b.n	8007df4 <_malloc_r+0xa0>
 8007e1a:	4623      	mov	r3, r4
 8007e1c:	6864      	ldr	r4, [r4, #4]
 8007e1e:	e7b2      	b.n	8007d86 <_malloc_r+0x32>
 8007e20:	4634      	mov	r4, r6
 8007e22:	6876      	ldr	r6, [r6, #4]
 8007e24:	e7b9      	b.n	8007d9a <_malloc_r+0x46>
 8007e26:	230c      	movs	r3, #12
 8007e28:	4638      	mov	r0, r7
 8007e2a:	603b      	str	r3, [r7, #0]
 8007e2c:	f000 f9ea 	bl	8008204 <__malloc_unlock>
 8007e30:	e7a1      	b.n	8007d76 <_malloc_r+0x22>
 8007e32:	6025      	str	r5, [r4, #0]
 8007e34:	e7de      	b.n	8007df4 <_malloc_r+0xa0>
 8007e36:	bf00      	nop
 8007e38:	20000348 	.word	0x20000348

08007e3c <__ssputs_r>:
 8007e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e40:	688e      	ldr	r6, [r1, #8]
 8007e42:	4682      	mov	sl, r0
 8007e44:	429e      	cmp	r6, r3
 8007e46:	460c      	mov	r4, r1
 8007e48:	4690      	mov	r8, r2
 8007e4a:	461f      	mov	r7, r3
 8007e4c:	d838      	bhi.n	8007ec0 <__ssputs_r+0x84>
 8007e4e:	898a      	ldrh	r2, [r1, #12]
 8007e50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e54:	d032      	beq.n	8007ebc <__ssputs_r+0x80>
 8007e56:	6825      	ldr	r5, [r4, #0]
 8007e58:	6909      	ldr	r1, [r1, #16]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	eba5 0901 	sub.w	r9, r5, r1
 8007e60:	6965      	ldr	r5, [r4, #20]
 8007e62:	444b      	add	r3, r9
 8007e64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e6c:	106d      	asrs	r5, r5, #1
 8007e6e:	429d      	cmp	r5, r3
 8007e70:	bf38      	it	cc
 8007e72:	461d      	movcc	r5, r3
 8007e74:	0553      	lsls	r3, r2, #21
 8007e76:	d531      	bpl.n	8007edc <__ssputs_r+0xa0>
 8007e78:	4629      	mov	r1, r5
 8007e7a:	f7ff ff6b 	bl	8007d54 <_malloc_r>
 8007e7e:	4606      	mov	r6, r0
 8007e80:	b950      	cbnz	r0, 8007e98 <__ssputs_r+0x5c>
 8007e82:	230c      	movs	r3, #12
 8007e84:	f04f 30ff 	mov.w	r0, #4294967295
 8007e88:	f8ca 3000 	str.w	r3, [sl]
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e92:	81a3      	strh	r3, [r4, #12]
 8007e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e98:	464a      	mov	r2, r9
 8007e9a:	6921      	ldr	r1, [r4, #16]
 8007e9c:	f7ff fa18 	bl	80072d0 <memcpy>
 8007ea0:	89a3      	ldrh	r3, [r4, #12]
 8007ea2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eaa:	81a3      	strh	r3, [r4, #12]
 8007eac:	6126      	str	r6, [r4, #16]
 8007eae:	444e      	add	r6, r9
 8007eb0:	6026      	str	r6, [r4, #0]
 8007eb2:	463e      	mov	r6, r7
 8007eb4:	6165      	str	r5, [r4, #20]
 8007eb6:	eba5 0509 	sub.w	r5, r5, r9
 8007eba:	60a5      	str	r5, [r4, #8]
 8007ebc:	42be      	cmp	r6, r7
 8007ebe:	d900      	bls.n	8007ec2 <__ssputs_r+0x86>
 8007ec0:	463e      	mov	r6, r7
 8007ec2:	4632      	mov	r2, r6
 8007ec4:	4641      	mov	r1, r8
 8007ec6:	6820      	ldr	r0, [r4, #0]
 8007ec8:	f000 f97c 	bl	80081c4 <memmove>
 8007ecc:	68a3      	ldr	r3, [r4, #8]
 8007ece:	2000      	movs	r0, #0
 8007ed0:	1b9b      	subs	r3, r3, r6
 8007ed2:	60a3      	str	r3, [r4, #8]
 8007ed4:	6823      	ldr	r3, [r4, #0]
 8007ed6:	4433      	add	r3, r6
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	e7db      	b.n	8007e94 <__ssputs_r+0x58>
 8007edc:	462a      	mov	r2, r5
 8007ede:	f000 f997 	bl	8008210 <_realloc_r>
 8007ee2:	4606      	mov	r6, r0
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d1e1      	bne.n	8007eac <__ssputs_r+0x70>
 8007ee8:	4650      	mov	r0, sl
 8007eea:	6921      	ldr	r1, [r4, #16]
 8007eec:	f7ff feca 	bl	8007c84 <_free_r>
 8007ef0:	e7c7      	b.n	8007e82 <__ssputs_r+0x46>
	...

08007ef4 <_svfiprintf_r>:
 8007ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef8:	4698      	mov	r8, r3
 8007efa:	898b      	ldrh	r3, [r1, #12]
 8007efc:	4607      	mov	r7, r0
 8007efe:	061b      	lsls	r3, r3, #24
 8007f00:	460d      	mov	r5, r1
 8007f02:	4614      	mov	r4, r2
 8007f04:	b09d      	sub	sp, #116	; 0x74
 8007f06:	d50e      	bpl.n	8007f26 <_svfiprintf_r+0x32>
 8007f08:	690b      	ldr	r3, [r1, #16]
 8007f0a:	b963      	cbnz	r3, 8007f26 <_svfiprintf_r+0x32>
 8007f0c:	2140      	movs	r1, #64	; 0x40
 8007f0e:	f7ff ff21 	bl	8007d54 <_malloc_r>
 8007f12:	6028      	str	r0, [r5, #0]
 8007f14:	6128      	str	r0, [r5, #16]
 8007f16:	b920      	cbnz	r0, 8007f22 <_svfiprintf_r+0x2e>
 8007f18:	230c      	movs	r3, #12
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f20:	e0d1      	b.n	80080c6 <_svfiprintf_r+0x1d2>
 8007f22:	2340      	movs	r3, #64	; 0x40
 8007f24:	616b      	str	r3, [r5, #20]
 8007f26:	2300      	movs	r3, #0
 8007f28:	9309      	str	r3, [sp, #36]	; 0x24
 8007f2a:	2320      	movs	r3, #32
 8007f2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f30:	2330      	movs	r3, #48	; 0x30
 8007f32:	f04f 0901 	mov.w	r9, #1
 8007f36:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f3a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80080e0 <_svfiprintf_r+0x1ec>
 8007f3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f42:	4623      	mov	r3, r4
 8007f44:	469a      	mov	sl, r3
 8007f46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f4a:	b10a      	cbz	r2, 8007f50 <_svfiprintf_r+0x5c>
 8007f4c:	2a25      	cmp	r2, #37	; 0x25
 8007f4e:	d1f9      	bne.n	8007f44 <_svfiprintf_r+0x50>
 8007f50:	ebba 0b04 	subs.w	fp, sl, r4
 8007f54:	d00b      	beq.n	8007f6e <_svfiprintf_r+0x7a>
 8007f56:	465b      	mov	r3, fp
 8007f58:	4622      	mov	r2, r4
 8007f5a:	4629      	mov	r1, r5
 8007f5c:	4638      	mov	r0, r7
 8007f5e:	f7ff ff6d 	bl	8007e3c <__ssputs_r>
 8007f62:	3001      	adds	r0, #1
 8007f64:	f000 80aa 	beq.w	80080bc <_svfiprintf_r+0x1c8>
 8007f68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f6a:	445a      	add	r2, fp
 8007f6c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f6e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f000 80a2 	beq.w	80080bc <_svfiprintf_r+0x1c8>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f82:	f10a 0a01 	add.w	sl, sl, #1
 8007f86:	9304      	str	r3, [sp, #16]
 8007f88:	9307      	str	r3, [sp, #28]
 8007f8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f8e:	931a      	str	r3, [sp, #104]	; 0x68
 8007f90:	4654      	mov	r4, sl
 8007f92:	2205      	movs	r2, #5
 8007f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f98:	4851      	ldr	r0, [pc, #324]	; (80080e0 <_svfiprintf_r+0x1ec>)
 8007f9a:	f7ff f98b 	bl	80072b4 <memchr>
 8007f9e:	9a04      	ldr	r2, [sp, #16]
 8007fa0:	b9d8      	cbnz	r0, 8007fda <_svfiprintf_r+0xe6>
 8007fa2:	06d0      	lsls	r0, r2, #27
 8007fa4:	bf44      	itt	mi
 8007fa6:	2320      	movmi	r3, #32
 8007fa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fac:	0711      	lsls	r1, r2, #28
 8007fae:	bf44      	itt	mi
 8007fb0:	232b      	movmi	r3, #43	; 0x2b
 8007fb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fb6:	f89a 3000 	ldrb.w	r3, [sl]
 8007fba:	2b2a      	cmp	r3, #42	; 0x2a
 8007fbc:	d015      	beq.n	8007fea <_svfiprintf_r+0xf6>
 8007fbe:	4654      	mov	r4, sl
 8007fc0:	2000      	movs	r0, #0
 8007fc2:	f04f 0c0a 	mov.w	ip, #10
 8007fc6:	9a07      	ldr	r2, [sp, #28]
 8007fc8:	4621      	mov	r1, r4
 8007fca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fce:	3b30      	subs	r3, #48	; 0x30
 8007fd0:	2b09      	cmp	r3, #9
 8007fd2:	d94e      	bls.n	8008072 <_svfiprintf_r+0x17e>
 8007fd4:	b1b0      	cbz	r0, 8008004 <_svfiprintf_r+0x110>
 8007fd6:	9207      	str	r2, [sp, #28]
 8007fd8:	e014      	b.n	8008004 <_svfiprintf_r+0x110>
 8007fda:	eba0 0308 	sub.w	r3, r0, r8
 8007fde:	fa09 f303 	lsl.w	r3, r9, r3
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	46a2      	mov	sl, r4
 8007fe6:	9304      	str	r3, [sp, #16]
 8007fe8:	e7d2      	b.n	8007f90 <_svfiprintf_r+0x9c>
 8007fea:	9b03      	ldr	r3, [sp, #12]
 8007fec:	1d19      	adds	r1, r3, #4
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	9103      	str	r1, [sp, #12]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	bfbb      	ittet	lt
 8007ff6:	425b      	neglt	r3, r3
 8007ff8:	f042 0202 	orrlt.w	r2, r2, #2
 8007ffc:	9307      	strge	r3, [sp, #28]
 8007ffe:	9307      	strlt	r3, [sp, #28]
 8008000:	bfb8      	it	lt
 8008002:	9204      	strlt	r2, [sp, #16]
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	2b2e      	cmp	r3, #46	; 0x2e
 8008008:	d10c      	bne.n	8008024 <_svfiprintf_r+0x130>
 800800a:	7863      	ldrb	r3, [r4, #1]
 800800c:	2b2a      	cmp	r3, #42	; 0x2a
 800800e:	d135      	bne.n	800807c <_svfiprintf_r+0x188>
 8008010:	9b03      	ldr	r3, [sp, #12]
 8008012:	3402      	adds	r4, #2
 8008014:	1d1a      	adds	r2, r3, #4
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	9203      	str	r2, [sp, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	bfb8      	it	lt
 800801e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008022:	9305      	str	r3, [sp, #20]
 8008024:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80080e4 <_svfiprintf_r+0x1f0>
 8008028:	2203      	movs	r2, #3
 800802a:	4650      	mov	r0, sl
 800802c:	7821      	ldrb	r1, [r4, #0]
 800802e:	f7ff f941 	bl	80072b4 <memchr>
 8008032:	b140      	cbz	r0, 8008046 <_svfiprintf_r+0x152>
 8008034:	2340      	movs	r3, #64	; 0x40
 8008036:	eba0 000a 	sub.w	r0, r0, sl
 800803a:	fa03 f000 	lsl.w	r0, r3, r0
 800803e:	9b04      	ldr	r3, [sp, #16]
 8008040:	3401      	adds	r4, #1
 8008042:	4303      	orrs	r3, r0
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800804a:	2206      	movs	r2, #6
 800804c:	4826      	ldr	r0, [pc, #152]	; (80080e8 <_svfiprintf_r+0x1f4>)
 800804e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008052:	f7ff f92f 	bl	80072b4 <memchr>
 8008056:	2800      	cmp	r0, #0
 8008058:	d038      	beq.n	80080cc <_svfiprintf_r+0x1d8>
 800805a:	4b24      	ldr	r3, [pc, #144]	; (80080ec <_svfiprintf_r+0x1f8>)
 800805c:	bb1b      	cbnz	r3, 80080a6 <_svfiprintf_r+0x1b2>
 800805e:	9b03      	ldr	r3, [sp, #12]
 8008060:	3307      	adds	r3, #7
 8008062:	f023 0307 	bic.w	r3, r3, #7
 8008066:	3308      	adds	r3, #8
 8008068:	9303      	str	r3, [sp, #12]
 800806a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800806c:	4433      	add	r3, r6
 800806e:	9309      	str	r3, [sp, #36]	; 0x24
 8008070:	e767      	b.n	8007f42 <_svfiprintf_r+0x4e>
 8008072:	460c      	mov	r4, r1
 8008074:	2001      	movs	r0, #1
 8008076:	fb0c 3202 	mla	r2, ip, r2, r3
 800807a:	e7a5      	b.n	8007fc8 <_svfiprintf_r+0xd4>
 800807c:	2300      	movs	r3, #0
 800807e:	f04f 0c0a 	mov.w	ip, #10
 8008082:	4619      	mov	r1, r3
 8008084:	3401      	adds	r4, #1
 8008086:	9305      	str	r3, [sp, #20]
 8008088:	4620      	mov	r0, r4
 800808a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800808e:	3a30      	subs	r2, #48	; 0x30
 8008090:	2a09      	cmp	r2, #9
 8008092:	d903      	bls.n	800809c <_svfiprintf_r+0x1a8>
 8008094:	2b00      	cmp	r3, #0
 8008096:	d0c5      	beq.n	8008024 <_svfiprintf_r+0x130>
 8008098:	9105      	str	r1, [sp, #20]
 800809a:	e7c3      	b.n	8008024 <_svfiprintf_r+0x130>
 800809c:	4604      	mov	r4, r0
 800809e:	2301      	movs	r3, #1
 80080a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a4:	e7f0      	b.n	8008088 <_svfiprintf_r+0x194>
 80080a6:	ab03      	add	r3, sp, #12
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	462a      	mov	r2, r5
 80080ac:	4638      	mov	r0, r7
 80080ae:	4b10      	ldr	r3, [pc, #64]	; (80080f0 <_svfiprintf_r+0x1fc>)
 80080b0:	a904      	add	r1, sp, #16
 80080b2:	f7fc fa5f 	bl	8004574 <_printf_float>
 80080b6:	1c42      	adds	r2, r0, #1
 80080b8:	4606      	mov	r6, r0
 80080ba:	d1d6      	bne.n	800806a <_svfiprintf_r+0x176>
 80080bc:	89ab      	ldrh	r3, [r5, #12]
 80080be:	065b      	lsls	r3, r3, #25
 80080c0:	f53f af2c 	bmi.w	8007f1c <_svfiprintf_r+0x28>
 80080c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080c6:	b01d      	add	sp, #116	; 0x74
 80080c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080cc:	ab03      	add	r3, sp, #12
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	462a      	mov	r2, r5
 80080d2:	4638      	mov	r0, r7
 80080d4:	4b06      	ldr	r3, [pc, #24]	; (80080f0 <_svfiprintf_r+0x1fc>)
 80080d6:	a904      	add	r1, sp, #16
 80080d8:	f7fc fce8 	bl	8004aac <_printf_i>
 80080dc:	e7eb      	b.n	80080b6 <_svfiprintf_r+0x1c2>
 80080de:	bf00      	nop
 80080e0:	0800918c 	.word	0x0800918c
 80080e4:	08009192 	.word	0x08009192
 80080e8:	08009196 	.word	0x08009196
 80080ec:	08004575 	.word	0x08004575
 80080f0:	08007e3d 	.word	0x08007e3d

080080f4 <nan>:
 80080f4:	2000      	movs	r0, #0
 80080f6:	4901      	ldr	r1, [pc, #4]	; (80080fc <nan+0x8>)
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	7ff80000 	.word	0x7ff80000

08008100 <_sbrk_r>:
 8008100:	b538      	push	{r3, r4, r5, lr}
 8008102:	2300      	movs	r3, #0
 8008104:	4d05      	ldr	r5, [pc, #20]	; (800811c <_sbrk_r+0x1c>)
 8008106:	4604      	mov	r4, r0
 8008108:	4608      	mov	r0, r1
 800810a:	602b      	str	r3, [r5, #0]
 800810c:	f7f9 f906 	bl	800131c <_sbrk>
 8008110:	1c43      	adds	r3, r0, #1
 8008112:	d102      	bne.n	800811a <_sbrk_r+0x1a>
 8008114:	682b      	ldr	r3, [r5, #0]
 8008116:	b103      	cbz	r3, 800811a <_sbrk_r+0x1a>
 8008118:	6023      	str	r3, [r4, #0]
 800811a:	bd38      	pop	{r3, r4, r5, pc}
 800811c:	20000350 	.word	0x20000350

08008120 <strncmp>:
 8008120:	4603      	mov	r3, r0
 8008122:	b510      	push	{r4, lr}
 8008124:	b172      	cbz	r2, 8008144 <strncmp+0x24>
 8008126:	3901      	subs	r1, #1
 8008128:	1884      	adds	r4, r0, r2
 800812a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800812e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008132:	4290      	cmp	r0, r2
 8008134:	d101      	bne.n	800813a <strncmp+0x1a>
 8008136:	42a3      	cmp	r3, r4
 8008138:	d101      	bne.n	800813e <strncmp+0x1e>
 800813a:	1a80      	subs	r0, r0, r2
 800813c:	bd10      	pop	{r4, pc}
 800813e:	2800      	cmp	r0, #0
 8008140:	d1f3      	bne.n	800812a <strncmp+0xa>
 8008142:	e7fa      	b.n	800813a <strncmp+0x1a>
 8008144:	4610      	mov	r0, r2
 8008146:	e7f9      	b.n	800813c <strncmp+0x1c>

08008148 <__ascii_wctomb>:
 8008148:	4603      	mov	r3, r0
 800814a:	4608      	mov	r0, r1
 800814c:	b141      	cbz	r1, 8008160 <__ascii_wctomb+0x18>
 800814e:	2aff      	cmp	r2, #255	; 0xff
 8008150:	d904      	bls.n	800815c <__ascii_wctomb+0x14>
 8008152:	228a      	movs	r2, #138	; 0x8a
 8008154:	f04f 30ff 	mov.w	r0, #4294967295
 8008158:	601a      	str	r2, [r3, #0]
 800815a:	4770      	bx	lr
 800815c:	2001      	movs	r0, #1
 800815e:	700a      	strb	r2, [r1, #0]
 8008160:	4770      	bx	lr
	...

08008164 <__assert_func>:
 8008164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008166:	4614      	mov	r4, r2
 8008168:	461a      	mov	r2, r3
 800816a:	4b09      	ldr	r3, [pc, #36]	; (8008190 <__assert_func+0x2c>)
 800816c:	4605      	mov	r5, r0
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	68d8      	ldr	r0, [r3, #12]
 8008172:	b14c      	cbz	r4, 8008188 <__assert_func+0x24>
 8008174:	4b07      	ldr	r3, [pc, #28]	; (8008194 <__assert_func+0x30>)
 8008176:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800817a:	9100      	str	r1, [sp, #0]
 800817c:	462b      	mov	r3, r5
 800817e:	4906      	ldr	r1, [pc, #24]	; (8008198 <__assert_func+0x34>)
 8008180:	f000 f80e 	bl	80081a0 <fiprintf>
 8008184:	f000 fa8a 	bl	800869c <abort>
 8008188:	4b04      	ldr	r3, [pc, #16]	; (800819c <__assert_func+0x38>)
 800818a:	461c      	mov	r4, r3
 800818c:	e7f3      	b.n	8008176 <__assert_func+0x12>
 800818e:	bf00      	nop
 8008190:	2000000c 	.word	0x2000000c
 8008194:	0800919d 	.word	0x0800919d
 8008198:	080091aa 	.word	0x080091aa
 800819c:	080091d8 	.word	0x080091d8

080081a0 <fiprintf>:
 80081a0:	b40e      	push	{r1, r2, r3}
 80081a2:	b503      	push	{r0, r1, lr}
 80081a4:	4601      	mov	r1, r0
 80081a6:	ab03      	add	r3, sp, #12
 80081a8:	4805      	ldr	r0, [pc, #20]	; (80081c0 <fiprintf+0x20>)
 80081aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ae:	6800      	ldr	r0, [r0, #0]
 80081b0:	9301      	str	r3, [sp, #4]
 80081b2:	f000 f883 	bl	80082bc <_vfiprintf_r>
 80081b6:	b002      	add	sp, #8
 80081b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081bc:	b003      	add	sp, #12
 80081be:	4770      	bx	lr
 80081c0:	2000000c 	.word	0x2000000c

080081c4 <memmove>:
 80081c4:	4288      	cmp	r0, r1
 80081c6:	b510      	push	{r4, lr}
 80081c8:	eb01 0402 	add.w	r4, r1, r2
 80081cc:	d902      	bls.n	80081d4 <memmove+0x10>
 80081ce:	4284      	cmp	r4, r0
 80081d0:	4623      	mov	r3, r4
 80081d2:	d807      	bhi.n	80081e4 <memmove+0x20>
 80081d4:	1e43      	subs	r3, r0, #1
 80081d6:	42a1      	cmp	r1, r4
 80081d8:	d008      	beq.n	80081ec <memmove+0x28>
 80081da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081e2:	e7f8      	b.n	80081d6 <memmove+0x12>
 80081e4:	4601      	mov	r1, r0
 80081e6:	4402      	add	r2, r0
 80081e8:	428a      	cmp	r2, r1
 80081ea:	d100      	bne.n	80081ee <memmove+0x2a>
 80081ec:	bd10      	pop	{r4, pc}
 80081ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081f6:	e7f7      	b.n	80081e8 <memmove+0x24>

080081f8 <__malloc_lock>:
 80081f8:	4801      	ldr	r0, [pc, #4]	; (8008200 <__malloc_lock+0x8>)
 80081fa:	f000 bc0b 	b.w	8008a14 <__retarget_lock_acquire_recursive>
 80081fe:	bf00      	nop
 8008200:	20000354 	.word	0x20000354

08008204 <__malloc_unlock>:
 8008204:	4801      	ldr	r0, [pc, #4]	; (800820c <__malloc_unlock+0x8>)
 8008206:	f000 bc06 	b.w	8008a16 <__retarget_lock_release_recursive>
 800820a:	bf00      	nop
 800820c:	20000354 	.word	0x20000354

08008210 <_realloc_r>:
 8008210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008214:	4680      	mov	r8, r0
 8008216:	4614      	mov	r4, r2
 8008218:	460e      	mov	r6, r1
 800821a:	b921      	cbnz	r1, 8008226 <_realloc_r+0x16>
 800821c:	4611      	mov	r1, r2
 800821e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008222:	f7ff bd97 	b.w	8007d54 <_malloc_r>
 8008226:	b92a      	cbnz	r2, 8008234 <_realloc_r+0x24>
 8008228:	f7ff fd2c 	bl	8007c84 <_free_r>
 800822c:	4625      	mov	r5, r4
 800822e:	4628      	mov	r0, r5
 8008230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008234:	f000 fc56 	bl	8008ae4 <_malloc_usable_size_r>
 8008238:	4284      	cmp	r4, r0
 800823a:	4607      	mov	r7, r0
 800823c:	d802      	bhi.n	8008244 <_realloc_r+0x34>
 800823e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008242:	d812      	bhi.n	800826a <_realloc_r+0x5a>
 8008244:	4621      	mov	r1, r4
 8008246:	4640      	mov	r0, r8
 8008248:	f7ff fd84 	bl	8007d54 <_malloc_r>
 800824c:	4605      	mov	r5, r0
 800824e:	2800      	cmp	r0, #0
 8008250:	d0ed      	beq.n	800822e <_realloc_r+0x1e>
 8008252:	42bc      	cmp	r4, r7
 8008254:	4622      	mov	r2, r4
 8008256:	4631      	mov	r1, r6
 8008258:	bf28      	it	cs
 800825a:	463a      	movcs	r2, r7
 800825c:	f7ff f838 	bl	80072d0 <memcpy>
 8008260:	4631      	mov	r1, r6
 8008262:	4640      	mov	r0, r8
 8008264:	f7ff fd0e 	bl	8007c84 <_free_r>
 8008268:	e7e1      	b.n	800822e <_realloc_r+0x1e>
 800826a:	4635      	mov	r5, r6
 800826c:	e7df      	b.n	800822e <_realloc_r+0x1e>

0800826e <__sfputc_r>:
 800826e:	6893      	ldr	r3, [r2, #8]
 8008270:	b410      	push	{r4}
 8008272:	3b01      	subs	r3, #1
 8008274:	2b00      	cmp	r3, #0
 8008276:	6093      	str	r3, [r2, #8]
 8008278:	da07      	bge.n	800828a <__sfputc_r+0x1c>
 800827a:	6994      	ldr	r4, [r2, #24]
 800827c:	42a3      	cmp	r3, r4
 800827e:	db01      	blt.n	8008284 <__sfputc_r+0x16>
 8008280:	290a      	cmp	r1, #10
 8008282:	d102      	bne.n	800828a <__sfputc_r+0x1c>
 8008284:	bc10      	pop	{r4}
 8008286:	f000 b949 	b.w	800851c <__swbuf_r>
 800828a:	6813      	ldr	r3, [r2, #0]
 800828c:	1c58      	adds	r0, r3, #1
 800828e:	6010      	str	r0, [r2, #0]
 8008290:	7019      	strb	r1, [r3, #0]
 8008292:	4608      	mov	r0, r1
 8008294:	bc10      	pop	{r4}
 8008296:	4770      	bx	lr

08008298 <__sfputs_r>:
 8008298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800829a:	4606      	mov	r6, r0
 800829c:	460f      	mov	r7, r1
 800829e:	4614      	mov	r4, r2
 80082a0:	18d5      	adds	r5, r2, r3
 80082a2:	42ac      	cmp	r4, r5
 80082a4:	d101      	bne.n	80082aa <__sfputs_r+0x12>
 80082a6:	2000      	movs	r0, #0
 80082a8:	e007      	b.n	80082ba <__sfputs_r+0x22>
 80082aa:	463a      	mov	r2, r7
 80082ac:	4630      	mov	r0, r6
 80082ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082b2:	f7ff ffdc 	bl	800826e <__sfputc_r>
 80082b6:	1c43      	adds	r3, r0, #1
 80082b8:	d1f3      	bne.n	80082a2 <__sfputs_r+0xa>
 80082ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080082bc <_vfiprintf_r>:
 80082bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c0:	460d      	mov	r5, r1
 80082c2:	4614      	mov	r4, r2
 80082c4:	4698      	mov	r8, r3
 80082c6:	4606      	mov	r6, r0
 80082c8:	b09d      	sub	sp, #116	; 0x74
 80082ca:	b118      	cbz	r0, 80082d4 <_vfiprintf_r+0x18>
 80082cc:	6983      	ldr	r3, [r0, #24]
 80082ce:	b90b      	cbnz	r3, 80082d4 <_vfiprintf_r+0x18>
 80082d0:	f000 fb02 	bl	80088d8 <__sinit>
 80082d4:	4b89      	ldr	r3, [pc, #548]	; (80084fc <_vfiprintf_r+0x240>)
 80082d6:	429d      	cmp	r5, r3
 80082d8:	d11b      	bne.n	8008312 <_vfiprintf_r+0x56>
 80082da:	6875      	ldr	r5, [r6, #4]
 80082dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082de:	07d9      	lsls	r1, r3, #31
 80082e0:	d405      	bmi.n	80082ee <_vfiprintf_r+0x32>
 80082e2:	89ab      	ldrh	r3, [r5, #12]
 80082e4:	059a      	lsls	r2, r3, #22
 80082e6:	d402      	bmi.n	80082ee <_vfiprintf_r+0x32>
 80082e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ea:	f000 fb93 	bl	8008a14 <__retarget_lock_acquire_recursive>
 80082ee:	89ab      	ldrh	r3, [r5, #12]
 80082f0:	071b      	lsls	r3, r3, #28
 80082f2:	d501      	bpl.n	80082f8 <_vfiprintf_r+0x3c>
 80082f4:	692b      	ldr	r3, [r5, #16]
 80082f6:	b9eb      	cbnz	r3, 8008334 <_vfiprintf_r+0x78>
 80082f8:	4629      	mov	r1, r5
 80082fa:	4630      	mov	r0, r6
 80082fc:	f000 f960 	bl	80085c0 <__swsetup_r>
 8008300:	b1c0      	cbz	r0, 8008334 <_vfiprintf_r+0x78>
 8008302:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008304:	07dc      	lsls	r4, r3, #31
 8008306:	d50e      	bpl.n	8008326 <_vfiprintf_r+0x6a>
 8008308:	f04f 30ff 	mov.w	r0, #4294967295
 800830c:	b01d      	add	sp, #116	; 0x74
 800830e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008312:	4b7b      	ldr	r3, [pc, #492]	; (8008500 <_vfiprintf_r+0x244>)
 8008314:	429d      	cmp	r5, r3
 8008316:	d101      	bne.n	800831c <_vfiprintf_r+0x60>
 8008318:	68b5      	ldr	r5, [r6, #8]
 800831a:	e7df      	b.n	80082dc <_vfiprintf_r+0x20>
 800831c:	4b79      	ldr	r3, [pc, #484]	; (8008504 <_vfiprintf_r+0x248>)
 800831e:	429d      	cmp	r5, r3
 8008320:	bf08      	it	eq
 8008322:	68f5      	ldreq	r5, [r6, #12]
 8008324:	e7da      	b.n	80082dc <_vfiprintf_r+0x20>
 8008326:	89ab      	ldrh	r3, [r5, #12]
 8008328:	0598      	lsls	r0, r3, #22
 800832a:	d4ed      	bmi.n	8008308 <_vfiprintf_r+0x4c>
 800832c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800832e:	f000 fb72 	bl	8008a16 <__retarget_lock_release_recursive>
 8008332:	e7e9      	b.n	8008308 <_vfiprintf_r+0x4c>
 8008334:	2300      	movs	r3, #0
 8008336:	9309      	str	r3, [sp, #36]	; 0x24
 8008338:	2320      	movs	r3, #32
 800833a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800833e:	2330      	movs	r3, #48	; 0x30
 8008340:	f04f 0901 	mov.w	r9, #1
 8008344:	f8cd 800c 	str.w	r8, [sp, #12]
 8008348:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008508 <_vfiprintf_r+0x24c>
 800834c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008350:	4623      	mov	r3, r4
 8008352:	469a      	mov	sl, r3
 8008354:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008358:	b10a      	cbz	r2, 800835e <_vfiprintf_r+0xa2>
 800835a:	2a25      	cmp	r2, #37	; 0x25
 800835c:	d1f9      	bne.n	8008352 <_vfiprintf_r+0x96>
 800835e:	ebba 0b04 	subs.w	fp, sl, r4
 8008362:	d00b      	beq.n	800837c <_vfiprintf_r+0xc0>
 8008364:	465b      	mov	r3, fp
 8008366:	4622      	mov	r2, r4
 8008368:	4629      	mov	r1, r5
 800836a:	4630      	mov	r0, r6
 800836c:	f7ff ff94 	bl	8008298 <__sfputs_r>
 8008370:	3001      	adds	r0, #1
 8008372:	f000 80aa 	beq.w	80084ca <_vfiprintf_r+0x20e>
 8008376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008378:	445a      	add	r2, fp
 800837a:	9209      	str	r2, [sp, #36]	; 0x24
 800837c:	f89a 3000 	ldrb.w	r3, [sl]
 8008380:	2b00      	cmp	r3, #0
 8008382:	f000 80a2 	beq.w	80084ca <_vfiprintf_r+0x20e>
 8008386:	2300      	movs	r3, #0
 8008388:	f04f 32ff 	mov.w	r2, #4294967295
 800838c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008390:	f10a 0a01 	add.w	sl, sl, #1
 8008394:	9304      	str	r3, [sp, #16]
 8008396:	9307      	str	r3, [sp, #28]
 8008398:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800839c:	931a      	str	r3, [sp, #104]	; 0x68
 800839e:	4654      	mov	r4, sl
 80083a0:	2205      	movs	r2, #5
 80083a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a6:	4858      	ldr	r0, [pc, #352]	; (8008508 <_vfiprintf_r+0x24c>)
 80083a8:	f7fe ff84 	bl	80072b4 <memchr>
 80083ac:	9a04      	ldr	r2, [sp, #16]
 80083ae:	b9d8      	cbnz	r0, 80083e8 <_vfiprintf_r+0x12c>
 80083b0:	06d1      	lsls	r1, r2, #27
 80083b2:	bf44      	itt	mi
 80083b4:	2320      	movmi	r3, #32
 80083b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ba:	0713      	lsls	r3, r2, #28
 80083bc:	bf44      	itt	mi
 80083be:	232b      	movmi	r3, #43	; 0x2b
 80083c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083c4:	f89a 3000 	ldrb.w	r3, [sl]
 80083c8:	2b2a      	cmp	r3, #42	; 0x2a
 80083ca:	d015      	beq.n	80083f8 <_vfiprintf_r+0x13c>
 80083cc:	4654      	mov	r4, sl
 80083ce:	2000      	movs	r0, #0
 80083d0:	f04f 0c0a 	mov.w	ip, #10
 80083d4:	9a07      	ldr	r2, [sp, #28]
 80083d6:	4621      	mov	r1, r4
 80083d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083dc:	3b30      	subs	r3, #48	; 0x30
 80083de:	2b09      	cmp	r3, #9
 80083e0:	d94e      	bls.n	8008480 <_vfiprintf_r+0x1c4>
 80083e2:	b1b0      	cbz	r0, 8008412 <_vfiprintf_r+0x156>
 80083e4:	9207      	str	r2, [sp, #28]
 80083e6:	e014      	b.n	8008412 <_vfiprintf_r+0x156>
 80083e8:	eba0 0308 	sub.w	r3, r0, r8
 80083ec:	fa09 f303 	lsl.w	r3, r9, r3
 80083f0:	4313      	orrs	r3, r2
 80083f2:	46a2      	mov	sl, r4
 80083f4:	9304      	str	r3, [sp, #16]
 80083f6:	e7d2      	b.n	800839e <_vfiprintf_r+0xe2>
 80083f8:	9b03      	ldr	r3, [sp, #12]
 80083fa:	1d19      	adds	r1, r3, #4
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	9103      	str	r1, [sp, #12]
 8008400:	2b00      	cmp	r3, #0
 8008402:	bfbb      	ittet	lt
 8008404:	425b      	neglt	r3, r3
 8008406:	f042 0202 	orrlt.w	r2, r2, #2
 800840a:	9307      	strge	r3, [sp, #28]
 800840c:	9307      	strlt	r3, [sp, #28]
 800840e:	bfb8      	it	lt
 8008410:	9204      	strlt	r2, [sp, #16]
 8008412:	7823      	ldrb	r3, [r4, #0]
 8008414:	2b2e      	cmp	r3, #46	; 0x2e
 8008416:	d10c      	bne.n	8008432 <_vfiprintf_r+0x176>
 8008418:	7863      	ldrb	r3, [r4, #1]
 800841a:	2b2a      	cmp	r3, #42	; 0x2a
 800841c:	d135      	bne.n	800848a <_vfiprintf_r+0x1ce>
 800841e:	9b03      	ldr	r3, [sp, #12]
 8008420:	3402      	adds	r4, #2
 8008422:	1d1a      	adds	r2, r3, #4
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	9203      	str	r2, [sp, #12]
 8008428:	2b00      	cmp	r3, #0
 800842a:	bfb8      	it	lt
 800842c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008430:	9305      	str	r3, [sp, #20]
 8008432:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800850c <_vfiprintf_r+0x250>
 8008436:	2203      	movs	r2, #3
 8008438:	4650      	mov	r0, sl
 800843a:	7821      	ldrb	r1, [r4, #0]
 800843c:	f7fe ff3a 	bl	80072b4 <memchr>
 8008440:	b140      	cbz	r0, 8008454 <_vfiprintf_r+0x198>
 8008442:	2340      	movs	r3, #64	; 0x40
 8008444:	eba0 000a 	sub.w	r0, r0, sl
 8008448:	fa03 f000 	lsl.w	r0, r3, r0
 800844c:	9b04      	ldr	r3, [sp, #16]
 800844e:	3401      	adds	r4, #1
 8008450:	4303      	orrs	r3, r0
 8008452:	9304      	str	r3, [sp, #16]
 8008454:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008458:	2206      	movs	r2, #6
 800845a:	482d      	ldr	r0, [pc, #180]	; (8008510 <_vfiprintf_r+0x254>)
 800845c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008460:	f7fe ff28 	bl	80072b4 <memchr>
 8008464:	2800      	cmp	r0, #0
 8008466:	d03f      	beq.n	80084e8 <_vfiprintf_r+0x22c>
 8008468:	4b2a      	ldr	r3, [pc, #168]	; (8008514 <_vfiprintf_r+0x258>)
 800846a:	bb1b      	cbnz	r3, 80084b4 <_vfiprintf_r+0x1f8>
 800846c:	9b03      	ldr	r3, [sp, #12]
 800846e:	3307      	adds	r3, #7
 8008470:	f023 0307 	bic.w	r3, r3, #7
 8008474:	3308      	adds	r3, #8
 8008476:	9303      	str	r3, [sp, #12]
 8008478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800847a:	443b      	add	r3, r7
 800847c:	9309      	str	r3, [sp, #36]	; 0x24
 800847e:	e767      	b.n	8008350 <_vfiprintf_r+0x94>
 8008480:	460c      	mov	r4, r1
 8008482:	2001      	movs	r0, #1
 8008484:	fb0c 3202 	mla	r2, ip, r2, r3
 8008488:	e7a5      	b.n	80083d6 <_vfiprintf_r+0x11a>
 800848a:	2300      	movs	r3, #0
 800848c:	f04f 0c0a 	mov.w	ip, #10
 8008490:	4619      	mov	r1, r3
 8008492:	3401      	adds	r4, #1
 8008494:	9305      	str	r3, [sp, #20]
 8008496:	4620      	mov	r0, r4
 8008498:	f810 2b01 	ldrb.w	r2, [r0], #1
 800849c:	3a30      	subs	r2, #48	; 0x30
 800849e:	2a09      	cmp	r2, #9
 80084a0:	d903      	bls.n	80084aa <_vfiprintf_r+0x1ee>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d0c5      	beq.n	8008432 <_vfiprintf_r+0x176>
 80084a6:	9105      	str	r1, [sp, #20]
 80084a8:	e7c3      	b.n	8008432 <_vfiprintf_r+0x176>
 80084aa:	4604      	mov	r4, r0
 80084ac:	2301      	movs	r3, #1
 80084ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80084b2:	e7f0      	b.n	8008496 <_vfiprintf_r+0x1da>
 80084b4:	ab03      	add	r3, sp, #12
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	462a      	mov	r2, r5
 80084ba:	4630      	mov	r0, r6
 80084bc:	4b16      	ldr	r3, [pc, #88]	; (8008518 <_vfiprintf_r+0x25c>)
 80084be:	a904      	add	r1, sp, #16
 80084c0:	f7fc f858 	bl	8004574 <_printf_float>
 80084c4:	4607      	mov	r7, r0
 80084c6:	1c78      	adds	r0, r7, #1
 80084c8:	d1d6      	bne.n	8008478 <_vfiprintf_r+0x1bc>
 80084ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084cc:	07d9      	lsls	r1, r3, #31
 80084ce:	d405      	bmi.n	80084dc <_vfiprintf_r+0x220>
 80084d0:	89ab      	ldrh	r3, [r5, #12]
 80084d2:	059a      	lsls	r2, r3, #22
 80084d4:	d402      	bmi.n	80084dc <_vfiprintf_r+0x220>
 80084d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084d8:	f000 fa9d 	bl	8008a16 <__retarget_lock_release_recursive>
 80084dc:	89ab      	ldrh	r3, [r5, #12]
 80084de:	065b      	lsls	r3, r3, #25
 80084e0:	f53f af12 	bmi.w	8008308 <_vfiprintf_r+0x4c>
 80084e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084e6:	e711      	b.n	800830c <_vfiprintf_r+0x50>
 80084e8:	ab03      	add	r3, sp, #12
 80084ea:	9300      	str	r3, [sp, #0]
 80084ec:	462a      	mov	r2, r5
 80084ee:	4630      	mov	r0, r6
 80084f0:	4b09      	ldr	r3, [pc, #36]	; (8008518 <_vfiprintf_r+0x25c>)
 80084f2:	a904      	add	r1, sp, #16
 80084f4:	f7fc fada 	bl	8004aac <_printf_i>
 80084f8:	e7e4      	b.n	80084c4 <_vfiprintf_r+0x208>
 80084fa:	bf00      	nop
 80084fc:	080091fc 	.word	0x080091fc
 8008500:	0800921c 	.word	0x0800921c
 8008504:	080091dc 	.word	0x080091dc
 8008508:	0800918c 	.word	0x0800918c
 800850c:	08009192 	.word	0x08009192
 8008510:	08009196 	.word	0x08009196
 8008514:	08004575 	.word	0x08004575
 8008518:	08008299 	.word	0x08008299

0800851c <__swbuf_r>:
 800851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851e:	460e      	mov	r6, r1
 8008520:	4614      	mov	r4, r2
 8008522:	4605      	mov	r5, r0
 8008524:	b118      	cbz	r0, 800852e <__swbuf_r+0x12>
 8008526:	6983      	ldr	r3, [r0, #24]
 8008528:	b90b      	cbnz	r3, 800852e <__swbuf_r+0x12>
 800852a:	f000 f9d5 	bl	80088d8 <__sinit>
 800852e:	4b21      	ldr	r3, [pc, #132]	; (80085b4 <__swbuf_r+0x98>)
 8008530:	429c      	cmp	r4, r3
 8008532:	d12b      	bne.n	800858c <__swbuf_r+0x70>
 8008534:	686c      	ldr	r4, [r5, #4]
 8008536:	69a3      	ldr	r3, [r4, #24]
 8008538:	60a3      	str	r3, [r4, #8]
 800853a:	89a3      	ldrh	r3, [r4, #12]
 800853c:	071a      	lsls	r2, r3, #28
 800853e:	d52f      	bpl.n	80085a0 <__swbuf_r+0x84>
 8008540:	6923      	ldr	r3, [r4, #16]
 8008542:	b36b      	cbz	r3, 80085a0 <__swbuf_r+0x84>
 8008544:	6923      	ldr	r3, [r4, #16]
 8008546:	6820      	ldr	r0, [r4, #0]
 8008548:	b2f6      	uxtb	r6, r6
 800854a:	1ac0      	subs	r0, r0, r3
 800854c:	6963      	ldr	r3, [r4, #20]
 800854e:	4637      	mov	r7, r6
 8008550:	4283      	cmp	r3, r0
 8008552:	dc04      	bgt.n	800855e <__swbuf_r+0x42>
 8008554:	4621      	mov	r1, r4
 8008556:	4628      	mov	r0, r5
 8008558:	f000 f92a 	bl	80087b0 <_fflush_r>
 800855c:	bb30      	cbnz	r0, 80085ac <__swbuf_r+0x90>
 800855e:	68a3      	ldr	r3, [r4, #8]
 8008560:	3001      	adds	r0, #1
 8008562:	3b01      	subs	r3, #1
 8008564:	60a3      	str	r3, [r4, #8]
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	1c5a      	adds	r2, r3, #1
 800856a:	6022      	str	r2, [r4, #0]
 800856c:	701e      	strb	r6, [r3, #0]
 800856e:	6963      	ldr	r3, [r4, #20]
 8008570:	4283      	cmp	r3, r0
 8008572:	d004      	beq.n	800857e <__swbuf_r+0x62>
 8008574:	89a3      	ldrh	r3, [r4, #12]
 8008576:	07db      	lsls	r3, r3, #31
 8008578:	d506      	bpl.n	8008588 <__swbuf_r+0x6c>
 800857a:	2e0a      	cmp	r6, #10
 800857c:	d104      	bne.n	8008588 <__swbuf_r+0x6c>
 800857e:	4621      	mov	r1, r4
 8008580:	4628      	mov	r0, r5
 8008582:	f000 f915 	bl	80087b0 <_fflush_r>
 8008586:	b988      	cbnz	r0, 80085ac <__swbuf_r+0x90>
 8008588:	4638      	mov	r0, r7
 800858a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800858c:	4b0a      	ldr	r3, [pc, #40]	; (80085b8 <__swbuf_r+0x9c>)
 800858e:	429c      	cmp	r4, r3
 8008590:	d101      	bne.n	8008596 <__swbuf_r+0x7a>
 8008592:	68ac      	ldr	r4, [r5, #8]
 8008594:	e7cf      	b.n	8008536 <__swbuf_r+0x1a>
 8008596:	4b09      	ldr	r3, [pc, #36]	; (80085bc <__swbuf_r+0xa0>)
 8008598:	429c      	cmp	r4, r3
 800859a:	bf08      	it	eq
 800859c:	68ec      	ldreq	r4, [r5, #12]
 800859e:	e7ca      	b.n	8008536 <__swbuf_r+0x1a>
 80085a0:	4621      	mov	r1, r4
 80085a2:	4628      	mov	r0, r5
 80085a4:	f000 f80c 	bl	80085c0 <__swsetup_r>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d0cb      	beq.n	8008544 <__swbuf_r+0x28>
 80085ac:	f04f 37ff 	mov.w	r7, #4294967295
 80085b0:	e7ea      	b.n	8008588 <__swbuf_r+0x6c>
 80085b2:	bf00      	nop
 80085b4:	080091fc 	.word	0x080091fc
 80085b8:	0800921c 	.word	0x0800921c
 80085bc:	080091dc 	.word	0x080091dc

080085c0 <__swsetup_r>:
 80085c0:	4b32      	ldr	r3, [pc, #200]	; (800868c <__swsetup_r+0xcc>)
 80085c2:	b570      	push	{r4, r5, r6, lr}
 80085c4:	681d      	ldr	r5, [r3, #0]
 80085c6:	4606      	mov	r6, r0
 80085c8:	460c      	mov	r4, r1
 80085ca:	b125      	cbz	r5, 80085d6 <__swsetup_r+0x16>
 80085cc:	69ab      	ldr	r3, [r5, #24]
 80085ce:	b913      	cbnz	r3, 80085d6 <__swsetup_r+0x16>
 80085d0:	4628      	mov	r0, r5
 80085d2:	f000 f981 	bl	80088d8 <__sinit>
 80085d6:	4b2e      	ldr	r3, [pc, #184]	; (8008690 <__swsetup_r+0xd0>)
 80085d8:	429c      	cmp	r4, r3
 80085da:	d10f      	bne.n	80085fc <__swsetup_r+0x3c>
 80085dc:	686c      	ldr	r4, [r5, #4]
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085e4:	0719      	lsls	r1, r3, #28
 80085e6:	d42c      	bmi.n	8008642 <__swsetup_r+0x82>
 80085e8:	06dd      	lsls	r5, r3, #27
 80085ea:	d411      	bmi.n	8008610 <__swsetup_r+0x50>
 80085ec:	2309      	movs	r3, #9
 80085ee:	6033      	str	r3, [r6, #0]
 80085f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80085f4:	f04f 30ff 	mov.w	r0, #4294967295
 80085f8:	81a3      	strh	r3, [r4, #12]
 80085fa:	e03e      	b.n	800867a <__swsetup_r+0xba>
 80085fc:	4b25      	ldr	r3, [pc, #148]	; (8008694 <__swsetup_r+0xd4>)
 80085fe:	429c      	cmp	r4, r3
 8008600:	d101      	bne.n	8008606 <__swsetup_r+0x46>
 8008602:	68ac      	ldr	r4, [r5, #8]
 8008604:	e7eb      	b.n	80085de <__swsetup_r+0x1e>
 8008606:	4b24      	ldr	r3, [pc, #144]	; (8008698 <__swsetup_r+0xd8>)
 8008608:	429c      	cmp	r4, r3
 800860a:	bf08      	it	eq
 800860c:	68ec      	ldreq	r4, [r5, #12]
 800860e:	e7e6      	b.n	80085de <__swsetup_r+0x1e>
 8008610:	0758      	lsls	r0, r3, #29
 8008612:	d512      	bpl.n	800863a <__swsetup_r+0x7a>
 8008614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008616:	b141      	cbz	r1, 800862a <__swsetup_r+0x6a>
 8008618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800861c:	4299      	cmp	r1, r3
 800861e:	d002      	beq.n	8008626 <__swsetup_r+0x66>
 8008620:	4630      	mov	r0, r6
 8008622:	f7ff fb2f 	bl	8007c84 <_free_r>
 8008626:	2300      	movs	r3, #0
 8008628:	6363      	str	r3, [r4, #52]	; 0x34
 800862a:	89a3      	ldrh	r3, [r4, #12]
 800862c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008630:	81a3      	strh	r3, [r4, #12]
 8008632:	2300      	movs	r3, #0
 8008634:	6063      	str	r3, [r4, #4]
 8008636:	6923      	ldr	r3, [r4, #16]
 8008638:	6023      	str	r3, [r4, #0]
 800863a:	89a3      	ldrh	r3, [r4, #12]
 800863c:	f043 0308 	orr.w	r3, r3, #8
 8008640:	81a3      	strh	r3, [r4, #12]
 8008642:	6923      	ldr	r3, [r4, #16]
 8008644:	b94b      	cbnz	r3, 800865a <__swsetup_r+0x9a>
 8008646:	89a3      	ldrh	r3, [r4, #12]
 8008648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800864c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008650:	d003      	beq.n	800865a <__swsetup_r+0x9a>
 8008652:	4621      	mov	r1, r4
 8008654:	4630      	mov	r0, r6
 8008656:	f000 fa05 	bl	8008a64 <__smakebuf_r>
 800865a:	89a0      	ldrh	r0, [r4, #12]
 800865c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008660:	f010 0301 	ands.w	r3, r0, #1
 8008664:	d00a      	beq.n	800867c <__swsetup_r+0xbc>
 8008666:	2300      	movs	r3, #0
 8008668:	60a3      	str	r3, [r4, #8]
 800866a:	6963      	ldr	r3, [r4, #20]
 800866c:	425b      	negs	r3, r3
 800866e:	61a3      	str	r3, [r4, #24]
 8008670:	6923      	ldr	r3, [r4, #16]
 8008672:	b943      	cbnz	r3, 8008686 <__swsetup_r+0xc6>
 8008674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008678:	d1ba      	bne.n	80085f0 <__swsetup_r+0x30>
 800867a:	bd70      	pop	{r4, r5, r6, pc}
 800867c:	0781      	lsls	r1, r0, #30
 800867e:	bf58      	it	pl
 8008680:	6963      	ldrpl	r3, [r4, #20]
 8008682:	60a3      	str	r3, [r4, #8]
 8008684:	e7f4      	b.n	8008670 <__swsetup_r+0xb0>
 8008686:	2000      	movs	r0, #0
 8008688:	e7f7      	b.n	800867a <__swsetup_r+0xba>
 800868a:	bf00      	nop
 800868c:	2000000c 	.word	0x2000000c
 8008690:	080091fc 	.word	0x080091fc
 8008694:	0800921c 	.word	0x0800921c
 8008698:	080091dc 	.word	0x080091dc

0800869c <abort>:
 800869c:	2006      	movs	r0, #6
 800869e:	b508      	push	{r3, lr}
 80086a0:	f000 fa50 	bl	8008b44 <raise>
 80086a4:	2001      	movs	r0, #1
 80086a6:	f7f8 fdc6 	bl	8001236 <_exit>
	...

080086ac <__sflush_r>:
 80086ac:	898a      	ldrh	r2, [r1, #12]
 80086ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b0:	4605      	mov	r5, r0
 80086b2:	0710      	lsls	r0, r2, #28
 80086b4:	460c      	mov	r4, r1
 80086b6:	d457      	bmi.n	8008768 <__sflush_r+0xbc>
 80086b8:	684b      	ldr	r3, [r1, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	dc04      	bgt.n	80086c8 <__sflush_r+0x1c>
 80086be:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	dc01      	bgt.n	80086c8 <__sflush_r+0x1c>
 80086c4:	2000      	movs	r0, #0
 80086c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086ca:	2e00      	cmp	r6, #0
 80086cc:	d0fa      	beq.n	80086c4 <__sflush_r+0x18>
 80086ce:	2300      	movs	r3, #0
 80086d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80086d4:	682f      	ldr	r7, [r5, #0]
 80086d6:	602b      	str	r3, [r5, #0]
 80086d8:	d032      	beq.n	8008740 <__sflush_r+0x94>
 80086da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80086dc:	89a3      	ldrh	r3, [r4, #12]
 80086de:	075a      	lsls	r2, r3, #29
 80086e0:	d505      	bpl.n	80086ee <__sflush_r+0x42>
 80086e2:	6863      	ldr	r3, [r4, #4]
 80086e4:	1ac0      	subs	r0, r0, r3
 80086e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086e8:	b10b      	cbz	r3, 80086ee <__sflush_r+0x42>
 80086ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086ec:	1ac0      	subs	r0, r0, r3
 80086ee:	2300      	movs	r3, #0
 80086f0:	4602      	mov	r2, r0
 80086f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086f4:	4628      	mov	r0, r5
 80086f6:	6a21      	ldr	r1, [r4, #32]
 80086f8:	47b0      	blx	r6
 80086fa:	1c43      	adds	r3, r0, #1
 80086fc:	89a3      	ldrh	r3, [r4, #12]
 80086fe:	d106      	bne.n	800870e <__sflush_r+0x62>
 8008700:	6829      	ldr	r1, [r5, #0]
 8008702:	291d      	cmp	r1, #29
 8008704:	d82c      	bhi.n	8008760 <__sflush_r+0xb4>
 8008706:	4a29      	ldr	r2, [pc, #164]	; (80087ac <__sflush_r+0x100>)
 8008708:	40ca      	lsrs	r2, r1
 800870a:	07d6      	lsls	r6, r2, #31
 800870c:	d528      	bpl.n	8008760 <__sflush_r+0xb4>
 800870e:	2200      	movs	r2, #0
 8008710:	6062      	str	r2, [r4, #4]
 8008712:	6922      	ldr	r2, [r4, #16]
 8008714:	04d9      	lsls	r1, r3, #19
 8008716:	6022      	str	r2, [r4, #0]
 8008718:	d504      	bpl.n	8008724 <__sflush_r+0x78>
 800871a:	1c42      	adds	r2, r0, #1
 800871c:	d101      	bne.n	8008722 <__sflush_r+0x76>
 800871e:	682b      	ldr	r3, [r5, #0]
 8008720:	b903      	cbnz	r3, 8008724 <__sflush_r+0x78>
 8008722:	6560      	str	r0, [r4, #84]	; 0x54
 8008724:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008726:	602f      	str	r7, [r5, #0]
 8008728:	2900      	cmp	r1, #0
 800872a:	d0cb      	beq.n	80086c4 <__sflush_r+0x18>
 800872c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008730:	4299      	cmp	r1, r3
 8008732:	d002      	beq.n	800873a <__sflush_r+0x8e>
 8008734:	4628      	mov	r0, r5
 8008736:	f7ff faa5 	bl	8007c84 <_free_r>
 800873a:	2000      	movs	r0, #0
 800873c:	6360      	str	r0, [r4, #52]	; 0x34
 800873e:	e7c2      	b.n	80086c6 <__sflush_r+0x1a>
 8008740:	6a21      	ldr	r1, [r4, #32]
 8008742:	2301      	movs	r3, #1
 8008744:	4628      	mov	r0, r5
 8008746:	47b0      	blx	r6
 8008748:	1c41      	adds	r1, r0, #1
 800874a:	d1c7      	bne.n	80086dc <__sflush_r+0x30>
 800874c:	682b      	ldr	r3, [r5, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d0c4      	beq.n	80086dc <__sflush_r+0x30>
 8008752:	2b1d      	cmp	r3, #29
 8008754:	d001      	beq.n	800875a <__sflush_r+0xae>
 8008756:	2b16      	cmp	r3, #22
 8008758:	d101      	bne.n	800875e <__sflush_r+0xb2>
 800875a:	602f      	str	r7, [r5, #0]
 800875c:	e7b2      	b.n	80086c4 <__sflush_r+0x18>
 800875e:	89a3      	ldrh	r3, [r4, #12]
 8008760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008764:	81a3      	strh	r3, [r4, #12]
 8008766:	e7ae      	b.n	80086c6 <__sflush_r+0x1a>
 8008768:	690f      	ldr	r7, [r1, #16]
 800876a:	2f00      	cmp	r7, #0
 800876c:	d0aa      	beq.n	80086c4 <__sflush_r+0x18>
 800876e:	0793      	lsls	r3, r2, #30
 8008770:	bf18      	it	ne
 8008772:	2300      	movne	r3, #0
 8008774:	680e      	ldr	r6, [r1, #0]
 8008776:	bf08      	it	eq
 8008778:	694b      	ldreq	r3, [r1, #20]
 800877a:	1bf6      	subs	r6, r6, r7
 800877c:	600f      	str	r7, [r1, #0]
 800877e:	608b      	str	r3, [r1, #8]
 8008780:	2e00      	cmp	r6, #0
 8008782:	dd9f      	ble.n	80086c4 <__sflush_r+0x18>
 8008784:	4633      	mov	r3, r6
 8008786:	463a      	mov	r2, r7
 8008788:	4628      	mov	r0, r5
 800878a:	6a21      	ldr	r1, [r4, #32]
 800878c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008790:	47e0      	blx	ip
 8008792:	2800      	cmp	r0, #0
 8008794:	dc06      	bgt.n	80087a4 <__sflush_r+0xf8>
 8008796:	89a3      	ldrh	r3, [r4, #12]
 8008798:	f04f 30ff 	mov.w	r0, #4294967295
 800879c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087a0:	81a3      	strh	r3, [r4, #12]
 80087a2:	e790      	b.n	80086c6 <__sflush_r+0x1a>
 80087a4:	4407      	add	r7, r0
 80087a6:	1a36      	subs	r6, r6, r0
 80087a8:	e7ea      	b.n	8008780 <__sflush_r+0xd4>
 80087aa:	bf00      	nop
 80087ac:	20400001 	.word	0x20400001

080087b0 <_fflush_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	690b      	ldr	r3, [r1, #16]
 80087b4:	4605      	mov	r5, r0
 80087b6:	460c      	mov	r4, r1
 80087b8:	b913      	cbnz	r3, 80087c0 <_fflush_r+0x10>
 80087ba:	2500      	movs	r5, #0
 80087bc:	4628      	mov	r0, r5
 80087be:	bd38      	pop	{r3, r4, r5, pc}
 80087c0:	b118      	cbz	r0, 80087ca <_fflush_r+0x1a>
 80087c2:	6983      	ldr	r3, [r0, #24]
 80087c4:	b90b      	cbnz	r3, 80087ca <_fflush_r+0x1a>
 80087c6:	f000 f887 	bl	80088d8 <__sinit>
 80087ca:	4b14      	ldr	r3, [pc, #80]	; (800881c <_fflush_r+0x6c>)
 80087cc:	429c      	cmp	r4, r3
 80087ce:	d11b      	bne.n	8008808 <_fflush_r+0x58>
 80087d0:	686c      	ldr	r4, [r5, #4]
 80087d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0ef      	beq.n	80087ba <_fflush_r+0xa>
 80087da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80087dc:	07d0      	lsls	r0, r2, #31
 80087de:	d404      	bmi.n	80087ea <_fflush_r+0x3a>
 80087e0:	0599      	lsls	r1, r3, #22
 80087e2:	d402      	bmi.n	80087ea <_fflush_r+0x3a>
 80087e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087e6:	f000 f915 	bl	8008a14 <__retarget_lock_acquire_recursive>
 80087ea:	4628      	mov	r0, r5
 80087ec:	4621      	mov	r1, r4
 80087ee:	f7ff ff5d 	bl	80086ac <__sflush_r>
 80087f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087f4:	4605      	mov	r5, r0
 80087f6:	07da      	lsls	r2, r3, #31
 80087f8:	d4e0      	bmi.n	80087bc <_fflush_r+0xc>
 80087fa:	89a3      	ldrh	r3, [r4, #12]
 80087fc:	059b      	lsls	r3, r3, #22
 80087fe:	d4dd      	bmi.n	80087bc <_fflush_r+0xc>
 8008800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008802:	f000 f908 	bl	8008a16 <__retarget_lock_release_recursive>
 8008806:	e7d9      	b.n	80087bc <_fflush_r+0xc>
 8008808:	4b05      	ldr	r3, [pc, #20]	; (8008820 <_fflush_r+0x70>)
 800880a:	429c      	cmp	r4, r3
 800880c:	d101      	bne.n	8008812 <_fflush_r+0x62>
 800880e:	68ac      	ldr	r4, [r5, #8]
 8008810:	e7df      	b.n	80087d2 <_fflush_r+0x22>
 8008812:	4b04      	ldr	r3, [pc, #16]	; (8008824 <_fflush_r+0x74>)
 8008814:	429c      	cmp	r4, r3
 8008816:	bf08      	it	eq
 8008818:	68ec      	ldreq	r4, [r5, #12]
 800881a:	e7da      	b.n	80087d2 <_fflush_r+0x22>
 800881c:	080091fc 	.word	0x080091fc
 8008820:	0800921c 	.word	0x0800921c
 8008824:	080091dc 	.word	0x080091dc

08008828 <std>:
 8008828:	2300      	movs	r3, #0
 800882a:	b510      	push	{r4, lr}
 800882c:	4604      	mov	r4, r0
 800882e:	e9c0 3300 	strd	r3, r3, [r0]
 8008832:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008836:	6083      	str	r3, [r0, #8]
 8008838:	8181      	strh	r1, [r0, #12]
 800883a:	6643      	str	r3, [r0, #100]	; 0x64
 800883c:	81c2      	strh	r2, [r0, #14]
 800883e:	6183      	str	r3, [r0, #24]
 8008840:	4619      	mov	r1, r3
 8008842:	2208      	movs	r2, #8
 8008844:	305c      	adds	r0, #92	; 0x5c
 8008846:	f7fb fdef 	bl	8004428 <memset>
 800884a:	4b05      	ldr	r3, [pc, #20]	; (8008860 <std+0x38>)
 800884c:	6224      	str	r4, [r4, #32]
 800884e:	6263      	str	r3, [r4, #36]	; 0x24
 8008850:	4b04      	ldr	r3, [pc, #16]	; (8008864 <std+0x3c>)
 8008852:	62a3      	str	r3, [r4, #40]	; 0x28
 8008854:	4b04      	ldr	r3, [pc, #16]	; (8008868 <std+0x40>)
 8008856:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008858:	4b04      	ldr	r3, [pc, #16]	; (800886c <std+0x44>)
 800885a:	6323      	str	r3, [r4, #48]	; 0x30
 800885c:	bd10      	pop	{r4, pc}
 800885e:	bf00      	nop
 8008860:	08008b7d 	.word	0x08008b7d
 8008864:	08008b9f 	.word	0x08008b9f
 8008868:	08008bd7 	.word	0x08008bd7
 800886c:	08008bfb 	.word	0x08008bfb

08008870 <_cleanup_r>:
 8008870:	4901      	ldr	r1, [pc, #4]	; (8008878 <_cleanup_r+0x8>)
 8008872:	f000 b8af 	b.w	80089d4 <_fwalk_reent>
 8008876:	bf00      	nop
 8008878:	080087b1 	.word	0x080087b1

0800887c <__sfmoreglue>:
 800887c:	2268      	movs	r2, #104	; 0x68
 800887e:	b570      	push	{r4, r5, r6, lr}
 8008880:	1e4d      	subs	r5, r1, #1
 8008882:	4355      	muls	r5, r2
 8008884:	460e      	mov	r6, r1
 8008886:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800888a:	f7ff fa63 	bl	8007d54 <_malloc_r>
 800888e:	4604      	mov	r4, r0
 8008890:	b140      	cbz	r0, 80088a4 <__sfmoreglue+0x28>
 8008892:	2100      	movs	r1, #0
 8008894:	e9c0 1600 	strd	r1, r6, [r0]
 8008898:	300c      	adds	r0, #12
 800889a:	60a0      	str	r0, [r4, #8]
 800889c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088a0:	f7fb fdc2 	bl	8004428 <memset>
 80088a4:	4620      	mov	r0, r4
 80088a6:	bd70      	pop	{r4, r5, r6, pc}

080088a8 <__sfp_lock_acquire>:
 80088a8:	4801      	ldr	r0, [pc, #4]	; (80088b0 <__sfp_lock_acquire+0x8>)
 80088aa:	f000 b8b3 	b.w	8008a14 <__retarget_lock_acquire_recursive>
 80088ae:	bf00      	nop
 80088b0:	20000355 	.word	0x20000355

080088b4 <__sfp_lock_release>:
 80088b4:	4801      	ldr	r0, [pc, #4]	; (80088bc <__sfp_lock_release+0x8>)
 80088b6:	f000 b8ae 	b.w	8008a16 <__retarget_lock_release_recursive>
 80088ba:	bf00      	nop
 80088bc:	20000355 	.word	0x20000355

080088c0 <__sinit_lock_acquire>:
 80088c0:	4801      	ldr	r0, [pc, #4]	; (80088c8 <__sinit_lock_acquire+0x8>)
 80088c2:	f000 b8a7 	b.w	8008a14 <__retarget_lock_acquire_recursive>
 80088c6:	bf00      	nop
 80088c8:	20000356 	.word	0x20000356

080088cc <__sinit_lock_release>:
 80088cc:	4801      	ldr	r0, [pc, #4]	; (80088d4 <__sinit_lock_release+0x8>)
 80088ce:	f000 b8a2 	b.w	8008a16 <__retarget_lock_release_recursive>
 80088d2:	bf00      	nop
 80088d4:	20000356 	.word	0x20000356

080088d8 <__sinit>:
 80088d8:	b510      	push	{r4, lr}
 80088da:	4604      	mov	r4, r0
 80088dc:	f7ff fff0 	bl	80088c0 <__sinit_lock_acquire>
 80088e0:	69a3      	ldr	r3, [r4, #24]
 80088e2:	b11b      	cbz	r3, 80088ec <__sinit+0x14>
 80088e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088e8:	f7ff bff0 	b.w	80088cc <__sinit_lock_release>
 80088ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80088f0:	6523      	str	r3, [r4, #80]	; 0x50
 80088f2:	4b13      	ldr	r3, [pc, #76]	; (8008940 <__sinit+0x68>)
 80088f4:	4a13      	ldr	r2, [pc, #76]	; (8008944 <__sinit+0x6c>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80088fa:	42a3      	cmp	r3, r4
 80088fc:	bf08      	it	eq
 80088fe:	2301      	moveq	r3, #1
 8008900:	4620      	mov	r0, r4
 8008902:	bf08      	it	eq
 8008904:	61a3      	streq	r3, [r4, #24]
 8008906:	f000 f81f 	bl	8008948 <__sfp>
 800890a:	6060      	str	r0, [r4, #4]
 800890c:	4620      	mov	r0, r4
 800890e:	f000 f81b 	bl	8008948 <__sfp>
 8008912:	60a0      	str	r0, [r4, #8]
 8008914:	4620      	mov	r0, r4
 8008916:	f000 f817 	bl	8008948 <__sfp>
 800891a:	2200      	movs	r2, #0
 800891c:	2104      	movs	r1, #4
 800891e:	60e0      	str	r0, [r4, #12]
 8008920:	6860      	ldr	r0, [r4, #4]
 8008922:	f7ff ff81 	bl	8008828 <std>
 8008926:	2201      	movs	r2, #1
 8008928:	2109      	movs	r1, #9
 800892a:	68a0      	ldr	r0, [r4, #8]
 800892c:	f7ff ff7c 	bl	8008828 <std>
 8008930:	2202      	movs	r2, #2
 8008932:	2112      	movs	r1, #18
 8008934:	68e0      	ldr	r0, [r4, #12]
 8008936:	f7ff ff77 	bl	8008828 <std>
 800893a:	2301      	movs	r3, #1
 800893c:	61a3      	str	r3, [r4, #24]
 800893e:	e7d1      	b.n	80088e4 <__sinit+0xc>
 8008940:	08008d98 	.word	0x08008d98
 8008944:	08008871 	.word	0x08008871

08008948 <__sfp>:
 8008948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894a:	4607      	mov	r7, r0
 800894c:	f7ff ffac 	bl	80088a8 <__sfp_lock_acquire>
 8008950:	4b1e      	ldr	r3, [pc, #120]	; (80089cc <__sfp+0x84>)
 8008952:	681e      	ldr	r6, [r3, #0]
 8008954:	69b3      	ldr	r3, [r6, #24]
 8008956:	b913      	cbnz	r3, 800895e <__sfp+0x16>
 8008958:	4630      	mov	r0, r6
 800895a:	f7ff ffbd 	bl	80088d8 <__sinit>
 800895e:	3648      	adds	r6, #72	; 0x48
 8008960:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008964:	3b01      	subs	r3, #1
 8008966:	d503      	bpl.n	8008970 <__sfp+0x28>
 8008968:	6833      	ldr	r3, [r6, #0]
 800896a:	b30b      	cbz	r3, 80089b0 <__sfp+0x68>
 800896c:	6836      	ldr	r6, [r6, #0]
 800896e:	e7f7      	b.n	8008960 <__sfp+0x18>
 8008970:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008974:	b9d5      	cbnz	r5, 80089ac <__sfp+0x64>
 8008976:	4b16      	ldr	r3, [pc, #88]	; (80089d0 <__sfp+0x88>)
 8008978:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800897c:	60e3      	str	r3, [r4, #12]
 800897e:	6665      	str	r5, [r4, #100]	; 0x64
 8008980:	f000 f847 	bl	8008a12 <__retarget_lock_init_recursive>
 8008984:	f7ff ff96 	bl	80088b4 <__sfp_lock_release>
 8008988:	2208      	movs	r2, #8
 800898a:	4629      	mov	r1, r5
 800898c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008990:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008994:	6025      	str	r5, [r4, #0]
 8008996:	61a5      	str	r5, [r4, #24]
 8008998:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800899c:	f7fb fd44 	bl	8004428 <memset>
 80089a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089a8:	4620      	mov	r0, r4
 80089aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089ac:	3468      	adds	r4, #104	; 0x68
 80089ae:	e7d9      	b.n	8008964 <__sfp+0x1c>
 80089b0:	2104      	movs	r1, #4
 80089b2:	4638      	mov	r0, r7
 80089b4:	f7ff ff62 	bl	800887c <__sfmoreglue>
 80089b8:	4604      	mov	r4, r0
 80089ba:	6030      	str	r0, [r6, #0]
 80089bc:	2800      	cmp	r0, #0
 80089be:	d1d5      	bne.n	800896c <__sfp+0x24>
 80089c0:	f7ff ff78 	bl	80088b4 <__sfp_lock_release>
 80089c4:	230c      	movs	r3, #12
 80089c6:	603b      	str	r3, [r7, #0]
 80089c8:	e7ee      	b.n	80089a8 <__sfp+0x60>
 80089ca:	bf00      	nop
 80089cc:	08008d98 	.word	0x08008d98
 80089d0:	ffff0001 	.word	0xffff0001

080089d4 <_fwalk_reent>:
 80089d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089d8:	4606      	mov	r6, r0
 80089da:	4688      	mov	r8, r1
 80089dc:	2700      	movs	r7, #0
 80089de:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80089e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089e6:	f1b9 0901 	subs.w	r9, r9, #1
 80089ea:	d505      	bpl.n	80089f8 <_fwalk_reent+0x24>
 80089ec:	6824      	ldr	r4, [r4, #0]
 80089ee:	2c00      	cmp	r4, #0
 80089f0:	d1f7      	bne.n	80089e2 <_fwalk_reent+0xe>
 80089f2:	4638      	mov	r0, r7
 80089f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089f8:	89ab      	ldrh	r3, [r5, #12]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d907      	bls.n	8008a0e <_fwalk_reent+0x3a>
 80089fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a02:	3301      	adds	r3, #1
 8008a04:	d003      	beq.n	8008a0e <_fwalk_reent+0x3a>
 8008a06:	4629      	mov	r1, r5
 8008a08:	4630      	mov	r0, r6
 8008a0a:	47c0      	blx	r8
 8008a0c:	4307      	orrs	r7, r0
 8008a0e:	3568      	adds	r5, #104	; 0x68
 8008a10:	e7e9      	b.n	80089e6 <_fwalk_reent+0x12>

08008a12 <__retarget_lock_init_recursive>:
 8008a12:	4770      	bx	lr

08008a14 <__retarget_lock_acquire_recursive>:
 8008a14:	4770      	bx	lr

08008a16 <__retarget_lock_release_recursive>:
 8008a16:	4770      	bx	lr

08008a18 <__swhatbuf_r>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	460e      	mov	r6, r1
 8008a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a20:	4614      	mov	r4, r2
 8008a22:	2900      	cmp	r1, #0
 8008a24:	461d      	mov	r5, r3
 8008a26:	b096      	sub	sp, #88	; 0x58
 8008a28:	da08      	bge.n	8008a3c <__swhatbuf_r+0x24>
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a30:	602a      	str	r2, [r5, #0]
 8008a32:	061a      	lsls	r2, r3, #24
 8008a34:	d410      	bmi.n	8008a58 <__swhatbuf_r+0x40>
 8008a36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a3a:	e00e      	b.n	8008a5a <__swhatbuf_r+0x42>
 8008a3c:	466a      	mov	r2, sp
 8008a3e:	f000 f903 	bl	8008c48 <_fstat_r>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	dbf1      	blt.n	8008a2a <__swhatbuf_r+0x12>
 8008a46:	9a01      	ldr	r2, [sp, #4]
 8008a48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a50:	425a      	negs	r2, r3
 8008a52:	415a      	adcs	r2, r3
 8008a54:	602a      	str	r2, [r5, #0]
 8008a56:	e7ee      	b.n	8008a36 <__swhatbuf_r+0x1e>
 8008a58:	2340      	movs	r3, #64	; 0x40
 8008a5a:	2000      	movs	r0, #0
 8008a5c:	6023      	str	r3, [r4, #0]
 8008a5e:	b016      	add	sp, #88	; 0x58
 8008a60:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a64 <__smakebuf_r>:
 8008a64:	898b      	ldrh	r3, [r1, #12]
 8008a66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a68:	079d      	lsls	r5, r3, #30
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	460c      	mov	r4, r1
 8008a6e:	d507      	bpl.n	8008a80 <__smakebuf_r+0x1c>
 8008a70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	6123      	str	r3, [r4, #16]
 8008a78:	2301      	movs	r3, #1
 8008a7a:	6163      	str	r3, [r4, #20]
 8008a7c:	b002      	add	sp, #8
 8008a7e:	bd70      	pop	{r4, r5, r6, pc}
 8008a80:	466a      	mov	r2, sp
 8008a82:	ab01      	add	r3, sp, #4
 8008a84:	f7ff ffc8 	bl	8008a18 <__swhatbuf_r>
 8008a88:	9900      	ldr	r1, [sp, #0]
 8008a8a:	4605      	mov	r5, r0
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f7ff f961 	bl	8007d54 <_malloc_r>
 8008a92:	b948      	cbnz	r0, 8008aa8 <__smakebuf_r+0x44>
 8008a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a98:	059a      	lsls	r2, r3, #22
 8008a9a:	d4ef      	bmi.n	8008a7c <__smakebuf_r+0x18>
 8008a9c:	f023 0303 	bic.w	r3, r3, #3
 8008aa0:	f043 0302 	orr.w	r3, r3, #2
 8008aa4:	81a3      	strh	r3, [r4, #12]
 8008aa6:	e7e3      	b.n	8008a70 <__smakebuf_r+0xc>
 8008aa8:	4b0d      	ldr	r3, [pc, #52]	; (8008ae0 <__smakebuf_r+0x7c>)
 8008aaa:	62b3      	str	r3, [r6, #40]	; 0x28
 8008aac:	89a3      	ldrh	r3, [r4, #12]
 8008aae:	6020      	str	r0, [r4, #0]
 8008ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ab4:	81a3      	strh	r3, [r4, #12]
 8008ab6:	9b00      	ldr	r3, [sp, #0]
 8008ab8:	6120      	str	r0, [r4, #16]
 8008aba:	6163      	str	r3, [r4, #20]
 8008abc:	9b01      	ldr	r3, [sp, #4]
 8008abe:	b15b      	cbz	r3, 8008ad8 <__smakebuf_r+0x74>
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ac6:	f000 f8d1 	bl	8008c6c <_isatty_r>
 8008aca:	b128      	cbz	r0, 8008ad8 <__smakebuf_r+0x74>
 8008acc:	89a3      	ldrh	r3, [r4, #12]
 8008ace:	f023 0303 	bic.w	r3, r3, #3
 8008ad2:	f043 0301 	orr.w	r3, r3, #1
 8008ad6:	81a3      	strh	r3, [r4, #12]
 8008ad8:	89a0      	ldrh	r0, [r4, #12]
 8008ada:	4305      	orrs	r5, r0
 8008adc:	81a5      	strh	r5, [r4, #12]
 8008ade:	e7cd      	b.n	8008a7c <__smakebuf_r+0x18>
 8008ae0:	08008871 	.word	0x08008871

08008ae4 <_malloc_usable_size_r>:
 8008ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ae8:	1f18      	subs	r0, r3, #4
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	bfbc      	itt	lt
 8008aee:	580b      	ldrlt	r3, [r1, r0]
 8008af0:	18c0      	addlt	r0, r0, r3
 8008af2:	4770      	bx	lr

08008af4 <_raise_r>:
 8008af4:	291f      	cmp	r1, #31
 8008af6:	b538      	push	{r3, r4, r5, lr}
 8008af8:	4604      	mov	r4, r0
 8008afa:	460d      	mov	r5, r1
 8008afc:	d904      	bls.n	8008b08 <_raise_r+0x14>
 8008afe:	2316      	movs	r3, #22
 8008b00:	6003      	str	r3, [r0, #0]
 8008b02:	f04f 30ff 	mov.w	r0, #4294967295
 8008b06:	bd38      	pop	{r3, r4, r5, pc}
 8008b08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b0a:	b112      	cbz	r2, 8008b12 <_raise_r+0x1e>
 8008b0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b10:	b94b      	cbnz	r3, 8008b26 <_raise_r+0x32>
 8008b12:	4620      	mov	r0, r4
 8008b14:	f000 f830 	bl	8008b78 <_getpid_r>
 8008b18:	462a      	mov	r2, r5
 8008b1a:	4601      	mov	r1, r0
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b22:	f000 b817 	b.w	8008b54 <_kill_r>
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d00a      	beq.n	8008b40 <_raise_r+0x4c>
 8008b2a:	1c59      	adds	r1, r3, #1
 8008b2c:	d103      	bne.n	8008b36 <_raise_r+0x42>
 8008b2e:	2316      	movs	r3, #22
 8008b30:	6003      	str	r3, [r0, #0]
 8008b32:	2001      	movs	r0, #1
 8008b34:	e7e7      	b.n	8008b06 <_raise_r+0x12>
 8008b36:	2400      	movs	r4, #0
 8008b38:	4628      	mov	r0, r5
 8008b3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b3e:	4798      	blx	r3
 8008b40:	2000      	movs	r0, #0
 8008b42:	e7e0      	b.n	8008b06 <_raise_r+0x12>

08008b44 <raise>:
 8008b44:	4b02      	ldr	r3, [pc, #8]	; (8008b50 <raise+0xc>)
 8008b46:	4601      	mov	r1, r0
 8008b48:	6818      	ldr	r0, [r3, #0]
 8008b4a:	f7ff bfd3 	b.w	8008af4 <_raise_r>
 8008b4e:	bf00      	nop
 8008b50:	2000000c 	.word	0x2000000c

08008b54 <_kill_r>:
 8008b54:	b538      	push	{r3, r4, r5, lr}
 8008b56:	2300      	movs	r3, #0
 8008b58:	4d06      	ldr	r5, [pc, #24]	; (8008b74 <_kill_r+0x20>)
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	4608      	mov	r0, r1
 8008b5e:	4611      	mov	r1, r2
 8008b60:	602b      	str	r3, [r5, #0]
 8008b62:	f7f8 fb58 	bl	8001216 <_kill>
 8008b66:	1c43      	adds	r3, r0, #1
 8008b68:	d102      	bne.n	8008b70 <_kill_r+0x1c>
 8008b6a:	682b      	ldr	r3, [r5, #0]
 8008b6c:	b103      	cbz	r3, 8008b70 <_kill_r+0x1c>
 8008b6e:	6023      	str	r3, [r4, #0]
 8008b70:	bd38      	pop	{r3, r4, r5, pc}
 8008b72:	bf00      	nop
 8008b74:	20000350 	.word	0x20000350

08008b78 <_getpid_r>:
 8008b78:	f7f8 bb46 	b.w	8001208 <_getpid>

08008b7c <__sread>:
 8008b7c:	b510      	push	{r4, lr}
 8008b7e:	460c      	mov	r4, r1
 8008b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b84:	f000 f894 	bl	8008cb0 <_read_r>
 8008b88:	2800      	cmp	r0, #0
 8008b8a:	bfab      	itete	ge
 8008b8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b8e:	89a3      	ldrhlt	r3, [r4, #12]
 8008b90:	181b      	addge	r3, r3, r0
 8008b92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b96:	bfac      	ite	ge
 8008b98:	6563      	strge	r3, [r4, #84]	; 0x54
 8008b9a:	81a3      	strhlt	r3, [r4, #12]
 8008b9c:	bd10      	pop	{r4, pc}

08008b9e <__swrite>:
 8008b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba2:	461f      	mov	r7, r3
 8008ba4:	898b      	ldrh	r3, [r1, #12]
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	05db      	lsls	r3, r3, #23
 8008baa:	460c      	mov	r4, r1
 8008bac:	4616      	mov	r6, r2
 8008bae:	d505      	bpl.n	8008bbc <__swrite+0x1e>
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb8:	f000 f868 	bl	8008c8c <_lseek_r>
 8008bbc:	89a3      	ldrh	r3, [r4, #12]
 8008bbe:	4632      	mov	r2, r6
 8008bc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bc4:	81a3      	strh	r3, [r4, #12]
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	463b      	mov	r3, r7
 8008bca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd2:	f000 b817 	b.w	8008c04 <_write_r>

08008bd6 <__sseek>:
 8008bd6:	b510      	push	{r4, lr}
 8008bd8:	460c      	mov	r4, r1
 8008bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bde:	f000 f855 	bl	8008c8c <_lseek_r>
 8008be2:	1c43      	adds	r3, r0, #1
 8008be4:	89a3      	ldrh	r3, [r4, #12]
 8008be6:	bf15      	itete	ne
 8008be8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008bea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008bee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008bf2:	81a3      	strheq	r3, [r4, #12]
 8008bf4:	bf18      	it	ne
 8008bf6:	81a3      	strhne	r3, [r4, #12]
 8008bf8:	bd10      	pop	{r4, pc}

08008bfa <__sclose>:
 8008bfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfe:	f000 b813 	b.w	8008c28 <_close_r>
	...

08008c04 <_write_r>:
 8008c04:	b538      	push	{r3, r4, r5, lr}
 8008c06:	4604      	mov	r4, r0
 8008c08:	4608      	mov	r0, r1
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	4d05      	ldr	r5, [pc, #20]	; (8008c24 <_write_r+0x20>)
 8008c10:	602a      	str	r2, [r5, #0]
 8008c12:	461a      	mov	r2, r3
 8008c14:	f7f8 fb36 	bl	8001284 <_write>
 8008c18:	1c43      	adds	r3, r0, #1
 8008c1a:	d102      	bne.n	8008c22 <_write_r+0x1e>
 8008c1c:	682b      	ldr	r3, [r5, #0]
 8008c1e:	b103      	cbz	r3, 8008c22 <_write_r+0x1e>
 8008c20:	6023      	str	r3, [r4, #0]
 8008c22:	bd38      	pop	{r3, r4, r5, pc}
 8008c24:	20000350 	.word	0x20000350

08008c28 <_close_r>:
 8008c28:	b538      	push	{r3, r4, r5, lr}
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	4d05      	ldr	r5, [pc, #20]	; (8008c44 <_close_r+0x1c>)
 8008c2e:	4604      	mov	r4, r0
 8008c30:	4608      	mov	r0, r1
 8008c32:	602b      	str	r3, [r5, #0]
 8008c34:	f7f8 fb42 	bl	80012bc <_close>
 8008c38:	1c43      	adds	r3, r0, #1
 8008c3a:	d102      	bne.n	8008c42 <_close_r+0x1a>
 8008c3c:	682b      	ldr	r3, [r5, #0]
 8008c3e:	b103      	cbz	r3, 8008c42 <_close_r+0x1a>
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	bd38      	pop	{r3, r4, r5, pc}
 8008c44:	20000350 	.word	0x20000350

08008c48 <_fstat_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	4d06      	ldr	r5, [pc, #24]	; (8008c68 <_fstat_r+0x20>)
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	f7f8 fb3c 	bl	80012d2 <_fstat>
 8008c5a:	1c43      	adds	r3, r0, #1
 8008c5c:	d102      	bne.n	8008c64 <_fstat_r+0x1c>
 8008c5e:	682b      	ldr	r3, [r5, #0]
 8008c60:	b103      	cbz	r3, 8008c64 <_fstat_r+0x1c>
 8008c62:	6023      	str	r3, [r4, #0]
 8008c64:	bd38      	pop	{r3, r4, r5, pc}
 8008c66:	bf00      	nop
 8008c68:	20000350 	.word	0x20000350

08008c6c <_isatty_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	2300      	movs	r3, #0
 8008c70:	4d05      	ldr	r5, [pc, #20]	; (8008c88 <_isatty_r+0x1c>)
 8008c72:	4604      	mov	r4, r0
 8008c74:	4608      	mov	r0, r1
 8008c76:	602b      	str	r3, [r5, #0]
 8008c78:	f7f8 fb3a 	bl	80012f0 <_isatty>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_isatty_r+0x1a>
 8008c80:	682b      	ldr	r3, [r5, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_isatty_r+0x1a>
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	20000350 	.word	0x20000350

08008c8c <_lseek_r>:
 8008c8c:	b538      	push	{r3, r4, r5, lr}
 8008c8e:	4604      	mov	r4, r0
 8008c90:	4608      	mov	r0, r1
 8008c92:	4611      	mov	r1, r2
 8008c94:	2200      	movs	r2, #0
 8008c96:	4d05      	ldr	r5, [pc, #20]	; (8008cac <_lseek_r+0x20>)
 8008c98:	602a      	str	r2, [r5, #0]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	f7f8 fb32 	bl	8001304 <_lseek>
 8008ca0:	1c43      	adds	r3, r0, #1
 8008ca2:	d102      	bne.n	8008caa <_lseek_r+0x1e>
 8008ca4:	682b      	ldr	r3, [r5, #0]
 8008ca6:	b103      	cbz	r3, 8008caa <_lseek_r+0x1e>
 8008ca8:	6023      	str	r3, [r4, #0]
 8008caa:	bd38      	pop	{r3, r4, r5, pc}
 8008cac:	20000350 	.word	0x20000350

08008cb0 <_read_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	4608      	mov	r0, r1
 8008cb6:	4611      	mov	r1, r2
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4d05      	ldr	r5, [pc, #20]	; (8008cd0 <_read_r+0x20>)
 8008cbc:	602a      	str	r2, [r5, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	f7f8 fac3 	bl	800124a <_read>
 8008cc4:	1c43      	adds	r3, r0, #1
 8008cc6:	d102      	bne.n	8008cce <_read_r+0x1e>
 8008cc8:	682b      	ldr	r3, [r5, #0]
 8008cca:	b103      	cbz	r3, 8008cce <_read_r+0x1e>
 8008ccc:	6023      	str	r3, [r4, #0]
 8008cce:	bd38      	pop	{r3, r4, r5, pc}
 8008cd0:	20000350 	.word	0x20000350

08008cd4 <_init>:
 8008cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cd6:	bf00      	nop
 8008cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cda:	bc08      	pop	{r3}
 8008cdc:	469e      	mov	lr, r3
 8008cde:	4770      	bx	lr

08008ce0 <_fini>:
 8008ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ce2:	bf00      	nop
 8008ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ce6:	bc08      	pop	{r3}
 8008ce8:	469e      	mov	lr, r3
 8008cea:	4770      	bx	lr
