HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/51||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/53||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/55||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/57||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/59||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/61||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/65||teste_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb_MSS\teste_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||teste.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/127||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/128||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/129||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/130||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/131||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/132||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/133||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/134||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/135||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/136||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/137||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/138||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/139||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/140||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/141||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||teste.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/142||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||teste.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/143||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||teste.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/144||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||teste.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/145||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||teste.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/146||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/147||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/148||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/149||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/150||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/151||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/152||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||teste.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/153||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||teste.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/154||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||teste.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/155||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||teste.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/156||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||teste.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/157||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/167||teste_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/168||teste_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/169||teste_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/170||teste_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||teste.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/198||teste_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/205||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/206||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/207||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/208||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||teste.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/209||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||teste.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/216||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||teste.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/223||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||teste.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/230||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||teste.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/237||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||teste.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/247||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||teste.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/248||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||teste.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/249||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||teste.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/250||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||teste.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/251||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||teste.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/252||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||teste.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/253||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||teste.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/254||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||teste.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/255||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||teste.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/256||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||teste.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/257||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||teste.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/258||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||teste.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/259||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||teste.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/260||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||teste.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/261||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||teste.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/262||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||teste.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/263||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||teste.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/264||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||teste.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/265||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||teste.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/266||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||teste.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/267||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||teste.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/268||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||teste.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/269||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||teste.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/270||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||teste.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/271||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||teste.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/272||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||teste.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/273||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||teste.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/274||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||teste.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/275||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||teste.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/276||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||teste.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/277||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||teste.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/278||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||teste.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/279||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance teste_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/419||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/426||teste_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/427||teste_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/428||teste_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/429||teste_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/430||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/431||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/432||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/433||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||teste.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/434||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||teste.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/435||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/442||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/443||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/444||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/445||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/446||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/447||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/448||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/449||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/450||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/451||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/452||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/453||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/454||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/455||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/456||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/457||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/458||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/459||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/460||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/461||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/462||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/463||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/464||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/465||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist teste ||teste.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/466||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock teste_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including teste_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||teste.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/496||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||teste.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/497||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||teste.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/499||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/571||teste_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/572||teste_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/573||teste_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/574||teste_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/575||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/576||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/577||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/578||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/594||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[6] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/595||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN114||@W:Removing instance teste_sb_0.SYSRESET_POR (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/616||teste_sb.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\teste_sb.v'/linenumber/263
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/617||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/619||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/621||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/623||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/624||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/625||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/626||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/628||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/630||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/632||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/634||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/636||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/637||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/638||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/639||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/640||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/641||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/642||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/643||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/644||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/645||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/646||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/647||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/648||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/649||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/650||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/652||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/654||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/655||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/656||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/657||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/658||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/659||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/660||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/661||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/662||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[5] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/663||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[4] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/664||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[3] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/665||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[2] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/666||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[1] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/667||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[0] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/668||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.mss_ready_state (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/669||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.mss_ready_select (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/670||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||teste.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/707||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||teste.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/708||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock teste_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net teste_sb_0.CCC_0.GL0_net.||teste.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/719||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net teste_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||teste.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/720||null;null
Implementation;Place and Route;RootName:teste
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||teste_layout_log.log;liberoaction://open_report/file/teste_layout_log.log||(null);(null)
