// Seed: 3369768303
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2
    , id_11,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    output wand id_8,
    output tri0 id_9
);
  assign id_9 = id_4;
  tri0 id_12 = 'd0 << id_2;
  integer id_13;
  wire id_14;
  always @(1 or negedge id_11 + id_4) id_12 = id_2;
  wire id_15;
  assign id_0 = 1;
  assign id_3 = 1;
  wire id_16;
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1
);
  wire id_3;
  module_0(
      id_0, id_1, id_1, id_0, id_1, id_1, id_0, id_1, id_0, id_0
  );
endmodule
