/*
 * Copyright 2017 Technologic Systems
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This file is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License
 *     version 2 as published by the Free Software Foundation.
 *
 *     This file is distributed in the hope that it will be useful
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

#include "imx6qdl-ts4900.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	aliases {
		ethernet0 = &fec;
		ethernet1 = &usbeth;
		mxcfb0 = &mxcfb0;
	};

	backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 5000000>;
		brightness-levels = <0 128 140 160 180 200 220 240 255>;
		default-brightness-level = <8>;
	};

	leds {
		compatible = "gpio-leds";

		/* These are intended as userspace controlled IO.  In this
		 * kernel version LEDs are the best interface I can find to 
		 * allow both userspace control and a default value.
		 */
		en-usb-5v {
			label = "en-usb-5v";
			gpios = <&gpio4 22 0>;
			default-state = "on";
		};

		en-speaker {
			label = "en-speaker";
			gpios = <&gpio5 15 0>;
			default-state = "on";
		};
	};

	mxcfb0: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";

		reg_lcd3p3v: lcd3p3v {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_lcd3p3v>;
			regulator-name = "LCD3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 19 0>;
			regulator-boot-on;
			startup-delay-us = <60000>;
		};
	};

	sound {
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		compatible = "fsl,imx-audio-sgtl5000";
		model = "On-board Codec";
		mux-ext-port = <3>;
		mux-int-port = <1>;
		ssi-controller = <&ssi1>;
	};

	usbeth: smsc95xx {
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	status = "okay";
};

&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio6 2 0>, <&gpio5 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

	touch: tsc2046@1 {
		compatible = "ti,tsc2046";
		reg = <1>;
		interrupt-parent = <&gpio4>;
		interrupts = <25 IRQ_TYPE_EDGE_FALLING>;
		vcc-supply = <&reg_3p3v>;
		spi-max-frequency = <2000000>;
		pendown-gpio = <&gpio4 25 0>;
		ti,penirq-recheck-delay-usecs = /bits/ 16 <5000>;
		ti,vref-mv = <3300>;
		ti,swap-xy;
		ti,keep-vref-on;
		ti,settle-delay-usec = /bits/ 16 <5000>;
		ti,vref-delay-usecs = /bits/ 16 <0>;
		ti,x-plate-ohms = /bits/ 16 <715>;
		ti,y-plate-ohms = /bits/ 16 <325>;
		ti,debounce-rep = /bits/ 16 <3>;
		ti,debounce-tol = /bits/ 16 <65535>;
		ti,debounce-max = /bits/ 16 <0>;
		ti,pressure-max = /bits/ 16 <15000>;
		ti,pendown-gpio-debounce = <100000>;
		linux,wakeup;
	};
};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;

	sgtl5000: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sgtl5000>;
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
	};

	mma8451@1c {
		compatible = "fsl,mma8451";
		reg = <0x1c>;
		position = <0>;
		vdd-supply = <&reg_3p3v>;
		vddio-supply = <&reg_3p3v>;
		interrupt-parent = <&gpio5>;
		interrupts = <17 8>;
		interrupt-route = <1>;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;
		crtc = "ipu1-di0";

		display-timings {
			native-mode = <&timing0>;
			timing0: hantronix-svga1 {
				clock-frequency = <40000000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <46>;
				hfront-porch = <210>;
				vback-porch = <23>;
				vfront-porch = <12>;
				hsync-len = <20>;
				vsync-len = <10>;
				de-active = <1>;
				hsync-active = <1>;
				vsync-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_misc>;

	imx6-ts4900 {
		pinctrl_ecspi2_touch: ecspi2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK      0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI      0x100b1
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO     0x100b1
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29      0x100b1   // Offboard CS0#
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02      0x100b1   // FPGA CS1#
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21      0x1b088 // FPGA_RESET#
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20    0x1b088 // FPGA_DONE
				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M 0x10    // FPGA 24MHZ
				MX6QDL_PAD_GPIO_4__GPIO1_IO04          0x1b088 // FPGA_IRQ
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25      0x1b088 // TOUCH_WAKE#
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b088
			>;
		};

		pinctrl_lcd3p3v: lcdreggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_A19__GPIO2_IO19         0x1b088 // EN_LCD_3.3V
			>;
		};

		pinctrl_sgtl5000: sgtl5000grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0    // Audio CLK
			>;
		};

		pinctrl_eim: eim {
			fsl,pins = <
				MX6QDL_PAD_EIM_DA0__EIM_AD00           0x1b088 // MUX_AD_00
				MX6QDL_PAD_EIM_DA1__EIM_AD01           0x1b088 // MUX_AD_01
				MX6QDL_PAD_EIM_DA2__EIM_AD02           0x1b088 // MUX_AD_02
				MX6QDL_PAD_EIM_DA3__EIM_AD03           0x1b088 // MUX_AD_03
				MX6QDL_PAD_EIM_DA4__EIM_AD04           0x1b088 // MUX_AD_04
				MX6QDL_PAD_EIM_DA5__EIM_AD05           0x1b088 // MUX_AD_05
				MX6QDL_PAD_EIM_DA6__EIM_AD06           0x1b088 // MUX_AD_06
				MX6QDL_PAD_EIM_DA7__EIM_AD07           0x1b088 // MUX_AD_07
				MX6QDL_PAD_EIM_DA8__EIM_AD08           0x1b088 // MUX_AD_08
				MX6QDL_PAD_EIM_DA9__EIM_AD09           0x1b088 // MUX_AD_09
				MX6QDL_PAD_EIM_DA10__EIM_AD10          0x1b088 // MUX_AD_10
				MX6QDL_PAD_EIM_DA11__EIM_AD11          0x1b088 // MUX_AD_11
				MX6QDL_PAD_EIM_DA12__EIM_AD12          0x1b088 // MUX_AD_12
				MX6QDL_PAD_EIM_DA13__EIM_AD13          0x1b088 // MUX_AD_13
				MX6QDL_PAD_EIM_DA14__EIM_AD14          0x1b088 // MUX_AD_14
				MX6QDL_PAD_EIM_DA15__EIM_AD15          0x1b088 // MUX_AD_15
				MX6QDL_PAD_EIM_A16__EIM_ADDR16         0x1b088 // MX6_A16
				MX6QDL_PAD_EIM_LBA__EIM_LBA_B          0x1b088 // BUS_ALE#
				MX6QDL_PAD_EIM_RW__EIM_RW              0x1b088 // BUS_DIR
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B          0x1b088 // BUS_CS#
				MX6QDL_PAD_EIM_WAIT__EIM_DTACK_B       0x1b088 // BUS_WAIT#
				MX6QDL_PAD_EIM_D31__GPIO3_IO31         0x1b088 // D31/GPIO
				MX6QDL_PAD_EIM_EB1__EIM_EB1_B          0x1b088 // BUS_BHE#
			>;
		};

		pinctrl_misc: misc {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22      0x1b088 // EN_USB_5V
				MX6QDL_PAD_EIM_A17__GPIO2_IO21         0x1b088 // OFF_BD_RESET#

				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29      0x1b088 // R130 (Opt res)
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30      0x1b088 // DIO_7
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31     0x1b088 // DIO_8
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05     0x1b088 // DIO_9
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06     0x1b088 // DIO_10
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07     0x1b088 // DIO_11
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08     0x1b088 // DIO_12
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09     0x1b088 // IRQ9
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10     0x1b088 // PUSH_SW_2#
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11     0x1b088 // GPS_PPS
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12     0x1b088 // i.MX6_CS2#
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13     0x1b088 // USER_JMP_1#
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14     0x1b088 // SPARE_2
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16    0x1b088 // PUSH_SW_1#
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18        0x1b088 // PCIE_SEL#
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19        0x1b088 // R131 (OPT RES)
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17       0x1b088 // R132 (OPT RES)
				MX6QDL_PAD_EIM_OE__GPIO2_IO25          0x1b088 // BD_ID_DATA
				MX6QDL_PAD_EIM_A20__GPIO2_IO18         0x1b088 // XBEE_CTS#
				MX6QDL_PAD_EIM_A22__GPIO2_IO16         0x1b088 // IRQ7
				MX6QDL_PAD_EIM_A23__GPIO6_IO06         0x1b088 // IRQ6
				MX6QDL_PAD_EIM_A24__GPIO5_IO04         0x1b088 // IRQ5
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22      0x1b088 // EN_USB_5V
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23      0x1b088 // SPARE_1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24      0x1b088 // EN_GPS_3.3V#
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27      0x1b088 // SPI_CS2#
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28      0x1b088 // PWR_FAIL#
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15     0x1b088 // EN_SPKR
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16     0x1b088 // CAN_EN#
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17     0x1b088 // ACCEL_INT
			>;
		};
	};
};

&pcie {
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&weim {
	status = "okay";
	#address-cells = <2>;
	#size-cells = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eim>;

	pc104@0,0 {
		reg = <0 0 0x02000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		//   EIM_CS0GCR1, EIM_CS0GCR2, EIM_CS0RCR1,
		// EIM_CS0RCR2, EIM_CS0WCR1, EIM_CS0WCR2
		fsl,weim-cs-timing = <0x00710089 0x000011F2 0x1C022000
							  0x00000000 0x1C092480 0x00000000>;
	};
};
