# Loading project tb_flowCtrl
# Compile of flowController.vhd was successful.
# Compile of progMem.vhd was successful.
# Compile of wolfcore.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of data_cache.vhd was successful.
# Compile of mainArch.vhd was successful.
# Compile of tb_complete.v was successful.
# Compile of outputDataMux.vhd was successful.
# Compile of uart.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim work.DE0_NANO_SOC_Default
# vsim work.DE0_NANO_SOC_Default 
# Start time: 17:10:29 on Mar 20,2017
# Loading work.DE0_NANO_SOC_Default
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mainarch
# Loading work.wolfcore(default)
# Loading work.alu(default)
# Loading work.flowcontroller(default)
# Loading work.progmem(default)
# Loading work.mmu(default)
# Loading altera_mf.altera_mf_components
# Loading work.data_cache(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.uart(default)
# Loading work.outputdatamux(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/tb_complete.v(75): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
do /home/mathias/Projects/WolfCoreOne/logic/tb/wave_uart.do
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# ** Fatal: (vsim-3734) Index value 13 is out of range 12 downto 0.
#    Time: 69 ns  Iteration: 1  Process: /DE0_NANO_SOC_Default/CPU/line__111 File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd
# Fatal error in Process line__111 at /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd line 214
# 
# HDL call sequence:
# Stopped at /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd 214 Process line__111
# 
# Compile of flowController.vhd was successful.
# Compile of progMem.vhd was successful.
# Compile of wolfcore.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of data_cache.vhd was successful.
# Compile of mainArch.vhd was successful.
# Compile of tb_complete.v was successful.
# Compile of outputDataMux.vhd was successful.
# Compile of uart.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.DE0_NANO_SOC_Default
# Loading work.mainarch
# Loading work.wolfcore(default)
# Loading work.alu(default)
# Loading work.flowcontroller(default)
# Loading work.progmem(default)
# Loading work.mmu(default)
# Loading work.data_cache(syn)
# Loading work.uart(default)
# Loading work.outputdatamux(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/tb_complete.v(75): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# ** Fatal: (vsim-3734) Index value 13 is out of range 12 downto 0.
#    Time: 69 ns  Iteration: 1  Process: /DE0_NANO_SOC_Default/CPU/line__111 File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd
# Fatal error in Process line__111 at /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd line 220
# 
# HDL call sequence:
# Stopped at /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd 220 Process line__111
# 
# Compile of flowController.vhd was successful.
# Compile of progMem.vhd was successful.
# Compile of wolfcore.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of data_cache.vhd was successful.
# Compile of mainArch.vhd was successful.
# Compile of tb_complete.v was successful.
# Compile of outputDataMux.vhd was successful.
# Compile of uart.vhd was successful.
# 10 compiles, 0 failed with no errors.
# Compile of flowController.vhd was successful.
# Compile of progMem.vhd was successful.
# Compile of wolfcore.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of data_cache.vhd was successful.
# Compile of mainArch.vhd was successful.
# Compile of tb_complete.v was successful.
# Compile of outputDataMux.vhd was successful.
# Compile of uart.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.DE0_NANO_SOC_Default
# Loading work.mainarch
# Loading work.wolfcore(default)
# Loading work.alu(default)
# Loading work.flowcontroller(default)
# Loading work.progmem(default)
# Loading work.mmu(default)
# Loading work.data_cache(syn)
# Loading work.uart(default)
# Loading work.outputdatamux(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/tb_complete.v(75): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# Compile of flowController.vhd was successful.
# Compile of progMem.vhd was successful.
# Compile of wolfcore.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of data_cache.vhd was successful.
# Compile of mainArch.vhd was successful.
# Compile of tb_complete.v was successful.
# Compile of outputDataMux.vhd was successful.
# Compile of uart.vhd was successful.
# 10 compiles, 0 failed with no errors.
# Compile of flowController.vhd was successful.
# Compile of progMem.vhd was successful.
# Compile of wolfcore.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of data_cache.vhd was successful.
# Compile of mainArch.vhd was successful.
# Compile of tb_complete.v was successful.
# Compile of outputDataMux.vhd was successful.
# Compile of uart.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.DE0_NANO_SOC_Default
# Loading work.mainarch
# Loading work.wolfcore(default)
# Loading work.alu(default)
# Loading work.flowcontroller(default)
# Loading work.progmem(default)
# Loading work.mmu(default)
# Loading work.data_cache(syn)
# Loading work.uart(default)
# Loading work.outputdatamux(default)
# ** Warning: (vsim-8822) /home/mathias/Projects/WolfCoreOne/logic/tb/tb_complete.v(75): [TFMPC] - Missing Verilog connection for formal VHDL port 'uartStatus'.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/testUART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
run
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_SOC_Default/dataMux
