// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module local_sin_addFloat64Sigs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        zSign,
        float_exception_flags_i,
        float_exception_flags_o,
        float_exception_flags_o_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a;
input  [63:0] b;
input  [0:0] zSign;
input  [31:0] float_exception_flags_i;
output  [31:0] float_exception_flags_o;
output   float_exception_flags_o_ap_vld;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] float_exception_flags_o;
reg float_exception_flags_o_ap_vld;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [51:0] empty_34_fu_467_p1;
reg   [51:0] empty_34_reg_1518;
wire   [10:0] aExp_fu_471_p4;
reg   [10:0] aExp_reg_1523;
wire   [11:0] zext_ln288_fu_481_p1;
reg   [11:0] zext_ln288_reg_1530;
wire   [10:0] bExp_fu_485_p4;
reg   [10:0] bExp_reg_1535;
wire   [63:0] zext_ln289_fu_517_p1;
reg   [63:0] zext_ln289_reg_1542;
wire   [63:0] zext_ln289_2_fu_533_p1;
reg   [63:0] zext_ln289_2_reg_1549;
wire   [0:0] icmp_ln299_fu_541_p2;
reg   [0:0] icmp_ln299_reg_1557;
reg   [31:0] float_exception_flags_load_reg_1561;
wire   [0:0] tmp_47_fu_551_p3;
reg   [0:0] tmp_47_reg_1567;
reg   [52:0] zSig_assign_reg_1571;
wire   [0:0] grp_fu_410_p2;
reg   [0:0] icmp_ln100_38_reg_1579;
wire   [0:0] grp_fu_415_p2;
reg   [0:0] icmp_ln100_40_reg_1584;
wire   [0:0] icmp_ln316_fu_587_p2;
reg   [0:0] icmp_ln316_reg_1589;
wire   [61:0] select_ln322_fu_615_p3;
reg   [61:0] select_ln322_reg_1593;
wire   [11:0] expDiff_8_fu_623_p3;
reg   [11:0] expDiff_8_reg_1599;
wire   [5:0] trunc_ln290_2_fu_631_p1;
reg   [5:0] trunc_ln290_2_reg_1605;
reg   [0:0] icmp_ln100_34_reg_1613;
reg   [0:0] icmp_ln100_36_reg_1618;
wire   [0:0] icmp_ln301_fu_641_p2;
reg   [0:0] icmp_ln301_reg_1623;
wire   [61:0] select_ln307_fu_669_p3;
reg   [61:0] select_ln307_reg_1627;
wire   [10:0] expDiff_6_fu_677_p3;
reg   [10:0] expDiff_6_reg_1633;
wire   [5:0] trunc_ln290_1_fu_685_p1;
reg   [5:0] trunc_ln290_1_reg_1640;
reg   [0:0] icmp_ln100_30_reg_1648;
reg   [0:0] icmp_ln100_32_reg_1653;
wire   [63:0] or_ln_fu_698_p4;
wire    ap_CS_fsm_state5;
wire   [63:0] grp_fu_443_p2;
wire    ap_CS_fsm_state9;
wire   [31:0] grp_fu_448_p2;
wire   [0:0] or_ln121_7_fu_756_p2;
wire   [63:0] select_ln123_18_fu_770_p3;
wire   [63:0] zSig_fu_791_p2;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln322_fu_796_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln77_3_fu_830_p1;
wire   [63:0] z_19_fu_879_p3;
wire    ap_CS_fsm_state15;
wire   [0:0] or_ln121_6_fu_936_p2;
wire   [63:0] select_ln123_16_fu_950_p3;
wire   [63:0] or_ln146_fu_965_p2;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln307_fu_971_p1;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln67_fu_974_p2;
reg   [0:0] icmp_ln67_reg_1749;
wire   [0:0] icmp_ln71_fu_988_p2;
reg   [0:0] icmp_ln71_reg_1753;
wire   [63:0] zext_ln77_fu_999_p1;
wire   [0:0] icmp_ln73_fu_1027_p2;
reg   [0:0] icmp_ln73_reg_1762;
wire   [0:0] trunc_ln73_fu_1033_p1;
reg   [0:0] trunc_ln73_reg_1767;
reg   [62:0] tmp_reg_1772;
wire   [11:0] zExp_7_fu_1095_p3;
wire    ap_CS_fsm_state18;
wire   [63:0] zSig_8_fu_1103_p3;
wire   [9:0] roundBits_fu_1115_p1;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln204_fu_1119_p2;
reg   [0:0] icmp_ln204_reg_1793;
wire   [0:0] icmp_ln206_fu_1125_p2;
reg   [0:0] icmp_ln206_reg_1797;
wire   [0:0] and_ln207_fu_1151_p2;
reg   [0:0] and_ln207_reg_1801;
wire   [0:0] tmp_52_fu_1157_p3;
reg   [0:0] tmp_52_reg_1805;
wire   [63:0] z_22_fu_1233_p3;
wire   [63:0] zext_ln77_4_fu_1247_p1;
wire   [0:0] xor_ln220_fu_1267_p2;
wire    ap_CS_fsm_state20;
wire   [31:0] select_ln220_fu_1273_p3;
wire   [0:0] icmp_ln224_fu_1280_p2;
reg   [0:0] icmp_ln224_reg_1832;
wire   [53:0] and_ln227_fu_1322_p2;
reg   [53:0] and_ln227_reg_1838;
wire   [31:0] or_ln69_10_fu_1404_p2;
wire    ap_CS_fsm_state22;
wire   [63:0] or_ln146_6_fu_1416_p2;
wire    ap_CS_fsm_state26;
wire   [0:0] or_ln121_fu_1471_p2;
wire   [63:0] select_ln123_14_fu_1485_p3;
reg   [63:0] ap_phi_mux_bSig_11_phi_fu_169_p12;
reg   [63:0] bSig_11_reg_166;
wire   [0:0] icmp_ln67_3_fu_804_p2;
wire   [0:0] icmp_ln71_3_fu_819_p2;
wire   [63:0] z_fu_1051_p3;
reg   [63:0] ap_phi_mux_aSig_12_phi_fu_186_p12;
reg   [63:0] aSig_12_reg_183;
reg   [10:0] ap_phi_mux_zExp_4_phi_fu_203_p12;
reg   [10:0] zExp_4_reg_200;
reg   [11:0] zExp_reg_217;
reg   [63:0] zSig_9_reg_227;
reg   [63:0] z_23_reg_237;
wire   [0:0] icmp_ln71_4_fu_1181_p2;
reg   [63:0] ap_phi_mux_empty_35_phi_fu_249_p6;
reg   [63:0] empty_35_reg_246;
wire   [9:0] roundBits_7_fu_1251_p1;
reg   [9:0] ap_phi_mux_roundBits_8_phi_fu_263_p6;
reg   [9:0] roundBits_8_reg_260;
reg   [0:0] float_exception_flags_flag_4_reg_271;
reg   [31:0] float_exception_flags_loc_1_reg_285;
reg   [11:0] zExp_assign_8_reg_296;
reg   [0:0] ap_phi_mux_float_exception_flags_flag_6_phi_fu_316_p24;
reg   [0:0] float_exception_flags_flag_6_reg_311;
wire   [0:0] icmp_ln335_fu_581_p2;
wire   [0:0] and_ln100_22_fu_751_p2;
wire   [0:0] icmp_ln303_fu_689_p2;
wire   [0:0] and_ln100_18_fu_1466_p2;
wire   [0:0] or_ln224_fu_1328_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] and_ln100_20_fu_931_p2;
reg   [31:0] ap_phi_mux_float_exception_flags_new_6_phi_fu_351_p24;
reg   [31:0] float_exception_flags_new_6_reg_347;
wire   [31:0] or_ln224_4_fu_1353_p3;
reg   [63:0] ap_phi_mux_retval_0_phi_fu_384_p24;
reg   [63:0] retval_0_reg_381;
wire   [63:0] add_ln146_fu_1391_p2;
wire   [50:0] empty_32_fu_458_p1;
wire   [0:0] icmp_ln318_fu_635_p2;
wire   [50:0] empty_fu_453_p1;
reg   [31:0] grp_fu_448_p0;
wire   [11:0] zext_ln288_1_fu_495_p1;
wire   [11:0] expDiff_fu_499_p2;
wire   [60:0] aSig_fu_509_p3;
wire   [51:0] empty_33_fu_463_p1;
wire   [60:0] bSig_fu_525_p3;
wire   [61:0] zext_ln289_3_fu_537_p1;
wire   [61:0] zext_ln289_1_fu_521_p1;
wire   [61:0] add_ln340_fu_559_p2;
wire   [60:0] or_ln335_fu_575_p2;
wire   [0:0] icmp_ln322_fu_593_p2;
wire   [61:0] aSig_11_fu_605_p4;
wire   [11:0] expDiff_7_fu_599_p2;
wire   [10:0] trunc_ln290_fu_505_p1;
wire   [0:0] icmp_ln307_fu_647_p2;
wire   [61:0] bSig_10_fu_659_p4;
wire   [10:0] expDiff_5_fu_653_p2;
wire   [61:0] zext_ln340_fu_695_p1;
wire   [11:0] grp_fu_420_p4;
wire   [62:0] and_ln100_9_fu_707_p3;
wire   [0:0] icmp_ln100_37_fu_715_p2;
wire   [63:0] shl_ln87_7_fu_726_p2;
wire   [11:0] grp_fu_429_p4;
wire   [62:0] and_ln100_1_fu_737_p3;
wire   [0:0] icmp_ln100_39_fu_745_p2;
wire   [0:0] and_ln100_21_fu_721_p2;
wire   [0:0] icmp_ln87_7_fu_731_p2;
wire   [63:0] grp_fu_438_p2;
wire   [63:0] select_ln123_17_fu_762_p3;
wire   [62:0] zext_ln341_cast_fu_778_p4;
wire   [63:0] zext_ln341_fu_787_p1;
wire   [11:0] sub_ln328_fu_799_p2;
wire   [5:0] tmp_49_fu_809_p4;
wire   [0:0] z_20_fu_825_p2;
wire   [63:0] zext_ln73_9_fu_834_p1;
wire   [63:0] zext_ln73_10_fu_844_p1;
wire   [63:0] shl_ln73_3_fu_847_p2;
wire   [63:0] lshr_ln73_3_fu_838_p2;
wire   [0:0] trunc_ln73_3_fu_859_p1;
wire   [0:0] icmp_ln73_3_fu_853_p2;
wire   [62:0] tmp_s_fu_869_p4;
wire   [0:0] or_ln73_3_fu_863_p2;
wire   [62:0] and_ln100_7_fu_887_p3;
wire   [0:0] icmp_ln100_33_fu_895_p2;
wire   [63:0] shl_ln87_6_fu_906_p2;
wire   [62:0] and_ln100_8_fu_917_p3;
wire   [0:0] icmp_ln100_35_fu_925_p2;
wire   [0:0] and_ln100_19_fu_901_p2;
wire   [0:0] icmp_ln87_6_fu_911_p2;
wire   [63:0] select_ln123_15_fu_942_p3;
wire   [63:0] shl_ln_fu_958_p3;
wire   [4:0] tmp_48_fu_979_p4;
wire   [0:0] z_18_fu_994_p2;
wire   [63:0] zext_ln73_fu_1003_p1;
wire   [5:0] sub_ln73_fu_1012_p2;
wire   [63:0] zext_ln73_8_fu_1017_p1;
wire   [63:0] shl_ln73_fu_1021_p2;
wire   [63:0] lshr_ln73_fu_1006_p2;
wire   [0:0] or_ln73_fu_1047_p2;
wire   [63:0] aSig_13_fu_1063_p2;
wire   [63:0] zSig_7_fu_1069_p2;
wire   [11:0] zext_ln289_4_fu_1059_p1;
wire   [0:0] tmp_50_fu_1087_p3;
wire   [11:0] zExp_6_fu_1081_p2;
wire   [63:0] zSig_6_fu_1075_p2;
wire   [63:0] add_ln207_fu_1137_p2;
wire   [0:0] icmp_ln207_fu_1131_p2;
wire   [0:0] tmp_51_fu_1143_p3;
wire   [11:0] sub_ln217_fu_1165_p2;
wire   [1:0] tmp_53_fu_1171_p4;
wire   [63:0] zext_ln73_11_fu_1187_p1;
wire   [5:0] trunc_ln289_fu_1111_p1;
wire   [63:0] zext_ln73_12_fu_1197_p1;
wire   [63:0] shl_ln73_4_fu_1201_p2;
wire   [63:0] lshr_ln73_4_fu_1191_p2;
wire   [0:0] trunc_ln73_4_fu_1213_p1;
wire   [0:0] icmp_ln73_4_fu_1207_p2;
wire   [62:0] tmp_1_fu_1223_p4;
wire   [0:0] or_ln73_4_fu_1217_p2;
wire   [0:0] z_21_fu_1241_p2;
wire   [0:0] icmp_ln220_fu_1256_p2;
wire   [31:0] or_ln69_11_fu_1262_p2;
wire   [63:0] add_ln226_fu_1286_p2;
wire   [0:0] icmp_ln227_fu_1302_p2;
wire   [1:0] zext_ln227_fu_1308_p1;
wire   [1:0] xor_ln227_fu_1312_p2;
wire   [53:0] trunc_ln_fu_1292_p4;
wire  signed [53:0] sext_ln227_fu_1318_p1;
wire   [0:0] trunc_ln224_fu_1334_p1;
wire   [30:0] tmp_2_fu_1343_p4;
wire   [0:0] or_ln224_5_fu_1338_p2;
wire   [0:0] icmp_ln228_fu_1362_p2;
wire   [11:0] select_ln146_fu_1367_p3;
wire   [63:0] shl_ln146_3_fu_1375_p3;
wire   [63:0] or_ln146_s_fu_1383_p4;
wire   [63:0] shl_ln146_s_fu_1409_p3;
wire   [62:0] and_ln_fu_1422_p3;
wire   [0:0] icmp_ln100_fu_1430_p2;
wire   [63:0] shl_ln87_fu_1441_p2;
wire   [62:0] and_ln100_s_fu_1452_p3;
wire   [0:0] icmp_ln100_31_fu_1460_p2;
wire   [0:0] and_ln100_fu_1436_p2;
wire   [0:0] icmp_ln87_fu_1446_p2;
wire   [63:0] select_ln123_fu_1477_p3;
reg   [63:0] ap_return_preg;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_condition_1073;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 ap_return_preg = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_preg <= ap_phi_mux_retval_0_phi_fu_384_p24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln67_3_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        aSig_12_reg_183 <= zext_ln322_fu_796_p1;
    end else if ((((icmp_ln299_reg_1557 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln71_reg_1753 == 1'd1) & (icmp_ln67_reg_1749 == 1'd0)) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln67_fu_974_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln71_fu_988_p2 == 1'd0) & (icmp_ln67_fu_974_p2 == 1'd0)))) begin
        aSig_12_reg_183 <= zext_ln289_reg_1542;
    end else if (((icmp_ln71_3_fu_819_p2 == 1'd0) & (icmp_ln67_3_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        aSig_12_reg_183 <= zext_ln77_3_fu_830_p1;
    end else if (((icmp_ln71_3_fu_819_p2 == 1'd1) & (icmp_ln67_3_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        aSig_12_reg_183 <= z_19_fu_879_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln67_fu_974_p2 == 1'd1))) begin
        bSig_11_reg_166 <= zext_ln307_fu_971_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln71_fu_988_p2 == 1'd0) & (icmp_ln67_fu_974_p2 == 1'd0))) begin
        bSig_11_reg_166 <= zext_ln77_fu_999_p1;
    end else if (((icmp_ln299_reg_1557 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln71_reg_1753 == 1'd1) & (icmp_ln67_reg_1749 == 1'd0))) begin
        bSig_11_reg_166 <= z_fu_1051_p3;
    end else if ((((icmp_ln67_3_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln71_3_fu_819_p2 == 1'd0) & (icmp_ln67_3_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln71_3_fu_819_p2 == 1'd1) & (icmp_ln67_3_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        bSig_11_reg_166 <= zext_ln289_2_reg_1549;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln207_fu_1151_p2) & (tmp_52_fu_1157_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln206_fu_1125_p2 == 1'd0) & (icmp_ln204_fu_1119_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln204_fu_1119_p2 == 1'd0)))) begin
        empty_35_reg_246 <= zSig_9_reg_227;
    end else if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        empty_35_reg_246 <= z_23_reg_237;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln207_fu_1151_p2) & (tmp_52_fu_1157_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln206_fu_1125_p2 == 1'd0) & (icmp_ln204_fu_1119_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln204_fu_1119_p2 == 1'd0)))) begin
        float_exception_flags_flag_4_reg_271 <= 1'd0;
    end else if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        float_exception_flags_flag_4_reg_271 <= xor_ln220_fu_1267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln100_20_fu_931_p2) & (1'b1 == ap_CS_fsm_state15)) | ((1'd1 == and_ln100_20_fu_931_p2) & (1'b1 == ap_CS_fsm_state15)))) begin
        float_exception_flags_flag_6_reg_311 <= or_ln121_6_fu_936_p2;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (icmp_ln204_reg_1793 == 1'd0)) | ((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))))) begin
        float_exception_flags_flag_6_reg_311 <= or_ln224_fu_1328_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        float_exception_flags_flag_6_reg_311 <= 1'd1;
    end else if ((((1'd0 == and_ln100_18_fu_1466_p2) & (1'b1 == ap_CS_fsm_state26)) | ((1'd1 == and_ln100_18_fu_1466_p2) & (1'b1 == ap_CS_fsm_state26)))) begin
        float_exception_flags_flag_6_reg_311 <= or_ln121_fu_1471_p2;
    end else if ((((1'd0 == and_ln100_22_fu_751_p2) & (1'b1 == ap_CS_fsm_state9)) | ((1'd1 == and_ln100_22_fu_751_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        float_exception_flags_flag_6_reg_311 <= or_ln121_7_fu_756_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln301_fu_641_p2 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd1) & (icmp_ln303_fu_689_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_47_fu_551_p3 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd0) & (icmp_ln335_fu_581_p2 == 1'd1) & (11'd2047 == aExp_fu_471_p4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        float_exception_flags_flag_6_reg_311 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln207_fu_1151_p2) & (tmp_52_fu_1157_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln206_fu_1125_p2 == 1'd0) & (icmp_ln204_fu_1119_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln204_fu_1119_p2 == 1'd0)))) begin
        float_exception_flags_loc_1_reg_285 <= float_exception_flags_i;
    end else if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        float_exception_flags_loc_1_reg_285 <= select_ln220_fu_1273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (icmp_ln204_reg_1793 == 1'd0)) | ((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))))) begin
        float_exception_flags_new_6_reg_347 <= or_ln224_4_fu_1353_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        float_exception_flags_new_6_reg_347 <= or_ln69_10_fu_1404_p2;
    end else if ((((1'd0 == and_ln100_20_fu_931_p2) & (1'b1 == ap_CS_fsm_state15)) | ((1'd1 == and_ln100_20_fu_931_p2) & (1'b1 == ap_CS_fsm_state15)) | ((1'd0 == and_ln100_18_fu_1466_p2) & (1'b1 == ap_CS_fsm_state26)) | ((1'd1 == and_ln100_18_fu_1466_p2) & (1'b1 == ap_CS_fsm_state26)) | ((1'd0 == and_ln100_22_fu_751_p2) & (1'b1 == ap_CS_fsm_state9)) | ((1'd1 == and_ln100_22_fu_751_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        float_exception_flags_new_6_reg_347 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln100_20_fu_931_p2) & (1'b1 == ap_CS_fsm_state15))) begin
        retval_0_reg_381 <= select_ln123_16_fu_950_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        retval_0_reg_381 <= or_ln146_fu_965_p2;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (icmp_ln204_reg_1793 == 1'd0)) | ((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))))) begin
        retval_0_reg_381 <= add_ln146_fu_1391_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        retval_0_reg_381 <= or_ln146_6_fu_1416_p2;
    end else if (((1'd0 == and_ln100_18_fu_1466_p2) & (1'b1 == ap_CS_fsm_state26))) begin
        retval_0_reg_381 <= select_ln123_14_fu_1485_p3;
    end else if (((1'd0 == and_ln100_22_fu_751_p2) & (1'b1 == ap_CS_fsm_state9))) begin
        retval_0_reg_381 <= select_ln123_18_fu_770_p3;
    end else if ((((1'd1 == and_ln100_20_fu_931_p2) & (1'b1 == ap_CS_fsm_state15)) | ((1'd1 == and_ln100_18_fu_1466_p2) & (1'b1 == ap_CS_fsm_state26)) | ((1'd1 == and_ln100_22_fu_751_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        retval_0_reg_381 <= grp_fu_443_p2;
    end else if ((((icmp_ln301_fu_641_p2 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd1) & (icmp_ln303_fu_689_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_47_fu_551_p3 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd0) & (icmp_ln335_fu_581_p2 == 1'd1) & (11'd2047 == aExp_fu_471_p4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        retval_0_reg_381 <= a;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        retval_0_reg_381 <= or_ln_fu_698_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln207_fu_1151_p2) & (tmp_52_fu_1157_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln206_fu_1125_p2 == 1'd0) & (icmp_ln204_fu_1119_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln204_fu_1119_p2 == 1'd0)))) begin
        roundBits_8_reg_260 <= roundBits_fu_1115_p1;
    end else if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        roundBits_8_reg_260 <= roundBits_7_fu_1251_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln299_reg_1557 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln71_reg_1753 == 1'd1) & (icmp_ln67_reg_1749 == 1'd0)) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln67_fu_974_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln71_fu_988_p2 == 1'd0) & (icmp_ln67_fu_974_p2 == 1'd0)))) begin
        zExp_4_reg_200 <= aExp_reg_1523;
    end else if ((((icmp_ln67_3_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln71_3_fu_819_p2 == 1'd0) & (icmp_ln67_3_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln71_3_fu_819_p2 == 1'd1) & (icmp_ln67_3_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        zExp_4_reg_200 <= bExp_reg_1535;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln207_fu_1151_p2) & (tmp_52_fu_1157_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln206_fu_1125_p2 == 1'd0) & (icmp_ln204_fu_1119_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln204_fu_1119_p2 == 1'd0)))) begin
        zExp_assign_8_reg_296 <= zExp_reg_217;
    end else if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        zExp_assign_8_reg_296 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        zExp_reg_217 <= zExp_7_fu_1095_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        zExp_reg_217 <= zext_ln288_reg_1530;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        zSig_9_reg_227 <= zSig_8_fu_1103_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        zSig_9_reg_227 <= zSig_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1073)) begin
        if ((icmp_ln71_4_fu_1181_p2 == 1'd1)) begin
            z_23_reg_237 <= zext_ln77_4_fu_1247_p1;
        end else if ((icmp_ln71_4_fu_1181_p2 == 1'd0)) begin
            z_23_reg_237 <= z_22_fu_1233_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        aExp_reg_1523 <= {{a[62:52]}};
        bExp_reg_1535 <= {{b[62:52]}};
        empty_34_reg_1518 <= empty_34_fu_467_p1;
        expDiff_6_reg_1633 <= expDiff_6_fu_677_p3;
        expDiff_8_reg_1599 <= expDiff_8_fu_623_p3;
        float_exception_flags_load_reg_1561 <= float_exception_flags_i;
        icmp_ln100_30_reg_1648 <= grp_fu_410_p2;
        icmp_ln100_32_reg_1653 <= grp_fu_415_p2;
        icmp_ln100_34_reg_1613 <= grp_fu_410_p2;
        icmp_ln100_36_reg_1618 <= grp_fu_415_p2;
        icmp_ln100_38_reg_1579 <= grp_fu_410_p2;
        icmp_ln100_40_reg_1584 <= grp_fu_415_p2;
        icmp_ln299_reg_1557 <= icmp_ln299_fu_541_p2;
        icmp_ln301_reg_1623 <= icmp_ln301_fu_641_p2;
        icmp_ln316_reg_1589 <= icmp_ln316_fu_587_p2;
        select_ln307_reg_1627[61 : 9] <= select_ln307_fu_669_p3[61 : 9];
        select_ln322_reg_1593[61 : 9] <= select_ln322_fu_615_p3[61 : 9];
        tmp_47_reg_1567 <= expDiff_fu_499_p2[32'd11];
        trunc_ln290_1_reg_1640 <= trunc_ln290_1_fu_685_p1;
        trunc_ln290_2_reg_1605 <= trunc_ln290_2_fu_631_p1;
        zSig_assign_reg_1571 <= {{add_ln340_fu_559_p2[61:9]}};
        zext_ln288_reg_1530[10 : 0] <= zext_ln288_fu_481_p1[10 : 0];
        zext_ln289_2_reg_1549[60 : 9] <= zext_ln289_2_fu_533_p1[60 : 9];
        zext_ln289_reg_1542[60 : 9] <= zext_ln289_fu_517_p1[60 : 9];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        and_ln207_reg_1801 <= and_ln207_fu_1151_p2;
        icmp_ln204_reg_1793 <= icmp_ln204_fu_1119_p2;
        icmp_ln206_reg_1797 <= icmp_ln206_fu_1125_p2;
        tmp_52_reg_1805 <= zExp_reg_217[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        and_ln227_reg_1838 <= and_ln227_fu_1322_p2;
        icmp_ln224_reg_1832 <= icmp_ln224_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln67_reg_1749 <= icmp_ln67_fu_974_p2;
        icmp_ln71_reg_1753 <= icmp_ln71_fu_988_p2;
        icmp_ln73_reg_1762 <= icmp_ln73_fu_1027_p2;
        tmp_reg_1772 <= {{lshr_ln73_fu_1006_p2[63:1]}};
        trunc_ln73_reg_1767 <= trunc_ln73_fu_1033_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln299_reg_1557 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln71_reg_1753 == 1'd1) & (icmp_ln67_reg_1749 == 1'd0))) begin
        ap_phi_mux_aSig_12_phi_fu_186_p12 = zext_ln289_reg_1542;
    end else begin
        ap_phi_mux_aSig_12_phi_fu_186_p12 = aSig_12_reg_183;
    end
end

always @ (*) begin
    if (((icmp_ln299_reg_1557 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln71_reg_1753 == 1'd1) & (icmp_ln67_reg_1749 == 1'd0))) begin
        ap_phi_mux_bSig_11_phi_fu_169_p12 = z_fu_1051_p3;
    end else begin
        ap_phi_mux_bSig_11_phi_fu_169_p12 = bSig_11_reg_166;
    end
end

always @ (*) begin
    if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        ap_phi_mux_empty_35_phi_fu_249_p6 = z_23_reg_237;
    end else begin
        ap_phi_mux_empty_35_phi_fu_249_p6 = empty_35_reg_246;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (icmp_ln204_reg_1793 == 1'd0)) | ((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))))) begin
        ap_phi_mux_float_exception_flags_flag_6_phi_fu_316_p24 = or_ln224_fu_1328_p2;
    end else begin
        ap_phi_mux_float_exception_flags_flag_6_phi_fu_316_p24 = float_exception_flags_flag_6_reg_311;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (icmp_ln204_reg_1793 == 1'd0)) | ((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))))) begin
        ap_phi_mux_float_exception_flags_new_6_phi_fu_351_p24 = or_ln224_4_fu_1353_p3;
    end else begin
        ap_phi_mux_float_exception_flags_new_6_phi_fu_351_p24 = float_exception_flags_new_6_reg_347;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (((((((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (icmp_ln204_reg_1793 == 1'd0)) | ((icmp_ln301_reg_1623 == 1'd0) & (icmp_ln299_reg_1557 == 1'd1) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | ((icmp_ln316_reg_1589 == 1'd0) & (tmp_47_reg_1567 == 1'd1) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (1'd0 == and_ln207_reg_1801) & (icmp_ln206_reg_1797 == 1'd0))) | (~(11'd0 == aExp_reg_1523) & ~(11'd2047 == aExp_reg_1523) & (tmp_47_reg_1567 == 1'd0) & (icmp_ln299_reg_1557 == 1'd0) & (icmp_ln204_reg_1793 == 1'd0))))) begin
        ap_phi_mux_retval_0_phi_fu_384_p24 = add_ln146_fu_1391_p2;
    end else begin
        ap_phi_mux_retval_0_phi_fu_384_p24 = retval_0_reg_381;
    end
end

always @ (*) begin
    if (((tmp_52_reg_1805 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln204_reg_1793 == 1'd1))) begin
        ap_phi_mux_roundBits_8_phi_fu_263_p6 = roundBits_7_fu_1251_p1;
    end else begin
        ap_phi_mux_roundBits_8_phi_fu_263_p6 = roundBits_8_reg_260;
    end
end

always @ (*) begin
    if (((icmp_ln299_reg_1557 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln71_reg_1753 == 1'd1) & (icmp_ln67_reg_1749 == 1'd0))) begin
        ap_phi_mux_zExp_4_phi_fu_203_p12 = aExp_reg_1523;
    end else begin
        ap_phi_mux_zExp_4_phi_fu_203_p12 = zExp_4_reg_200;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return = ap_phi_mux_retval_0_phi_fu_384_p24;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((ap_phi_mux_float_exception_flags_flag_6_phi_fu_316_p24 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        float_exception_flags_o = ap_phi_mux_float_exception_flags_new_6_phi_fu_351_p24;
    end else begin
        float_exception_flags_o = float_exception_flags_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_float_exception_flags_flag_6_phi_fu_316_p24 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        float_exception_flags_o_ap_vld = 1'b1;
    end else begin
        float_exception_flags_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_448_p0 = float_exception_flags_load_reg_1561;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_448_p0 = float_exception_flags_i;
    end else begin
        grp_fu_448_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln301_fu_641_p2 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd1) & (icmp_ln303_fu_689_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((icmp_ln301_fu_641_p2 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln316_fu_587_p2 == 1'd1) & (tmp_47_fu_551_p3 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd0) & (icmp_ln318_fu_635_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln316_fu_587_p2 == 1'd1) & (tmp_47_fu_551_p3 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd0) & (icmp_ln318_fu_635_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((icmp_ln316_fu_587_p2 == 1'd0) & (tmp_47_fu_551_p3 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((icmp_ln301_fu_641_p2 == 1'd1) & (icmp_ln299_fu_541_p2 == 1'd1) & (icmp_ln303_fu_689_p2 == 1'd1)) | ((tmp_47_fu_551_p3 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd0) & (icmp_ln335_fu_581_p2 == 1'd1) & (11'd2047 == aExp_fu_471_p4))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((tmp_47_fu_551_p3 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd0) & (icmp_ln335_fu_581_p2 == 1'd0) & (11'd2047 == aExp_fu_471_p4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~(11'd2047 == aExp_fu_471_p4) & ~(11'd0 == aExp_fu_471_p4) & (tmp_47_fu_551_p3 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((tmp_47_fu_551_p3 == 1'd0) & (icmp_ln299_fu_541_p2 == 1'd0) & (11'd0 == aExp_fu_471_p4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln206_fu_1125_p2 == 1'd1) & (icmp_ln204_fu_1119_p2 == 1'd1)) | ((1'd1 == and_ln207_fu_1151_p2) & (icmp_ln204_fu_1119_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign aExp_fu_471_p4 = {{a[62:52]}};

assign aSig_11_fu_605_p4 = {{{{1'd1}, {empty_34_fu_467_p1}}}, {9'd0}};

assign aSig_13_fu_1063_p2 = (ap_phi_mux_aSig_12_phi_fu_186_p12 | 64'd2305843009213693952);

assign aSig_fu_509_p3 = {{empty_34_fu_467_p1}, {9'd0}};

assign add_ln146_fu_1391_p2 = (shl_ln146_3_fu_1375_p3 + or_ln146_s_fu_1383_p4);

assign add_ln207_fu_1137_p2 = (zSig_9_reg_227 + 64'd512);

assign add_ln226_fu_1286_p2 = (ap_phi_mux_empty_35_phi_fu_249_p6 + 64'd512);

assign add_ln340_fu_559_p2 = (zext_ln289_3_fu_537_p1 + zext_ln289_1_fu_521_p1);

assign and_ln100_18_fu_1466_p2 = (icmp_ln100_32_reg_1653 & icmp_ln100_31_fu_1460_p2);

assign and_ln100_19_fu_901_p2 = (icmp_ln100_34_reg_1613 & icmp_ln100_33_fu_895_p2);

assign and_ln100_1_fu_737_p3 = {{grp_fu_429_p4}, {51'd0}};

assign and_ln100_20_fu_931_p2 = (icmp_ln100_36_reg_1618 & icmp_ln100_35_fu_925_p2);

assign and_ln100_21_fu_721_p2 = (icmp_ln100_38_reg_1579 & icmp_ln100_37_fu_715_p2);

assign and_ln100_22_fu_751_p2 = (icmp_ln100_40_reg_1584 & icmp_ln100_39_fu_745_p2);

assign and_ln100_7_fu_887_p3 = {{grp_fu_420_p4}, {51'd0}};

assign and_ln100_8_fu_917_p3 = {{grp_fu_429_p4}, {51'd0}};

assign and_ln100_9_fu_707_p3 = {{grp_fu_420_p4}, {51'd0}};

assign and_ln100_fu_1436_p2 = (icmp_ln100_fu_1430_p2 & icmp_ln100_30_reg_1648);

assign and_ln100_s_fu_1452_p3 = {{grp_fu_429_p4}, {51'd0}};

assign and_ln207_fu_1151_p2 = (tmp_51_fu_1143_p3 & icmp_ln207_fu_1131_p2);

assign and_ln227_fu_1322_p2 = (trunc_ln_fu_1292_p4 & sext_ln227_fu_1318_p1);

assign and_ln_fu_1422_p3 = {{grp_fu_420_p4}, {51'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1073 = ((1'd0 == and_ln207_fu_1151_p2) & (tmp_52_fu_1157_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln206_fu_1125_p2 == 1'd0) & (icmp_ln204_fu_1119_p2 == 1'd1));
end

assign bExp_fu_485_p4 = {{b[62:52]}};

assign bSig_10_fu_659_p4 = {{{{1'd1}, {empty_33_fu_463_p1}}}, {9'd0}};

assign bSig_fu_525_p3 = {{empty_33_fu_463_p1}, {9'd0}};

assign empty_32_fu_458_p1 = a[50:0];

assign empty_33_fu_463_p1 = b[51:0];

assign empty_34_fu_467_p1 = a[51:0];

assign empty_fu_453_p1 = b[50:0];

assign expDiff_5_fu_653_p2 = (trunc_ln290_fu_505_p1 + 11'd2047);

assign expDiff_6_fu_677_p3 = ((icmp_ln307_fu_647_p2[0:0] == 1'b1) ? expDiff_5_fu_653_p2 : trunc_ln290_fu_505_p1);

assign expDiff_7_fu_599_p2 = (expDiff_fu_499_p2 + 12'd1);

assign expDiff_8_fu_623_p3 = ((icmp_ln322_fu_593_p2[0:0] == 1'b1) ? expDiff_7_fu_599_p2 : expDiff_fu_499_p2);

assign expDiff_fu_499_p2 = (zext_ln288_fu_481_p1 - zext_ln288_1_fu_495_p1);

assign grp_fu_410_p2 = ((empty_32_fu_458_p1 != 51'd0) ? 1'b1 : 1'b0);

assign grp_fu_415_p2 = ((empty_fu_453_p1 != 51'd0) ? 1'b1 : 1'b0);

assign grp_fu_420_p4 = {{a[62:51]}};

assign grp_fu_429_p4 = {{b[62:51]}};

assign grp_fu_438_p2 = (64'd2251799813685248 | a);

assign grp_fu_443_p2 = (b | 64'd2251799813685248);

assign grp_fu_448_p2 = (grp_fu_448_p0 | 32'd16);

assign icmp_ln100_31_fu_1460_p2 = ((and_ln100_s_fu_1452_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_33_fu_895_p2 = ((and_ln100_7_fu_887_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_35_fu_925_p2 = ((and_ln100_8_fu_917_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_37_fu_715_p2 = ((and_ln100_9_fu_707_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_39_fu_745_p2 = ((and_ln100_1_fu_737_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_fu_1430_p2 = ((and_ln_fu_1422_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_1119_p2 = ((zExp_reg_217 > 12'd2044) ? 1'b1 : 1'b0);

assign icmp_ln206_fu_1125_p2 = (($signed(zExp_reg_217) > $signed(12'd2045)) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_1131_p2 = ((zExp_reg_217 == 12'd2045) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_1256_p2 = ((roundBits_7_fu_1251_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_1280_p2 = ((ap_phi_mux_roundBits_8_phi_fu_263_p6 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1302_p2 = ((ap_phi_mux_roundBits_8_phi_fu_263_p6 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln228_fu_1362_p2 = ((and_ln227_reg_1838 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_541_p2 = (($signed(expDiff_fu_499_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_641_p2 = ((aExp_fu_471_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_689_p2 = ((empty_34_fu_467_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_647_p2 = ((bExp_fu_485_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_587_p2 = ((bExp_fu_485_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_635_p2 = ((empty_33_fu_463_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln322_fu_593_p2 = ((aExp_fu_471_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_581_p2 = ((or_ln335_fu_575_p2 == 61'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_3_fu_804_p2 = ((expDiff_8_reg_1599 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_974_p2 = ((expDiff_6_reg_1633 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_3_fu_819_p2 = (($signed(tmp_49_fu_809_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp_ln71_4_fu_1181_p2 = ((tmp_53_fu_1171_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_988_p2 = ((tmp_48_fu_979_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_3_fu_853_p2 = ((shl_ln73_3_fu_847_p2 != 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_4_fu_1207_p2 = ((shl_ln73_4_fu_1201_p2 != 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1027_p2 = ((shl_ln73_fu_1021_p2 != 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_6_fu_911_p2 = ((shl_ln87_6_fu_906_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign icmp_ln87_7_fu_731_p2 = ((shl_ln87_7_fu_726_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1446_p2 = ((shl_ln87_fu_1441_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign lshr_ln73_3_fu_838_p2 = zext_ln322_fu_796_p1 >> zext_ln73_9_fu_834_p1;

assign lshr_ln73_4_fu_1191_p2 = zSig_9_reg_227 >> zext_ln73_11_fu_1187_p1;

assign lshr_ln73_fu_1006_p2 = zext_ln307_fu_971_p1 >> zext_ln73_fu_1003_p1;

assign or_ln121_6_fu_936_p2 = (and_ln100_20_fu_931_p2 | and_ln100_19_fu_901_p2);

assign or_ln121_7_fu_756_p2 = (and_ln100_22_fu_751_p2 | and_ln100_21_fu_721_p2);

assign or_ln121_fu_1471_p2 = (and_ln100_fu_1436_p2 | and_ln100_18_fu_1466_p2);

assign or_ln146_6_fu_1416_p2 = (shl_ln146_s_fu_1409_p3 | 64'd9218868437227405312);

assign or_ln146_fu_965_p2 = (shl_ln_fu_958_p3 | 64'd9218868437227405312);

assign or_ln146_s_fu_1383_p4 = {{{zSign}, {9'd0}}, {and_ln227_reg_1838}};

assign or_ln224_4_fu_1353_p3 = {{tmp_2_fu_1343_p4}, {or_ln224_5_fu_1338_p2}};

assign or_ln224_5_fu_1338_p2 = (trunc_ln224_fu_1334_p1 | icmp_ln224_reg_1832);

assign or_ln224_fu_1328_p2 = (icmp_ln224_reg_1832 | float_exception_flags_flag_4_reg_271);

assign or_ln335_fu_575_p2 = (bSig_fu_525_p3 | aSig_fu_509_p3);

assign or_ln69_10_fu_1404_p2 = (float_exception_flags_load_reg_1561 | 32'd9);

assign or_ln69_11_fu_1262_p2 = (float_exception_flags_i | 32'd4);

assign or_ln73_3_fu_863_p2 = (trunc_ln73_3_fu_859_p1 | icmp_ln73_3_fu_853_p2);

assign or_ln73_4_fu_1217_p2 = (trunc_ln73_4_fu_1213_p1 | icmp_ln73_4_fu_1207_p2);

assign or_ln73_fu_1047_p2 = (trunc_ln73_reg_1767 | icmp_ln73_reg_1762);

assign or_ln_fu_698_p4 = {{{zSign}, {1'd0}}, {zext_ln340_fu_695_p1}};

assign roundBits_7_fu_1251_p1 = z_23_reg_237[9:0];

assign roundBits_fu_1115_p1 = zSig_9_reg_227[9:0];

assign select_ln123_14_fu_1485_p3 = ((and_ln100_fu_1436_p2[0:0] == 1'b1) ? grp_fu_438_p2 : select_ln123_fu_1477_p3);

assign select_ln123_15_fu_942_p3 = ((icmp_ln87_6_fu_911_p2[0:0] == 1'b1) ? grp_fu_443_p2 : grp_fu_438_p2);

assign select_ln123_16_fu_950_p3 = ((and_ln100_19_fu_901_p2[0:0] == 1'b1) ? grp_fu_438_p2 : select_ln123_15_fu_942_p3);

assign select_ln123_17_fu_762_p3 = ((icmp_ln87_7_fu_731_p2[0:0] == 1'b1) ? grp_fu_443_p2 : grp_fu_438_p2);

assign select_ln123_18_fu_770_p3 = ((and_ln100_21_fu_721_p2[0:0] == 1'b1) ? grp_fu_438_p2 : select_ln123_17_fu_762_p3);

assign select_ln123_fu_1477_p3 = ((icmp_ln87_fu_1446_p2[0:0] == 1'b1) ? grp_fu_443_p2 : grp_fu_438_p2);

assign select_ln146_fu_1367_p3 = ((icmp_ln228_fu_1362_p2[0:0] == 1'b1) ? 12'd0 : zExp_assign_8_reg_296);

assign select_ln220_fu_1273_p3 = ((icmp_ln220_fu_1256_p2[0:0] == 1'b1) ? float_exception_flags_i : or_ln69_11_fu_1262_p2);

assign select_ln307_fu_669_p3 = ((icmp_ln307_fu_647_p2[0:0] == 1'b1) ? zext_ln289_3_fu_537_p1 : bSig_10_fu_659_p4);

assign select_ln322_fu_615_p3 = ((icmp_ln322_fu_593_p2[0:0] == 1'b1) ? zext_ln289_1_fu_521_p1 : aSig_11_fu_605_p4);

assign sext_ln227_fu_1318_p1 = $signed(xor_ln227_fu_1312_p2);

assign shl_ln146_3_fu_1375_p3 = {{select_ln146_fu_1367_p3}, {52'd0}};

assign shl_ln146_s_fu_1409_p3 = {{zSign}, {63'd0}};

assign shl_ln73_3_fu_847_p2 = zext_ln322_fu_796_p1 << zext_ln73_10_fu_844_p1;

assign shl_ln73_4_fu_1201_p2 = zSig_9_reg_227 << zext_ln73_12_fu_1197_p1;

assign shl_ln73_fu_1021_p2 = zext_ln307_fu_971_p1 << zext_ln73_8_fu_1017_p1;

assign shl_ln87_6_fu_906_p2 = b << 64'd1;

assign shl_ln87_7_fu_726_p2 = b << 64'd1;

assign shl_ln87_fu_1441_p2 = b << 64'd1;

assign shl_ln_fu_958_p3 = {{zSign}, {63'd0}};

assign sub_ln217_fu_1165_p2 = (12'd0 - zExp_reg_217);

assign sub_ln328_fu_799_p2 = (12'd0 - expDiff_8_reg_1599);

assign sub_ln73_fu_1012_p2 = (6'd0 - trunc_ln290_1_reg_1640);

assign tmp_1_fu_1223_p4 = {{lshr_ln73_4_fu_1191_p2[63:1]}};

assign tmp_2_fu_1343_p4 = {{float_exception_flags_loc_1_reg_285[31:1]}};

assign tmp_47_fu_551_p3 = expDiff_fu_499_p2[32'd11];

assign tmp_48_fu_979_p4 = {{expDiff_6_reg_1633[10:6]}};

assign tmp_49_fu_809_p4 = {{sub_ln328_fu_799_p2[11:6]}};

assign tmp_50_fu_1087_p3 = zSig_7_fu_1069_p2[32'd62];

assign tmp_51_fu_1143_p3 = add_ln207_fu_1137_p2[32'd63];

assign tmp_52_fu_1157_p3 = zExp_reg_217[32'd11];

assign tmp_53_fu_1171_p4 = {{sub_ln217_fu_1165_p2[7:6]}};

assign tmp_s_fu_869_p4 = {{lshr_ln73_3_fu_838_p2[63:1]}};

assign trunc_ln224_fu_1334_p1 = float_exception_flags_loc_1_reg_285[0:0];

assign trunc_ln289_fu_1111_p1 = zExp_reg_217[5:0];

assign trunc_ln290_1_fu_685_p1 = expDiff_6_fu_677_p3[5:0];

assign trunc_ln290_2_fu_631_p1 = expDiff_8_fu_623_p3[5:0];

assign trunc_ln290_fu_505_p1 = expDiff_fu_499_p2[10:0];

assign trunc_ln73_3_fu_859_p1 = lshr_ln73_3_fu_838_p2[0:0];

assign trunc_ln73_4_fu_1213_p1 = lshr_ln73_4_fu_1191_p2[0:0];

assign trunc_ln73_fu_1033_p1 = lshr_ln73_fu_1006_p2[0:0];

assign trunc_ln_fu_1292_p4 = {{add_ln226_fu_1286_p2[63:10]}};

assign xor_ln220_fu_1267_p2 = (icmp_ln220_fu_1256_p2 ^ 1'd1);

assign xor_ln227_fu_1312_p2 = (zext_ln227_fu_1308_p1 ^ 2'd3);

assign zExp_6_fu_1081_p2 = ($signed(zext_ln289_4_fu_1059_p1) + $signed(12'd4095));

assign zExp_7_fu_1095_p3 = ((tmp_50_fu_1087_p3[0:0] == 1'b1) ? zext_ln289_4_fu_1059_p1 : zExp_6_fu_1081_p2);

assign zSig_6_fu_1075_p2 = zSig_7_fu_1069_p2 << 64'd1;

assign zSig_7_fu_1069_p2 = (aSig_13_fu_1063_p2 + ap_phi_mux_bSig_11_phi_fu_169_p12);

assign zSig_8_fu_1103_p3 = ((tmp_50_fu_1087_p3[0:0] == 1'b1) ? zSig_7_fu_1069_p2 : zSig_6_fu_1075_p2);

assign zSig_fu_791_p2 = (zext_ln341_fu_787_p1 + zext_ln289_2_reg_1549);

assign z_18_fu_994_p2 = ((select_ln307_reg_1627 != 62'd0) ? 1'b1 : 1'b0);

assign z_19_fu_879_p3 = {{tmp_s_fu_869_p4}, {or_ln73_3_fu_863_p2}};

assign z_20_fu_825_p2 = ((select_ln322_reg_1593 != 62'd0) ? 1'b1 : 1'b0);

assign z_21_fu_1241_p2 = ((zSig_9_reg_227 != 64'd0) ? 1'b1 : 1'b0);

assign z_22_fu_1233_p3 = {{tmp_1_fu_1223_p4}, {or_ln73_4_fu_1217_p2}};

assign z_fu_1051_p3 = {{tmp_reg_1772}, {or_ln73_fu_1047_p2}};

assign zext_ln227_fu_1308_p1 = icmp_ln227_fu_1302_p2;

assign zext_ln288_1_fu_495_p1 = bExp_fu_485_p4;

assign zext_ln288_fu_481_p1 = aExp_fu_471_p4;

assign zext_ln289_1_fu_521_p1 = aSig_fu_509_p3;

assign zext_ln289_2_fu_533_p1 = bSig_fu_525_p3;

assign zext_ln289_3_fu_537_p1 = bSig_fu_525_p3;

assign zext_ln289_4_fu_1059_p1 = ap_phi_mux_zExp_4_phi_fu_203_p12;

assign zext_ln289_fu_517_p1 = aSig_fu_509_p3;

assign zext_ln307_fu_971_p1 = select_ln307_reg_1627;

assign zext_ln322_fu_796_p1 = select_ln322_reg_1593;

assign zext_ln340_fu_695_p1 = zSig_assign_reg_1571;

assign zext_ln341_cast_fu_778_p4 = {{{{2'd2}, {empty_34_reg_1518}}}, {9'd0}};

assign zext_ln341_fu_787_p1 = zext_ln341_cast_fu_778_p4;

assign zext_ln73_10_fu_844_p1 = trunc_ln290_2_reg_1605;

assign zext_ln73_11_fu_1187_p1 = sub_ln217_fu_1165_p2;

assign zext_ln73_12_fu_1197_p1 = trunc_ln289_fu_1111_p1;

assign zext_ln73_8_fu_1017_p1 = sub_ln73_fu_1012_p2;

assign zext_ln73_9_fu_834_p1 = sub_ln328_fu_799_p2;

assign zext_ln73_fu_1003_p1 = expDiff_6_reg_1633;

assign zext_ln77_3_fu_830_p1 = z_20_fu_825_p2;

assign zext_ln77_4_fu_1247_p1 = z_21_fu_1241_p2;

assign zext_ln77_fu_999_p1 = z_18_fu_994_p2;

always @ (posedge ap_clk) begin
    zext_ln288_reg_1530[11] <= 1'b0;
    zext_ln289_reg_1542[8:0] <= 9'b000000000;
    zext_ln289_reg_1542[63:61] <= 3'b000;
    zext_ln289_2_reg_1549[8:0] <= 9'b000000000;
    zext_ln289_2_reg_1549[63:61] <= 3'b000;
    select_ln322_reg_1593[8:0] <= 9'b000000000;
    select_ln307_reg_1627[8:0] <= 9'b000000000;
end

endmodule //local_sin_addFloat64Sigs
