
SAMSEPTRKR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bcec  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040bcec  0040bcec  0001bcec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000046c  20000000  0040bcf4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000022c0  20000470  0040c168  00020470  2**3
                  ALLOC
  4 .stack        00003000  20002730  0040e428  00020470  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020496  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e70d  00000000  00000000  000204ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002a45  00000000  00000000  0002ebfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008cab  00000000  00000000  00031641  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001090  00000000  00000000  0003a2ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ee0  00000000  00000000  0003b37c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000a181  00000000  00000000  0003c25c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00016206  00000000  00000000  000463dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00053b6f  00000000  00000000  0005c5e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000049ec  00000000  00000000  000b0154  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20005730 	.word	0x20005730
  400004:	00404e55 	.word	0x00404e55
  400008:	00404f1d 	.word	0x00404f1d
  40000c:	00404f1d 	.word	0x00404f1d
  400010:	00404f1d 	.word	0x00404f1d
  400014:	00404f1d 	.word	0x00404f1d
  400018:	00404f1d 	.word	0x00404f1d
	...
  40002c:	004053b5 	.word	0x004053b5
  400030:	00404f1d 	.word	0x00404f1d
  400034:	00000000 	.word	0x00000000
  400038:	004054ad 	.word	0x004054ad
  40003c:	004054ed 	.word	0x004054ed
  400040:	00404f1d 	.word	0x00404f1d
  400044:	00404f1d 	.word	0x00404f1d
  400048:	00404f1d 	.word	0x00404f1d
  40004c:	00404f1d 	.word	0x00404f1d
  400050:	00404f1d 	.word	0x00404f1d
  400054:	00404f1d 	.word	0x00404f1d
  400058:	00404f1d 	.word	0x00404f1d
  40005c:	00000000 	.word	0x00000000
  400060:	00404f1d 	.word	0x00404f1d
  400064:	00404f1d 	.word	0x00404f1d
  400068:	00000000 	.word	0x00000000
  40006c:	00404ad5 	.word	0x00404ad5
  400070:	00404aed 	.word	0x00404aed
  400074:	00000000 	.word	0x00000000
  400078:	004034cd 	.word	0x004034cd
  40007c:	004034e1 	.word	0x004034e1
	...
  400088:	00404f1d 	.word	0x00404f1d
  40008c:	004031c9 	.word	0x004031c9
  400090:	004031dd 	.word	0x004031dd
  400094:	00404f1d 	.word	0x00404f1d
  400098:	00404f1d 	.word	0x00404f1d
  40009c:	00404f1d 	.word	0x00404f1d
  4000a0:	00404f1d 	.word	0x00404f1d
  4000a4:	00404f1d 	.word	0x00404f1d
	...
  4000b4:	00404f1d 	.word	0x00404f1d
  4000b8:	00404f1d 	.word	0x00404f1d
  4000bc:	00404f1d 	.word	0x00404f1d
  4000c0:	00404f1d 	.word	0x00404f1d
  4000c4:	00404f1d 	.word	0x00404f1d
  4000c8:	00404f1d 	.word	0x00404f1d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000470 	.word	0x20000470
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040bcf4 	.word	0x0040bcf4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000474 	.word	0x20000474
  40011c:	0040bcf4 	.word	0x0040bcf4
  400120:	0040bcf4 	.word	0x0040bcf4
  400124:	00000000 	.word	0x00000000

00400128 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400128:	b480      	push	{r7}
  40012a:	b083      	sub	sp, #12
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d825      	bhi.n	400182 <osc_get_rate+0x5a>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_get_rate+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	0040015d 	.word	0x0040015d
  400140:	00400163 	.word	0x00400163
  400144:	00400169 	.word	0x00400169
  400148:	0040016f 	.word	0x0040016f
  40014c:	00400173 	.word	0x00400173
  400150:	00400177 	.word	0x00400177
  400154:	0040017b 	.word	0x0040017b
  400158:	0040017f 	.word	0x0040017f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40015c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400160:	e010      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400162:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400166:	e00d      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400168:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40016c:	e00a      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40016e:	4b08      	ldr	r3, [pc, #32]	; (400190 <osc_get_rate+0x68>)
  400170:	e008      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400172:	4b08      	ldr	r3, [pc, #32]	; (400194 <osc_get_rate+0x6c>)
  400174:	e006      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400176:	4b08      	ldr	r3, [pc, #32]	; (400198 <osc_get_rate+0x70>)
  400178:	e004      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <osc_get_rate+0x70>)
  40017c:	e002      	b.n	400184 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40017e:	4b06      	ldr	r3, [pc, #24]	; (400198 <osc_get_rate+0x70>)
  400180:	e000      	b.n	400184 <osc_get_rate+0x5c>
	}

	return 0;
  400182:	2300      	movs	r3, #0
}
  400184:	4618      	mov	r0, r3
  400186:	370c      	adds	r7, #12
  400188:	46bd      	mov	sp, r7
  40018a:	bc80      	pop	{r7}
  40018c:	4770      	bx	lr
  40018e:	bf00      	nop
  400190:	003d0900 	.word	0x003d0900
  400194:	007a1200 	.word	0x007a1200
  400198:	00b71b00 	.word	0x00b71b00

0040019c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4001a0:	2006      	movs	r0, #6
  4001a2:	4b04      	ldr	r3, [pc, #16]	; (4001b4 <sysclk_get_main_hz+0x18>)
  4001a4:	4798      	blx	r3
  4001a6:	4602      	mov	r2, r0
  4001a8:	4613      	mov	r3, r2
  4001aa:	009b      	lsls	r3, r3, #2
  4001ac:	4413      	add	r3, r2
  4001ae:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4001b0:	4618      	mov	r0, r3
  4001b2:	bd80      	pop	{r7, pc}
  4001b4:	00400129 	.word	0x00400129

004001b8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4001b8:	b580      	push	{r7, lr}
  4001ba:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4001bc:	4b02      	ldr	r3, [pc, #8]	; (4001c8 <sysclk_get_cpu_hz+0x10>)
  4001be:	4798      	blx	r3
  4001c0:	4603      	mov	r3, r0
  4001c2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4001c4:	4618      	mov	r0, r3
  4001c6:	bd80      	pop	{r7, pc}
  4001c8:	0040019d 	.word	0x0040019d

004001cc <WriteEEPROM>:
	 /*
	  * 2 LSBs of chipAddr (A1,A0) are the memory addresses (A9, A8).
	  * Write operation takes place in pages of 16Bytes only. Any data more than that is wrapped around.
	  */
	 void WriteEEPROM(Twi * Port, uint8_t chipAddr, uint16_t memAddr, uint8_t *dPkt, uint8_t dLen)
	 {
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b08b      	sub	sp, #44	; 0x2c
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	60f8      	str	r0, [r7, #12]
  4001d4:	607b      	str	r3, [r7, #4]
  4001d6:	460b      	mov	r3, r1
  4001d8:	72fb      	strb	r3, [r7, #11]
  4001da:	4613      	mov	r3, r2
  4001dc:	813b      	strh	r3, [r7, #8]
		 twi_packet_t pkt;
		 /* Set Device Address */
		 pkt.chip = (chipAddr&0xFC);
  4001de:	7afb      	ldrb	r3, [r7, #11]
  4001e0:	f023 0303 	bic.w	r3, r3, #3
  4001e4:	b2db      	uxtb	r3, r3
  4001e6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		 pkt.chip |= ((memAddr>>8)&0x03);
  4001ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
  4001ee:	b25a      	sxtb	r2, r3
  4001f0:	893b      	ldrh	r3, [r7, #8]
  4001f2:	0a1b      	lsrs	r3, r3, #8
  4001f4:	b29b      	uxth	r3, r3
  4001f6:	b25b      	sxtb	r3, r3
  4001f8:	f003 0303 	and.w	r3, r3, #3
  4001fc:	b25b      	sxtb	r3, r3
  4001fe:	4313      	orrs	r3, r2
  400200:	b25b      	sxtb	r3, r3
  400202:	b2db      	uxtb	r3, r3
  400204:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		 /* Page Number */
		 pkt.addr[0] = memAddr;
  400208:	893b      	ldrh	r3, [r7, #8]
  40020a:	b2db      	uxtb	r3, r3
  40020c:	753b      	strb	r3, [r7, #20]
		 /* No Address Bytes to be clocked */
		 pkt.addr_length = 1;
  40020e:	2301      	movs	r3, #1
  400210:	61bb      	str	r3, [r7, #24]
		 /* Address of buffer where recvd data is to be stored */
		 pkt.buffer = dPkt;
  400212:	687b      	ldr	r3, [r7, #4]
  400214:	61fb      	str	r3, [r7, #28]
		 /* No of bytes to read */
		 pkt.length = dLen;
  400216:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
  40021a:	623b      	str	r3, [r7, #32]
		 twi_master_write(Port, &pkt);
  40021c:	f107 0314 	add.w	r3, r7, #20
  400220:	4619      	mov	r1, r3
  400222:	68f8      	ldr	r0, [r7, #12]
  400224:	4b15      	ldr	r3, [pc, #84]	; (40027c <WriteEEPROM+0xb0>)
  400226:	4798      	blx	r3
		 delay_ms(5);
  400228:	4b15      	ldr	r3, [pc, #84]	; (400280 <WriteEEPROM+0xb4>)
  40022a:	4798      	blx	r3
  40022c:	4603      	mov	r3, r0
  40022e:	4619      	mov	r1, r3
  400230:	f04f 0200 	mov.w	r2, #0
  400234:	460b      	mov	r3, r1
  400236:	4614      	mov	r4, r2
  400238:	00a6      	lsls	r6, r4, #2
  40023a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40023e:	009d      	lsls	r5, r3, #2
  400240:	462b      	mov	r3, r5
  400242:	4634      	mov	r4, r6
  400244:	185b      	adds	r3, r3, r1
  400246:	eb44 0402 	adc.w	r4, r4, r2
  40024a:	f243 61af 	movw	r1, #13999	; 0x36af
  40024e:	f04f 0200 	mov.w	r2, #0
  400252:	185d      	adds	r5, r3, r1
  400254:	eb44 0602 	adc.w	r6, r4, r2
  400258:	4628      	mov	r0, r5
  40025a:	4631      	mov	r1, r6
  40025c:	4c09      	ldr	r4, [pc, #36]	; (400284 <WriteEEPROM+0xb8>)
  40025e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400262:	f04f 0300 	mov.w	r3, #0
  400266:	47a0      	blx	r4
  400268:	4603      	mov	r3, r0
  40026a:	460c      	mov	r4, r1
  40026c:	4618      	mov	r0, r3
  40026e:	4b06      	ldr	r3, [pc, #24]	; (400288 <WriteEEPROM+0xbc>)
  400270:	4798      	blx	r3
	 }
  400272:	bf00      	nop
  400274:	372c      	adds	r7, #44	; 0x2c
  400276:	46bd      	mov	sp, r7
  400278:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40027a:	bf00      	nop
  40027c:	004038b9 	.word	0x004038b9
  400280:	004001b9 	.word	0x004001b9
  400284:	0040b301 	.word	0x0040b301
  400288:	20000001 	.word	0x20000001

0040028c <ReadEEPROM>:
	 /*
	  * 2 LSBs of chipAddr (A1,A0) are the memory addresses (A9, A8).
	  * Read operation does not wrap around on page boundaries.
	  */
	 void ReadEEPROM(Twi * Port, uint8_t chipAddr, uint16_t memAddr, uint8_t *dPkt, uint16_t dLen)
	 {
  40028c:	b580      	push	{r7, lr}
  40028e:	b08a      	sub	sp, #40	; 0x28
  400290:	af00      	add	r7, sp, #0
  400292:	60f8      	str	r0, [r7, #12]
  400294:	607b      	str	r3, [r7, #4]
  400296:	460b      	mov	r3, r1
  400298:	72fb      	strb	r3, [r7, #11]
  40029a:	4613      	mov	r3, r2
  40029c:	813b      	strh	r3, [r7, #8]
		 twi_packet_t pkt;
		 /* Set Device Address */
		 pkt.chip = (chipAddr&0xFC);
  40029e:	7afb      	ldrb	r3, [r7, #11]
  4002a0:	f023 0303 	bic.w	r3, r3, #3
  4002a4:	b2db      	uxtb	r3, r3
  4002a6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		 pkt.chip |= ((memAddr>>8)&0x03);
  4002aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
  4002ae:	b25a      	sxtb	r2, r3
  4002b0:	893b      	ldrh	r3, [r7, #8]
  4002b2:	0a1b      	lsrs	r3, r3, #8
  4002b4:	b29b      	uxth	r3, r3
  4002b6:	b25b      	sxtb	r3, r3
  4002b8:	f003 0303 	and.w	r3, r3, #3
  4002bc:	b25b      	sxtb	r3, r3
  4002be:	4313      	orrs	r3, r2
  4002c0:	b25b      	sxtb	r3, r3
  4002c2:	b2db      	uxtb	r3, r3
  4002c4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		 /* Page Number */
		 pkt.addr[0] = memAddr;
  4002c8:	893b      	ldrh	r3, [r7, #8]
  4002ca:	b2db      	uxtb	r3, r3
  4002cc:	753b      	strb	r3, [r7, #20]
		 /* No Address Bytes to be clocked */
		 pkt.addr_length = 1;
  4002ce:	2301      	movs	r3, #1
  4002d0:	61bb      	str	r3, [r7, #24]
		 /* Address of buffer where recvd data is to be stored */
		 pkt.buffer = dPkt;
  4002d2:	687b      	ldr	r3, [r7, #4]
  4002d4:	61fb      	str	r3, [r7, #28]
		 /* No of bytes to read */
		 pkt.length = dLen;
  4002d6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
  4002d8:	623b      	str	r3, [r7, #32]
		 twi_master_read(Port, &pkt);
  4002da:	f107 0314 	add.w	r3, r7, #20
  4002de:	4619      	mov	r1, r3
  4002e0:	68f8      	ldr	r0, [r7, #12]
  4002e2:	4b03      	ldr	r3, [pc, #12]	; (4002f0 <ReadEEPROM+0x64>)
  4002e4:	4798      	blx	r3
	 }
  4002e6:	bf00      	nop
  4002e8:	3728      	adds	r7, #40	; 0x28
  4002ea:	46bd      	mov	sp, r7
  4002ec:	bd80      	pop	{r7, pc}
  4002ee:	bf00      	nop
  4002f0:	004037ad 	.word	0x004037ad

004002f4 <DSGetTime>:

#include "DS3231.h"

#ifndef DS3231_USE_RTOS_API
	void DSGetTime(Twi *port, uint16_t *recvTime)
	{
  4002f4:	b580      	push	{r7, lr}
  4002f6:	b088      	sub	sp, #32
  4002f8:	af00      	add	r7, sp, #0
  4002fa:	6078      	str	r0, [r7, #4]
  4002fc:	6039      	str	r1, [r7, #0]
		uint8_t buff[3];
		twi_packet_t pkt;
	
		pkt.chip = DS_ADDR;
  4002fe:	2368      	movs	r3, #104	; 0x68
  400300:	763b      	strb	r3, [r7, #24]
		pkt.addr[0] = DS_REG_SEC;
  400302:	2300      	movs	r3, #0
  400304:	723b      	strb	r3, [r7, #8]
		pkt.addr_length = 1;
  400306:	2301      	movs	r3, #1
  400308:	60fb      	str	r3, [r7, #12]
		pkt.buffer = buff;
  40030a:	f107 031c 	add.w	r3, r7, #28
  40030e:	613b      	str	r3, [r7, #16]
		pkt.length = 3;
  400310:	2303      	movs	r3, #3
  400312:	617b      	str	r3, [r7, #20]
		twi_master_read(port, &pkt);
  400314:	f107 0308 	add.w	r3, r7, #8
  400318:	4619      	mov	r1, r3
  40031a:	6878      	ldr	r0, [r7, #4]
  40031c:	4b09      	ldr	r3, [pc, #36]	; (400344 <DSGetTime+0x50>)
  40031e:	4798      	blx	r3

		//SS
		recvTime[0] = buff[0];
  400320:	7f3b      	ldrb	r3, [r7, #28]
  400322:	b29a      	uxth	r2, r3
  400324:	683b      	ldr	r3, [r7, #0]
  400326:	801a      	strh	r2, [r3, #0]
		//MM
		recvTime[1] = buff[1];
  400328:	683b      	ldr	r3, [r7, #0]
  40032a:	3302      	adds	r3, #2
  40032c:	7f7a      	ldrb	r2, [r7, #29]
  40032e:	b292      	uxth	r2, r2
  400330:	801a      	strh	r2, [r3, #0]
		//HH
		recvTime[2] = buff[2];
  400332:	683b      	ldr	r3, [r7, #0]
  400334:	3304      	adds	r3, #4
  400336:	7fba      	ldrb	r2, [r7, #30]
  400338:	b292      	uxth	r2, r2
  40033a:	801a      	strh	r2, [r3, #0]
	}
  40033c:	bf00      	nop
  40033e:	3720      	adds	r7, #32
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	004037ad 	.word	0x004037ad

00400348 <DSSetSecs>:
	{
		DSReadByte(port, DS_REG_SEC, (uint8_t *)ss);
	}

	void DSSetSecs(Twi *port, uint8_t ss)
	{
  400348:	b580      	push	{r7, lr}
  40034a:	b082      	sub	sp, #8
  40034c:	af00      	add	r7, sp, #0
  40034e:	6078      	str	r0, [r7, #4]
  400350:	460b      	mov	r3, r1
  400352:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_SEC, ss);
  400354:	78fb      	ldrb	r3, [r7, #3]
  400356:	461a      	mov	r2, r3
  400358:	2100      	movs	r1, #0
  40035a:	6878      	ldr	r0, [r7, #4]
  40035c:	4b02      	ldr	r3, [pc, #8]	; (400368 <DSSetSecs+0x20>)
  40035e:	4798      	blx	r3
	}
  400360:	bf00      	nop
  400362:	3708      	adds	r7, #8
  400364:	46bd      	mov	sp, r7
  400366:	bd80      	pop	{r7, pc}
  400368:	00400515 	.word	0x00400515

0040036c <DSSetMins>:
	{
		DSReadByte(port, DS_REG_MIN, (uint8_t *)mm);
	}

	void DSSetMins(Twi *port, uint8_t mm)
	{
  40036c:	b580      	push	{r7, lr}
  40036e:	b082      	sub	sp, #8
  400370:	af00      	add	r7, sp, #0
  400372:	6078      	str	r0, [r7, #4]
  400374:	460b      	mov	r3, r1
  400376:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_MIN, mm);
  400378:	78fb      	ldrb	r3, [r7, #3]
  40037a:	461a      	mov	r2, r3
  40037c:	2101      	movs	r1, #1
  40037e:	6878      	ldr	r0, [r7, #4]
  400380:	4b02      	ldr	r3, [pc, #8]	; (40038c <DSSetMins+0x20>)
  400382:	4798      	blx	r3
	}
  400384:	bf00      	nop
  400386:	3708      	adds	r7, #8
  400388:	46bd      	mov	sp, r7
  40038a:	bd80      	pop	{r7, pc}
  40038c:	00400515 	.word	0x00400515

00400390 <DSSetHrs>:
	{
		DSReadByte(port, DS_REG_HRS, (uint8_t *)hh);
	}

	void DSSetHrs(Twi *port, uint8_t hh)
	{
  400390:	b580      	push	{r7, lr}
  400392:	b082      	sub	sp, #8
  400394:	af00      	add	r7, sp, #0
  400396:	6078      	str	r0, [r7, #4]
  400398:	460b      	mov	r3, r1
  40039a:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_HRS, hh);
  40039c:	78fb      	ldrb	r3, [r7, #3]
  40039e:	461a      	mov	r2, r3
  4003a0:	2102      	movs	r1, #2
  4003a2:	6878      	ldr	r0, [r7, #4]
  4003a4:	4b02      	ldr	r3, [pc, #8]	; (4003b0 <DSSetHrs+0x20>)
  4003a6:	4798      	blx	r3
	}
  4003a8:	bf00      	nop
  4003aa:	3708      	adds	r7, #8
  4003ac:	46bd      	mov	sp, r7
  4003ae:	bd80      	pop	{r7, pc}
  4003b0:	00400515 	.word	0x00400515

004003b4 <DSGetFullDate>:

	void DSGetFullDate(Twi *port, uint16_t *recvDate)
	{
  4003b4:	b580      	push	{r7, lr}
  4003b6:	b088      	sub	sp, #32
  4003b8:	af00      	add	r7, sp, #0
  4003ba:	6078      	str	r0, [r7, #4]
  4003bc:	6039      	str	r1, [r7, #0]
		uint8_t buff[4];
		twi_packet_t pkt;
    
		pkt.chip = DS_ADDR;
  4003be:	2368      	movs	r3, #104	; 0x68
  4003c0:	763b      	strb	r3, [r7, #24]
		pkt.addr[0] = DS_REG_DAY;
  4003c2:	2303      	movs	r3, #3
  4003c4:	723b      	strb	r3, [r7, #8]
		pkt.addr_length = 1;
  4003c6:	2301      	movs	r3, #1
  4003c8:	60fb      	str	r3, [r7, #12]
		pkt.buffer = buff;
  4003ca:	f107 031c 	add.w	r3, r7, #28
  4003ce:	613b      	str	r3, [r7, #16]
		pkt.length = 4;
  4003d0:	2304      	movs	r3, #4
  4003d2:	617b      	str	r3, [r7, #20]
		twi_master_read(port, &pkt);
  4003d4:	f107 0308 	add.w	r3, r7, #8
  4003d8:	4619      	mov	r1, r3
  4003da:	6878      	ldr	r0, [r7, #4]
  4003dc:	4b0c      	ldr	r3, [pc, #48]	; (400410 <DSGetFullDate+0x5c>)
  4003de:	4798      	blx	r3
		//DAY
		recvDate[0] = buff[0];
  4003e0:	7f3b      	ldrb	r3, [r7, #28]
  4003e2:	b29a      	uxth	r2, r3
  4003e4:	683b      	ldr	r3, [r7, #0]
  4003e6:	801a      	strh	r2, [r3, #0]
		//DD
		recvDate[1] = buff[1];
  4003e8:	683b      	ldr	r3, [r7, #0]
  4003ea:	3302      	adds	r3, #2
  4003ec:	7f7a      	ldrb	r2, [r7, #29]
  4003ee:	b292      	uxth	r2, r2
  4003f0:	801a      	strh	r2, [r3, #0]
		//MM
		recvDate[2] = buff[2];
  4003f2:	683b      	ldr	r3, [r7, #0]
  4003f4:	3304      	adds	r3, #4
  4003f6:	7fba      	ldrb	r2, [r7, #30]
  4003f8:	b292      	uxth	r2, r2
  4003fa:	801a      	strh	r2, [r3, #0]
		//YY
		recvDate[3] = buff[3];
  4003fc:	683b      	ldr	r3, [r7, #0]
  4003fe:	3306      	adds	r3, #6
  400400:	7ffa      	ldrb	r2, [r7, #31]
  400402:	b292      	uxth	r2, r2
  400404:	801a      	strh	r2, [r3, #0]
	}
  400406:	bf00      	nop
  400408:	3720      	adds	r7, #32
  40040a:	46bd      	mov	sp, r7
  40040c:	bd80      	pop	{r7, pc}
  40040e:	bf00      	nop
  400410:	004037ad 	.word	0x004037ad

00400414 <DSSetDay>:
	{
		DSReadByte(port, DS_REG_DAY, (uint8_t *)d);
	}

	void DSSetDay(Twi *port, uint8_t d)
	{
  400414:	b580      	push	{r7, lr}
  400416:	b082      	sub	sp, #8
  400418:	af00      	add	r7, sp, #0
  40041a:	6078      	str	r0, [r7, #4]
  40041c:	460b      	mov	r3, r1
  40041e:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_DAY, d);
  400420:	78fb      	ldrb	r3, [r7, #3]
  400422:	461a      	mov	r2, r3
  400424:	2103      	movs	r1, #3
  400426:	6878      	ldr	r0, [r7, #4]
  400428:	4b02      	ldr	r3, [pc, #8]	; (400434 <DSSetDay+0x20>)
  40042a:	4798      	blx	r3
	}
  40042c:	bf00      	nop
  40042e:	3708      	adds	r7, #8
  400430:	46bd      	mov	sp, r7
  400432:	bd80      	pop	{r7, pc}
  400434:	00400515 	.word	0x00400515

00400438 <DSSetDate>:
	{
		DSReadByte(port, DS_REG_DAT, (uint8_t *)dd);
	}

	void DSSetDate(Twi *port, uint8_t dd)
	{
  400438:	b580      	push	{r7, lr}
  40043a:	b082      	sub	sp, #8
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
  400440:	460b      	mov	r3, r1
  400442:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_DAT, dd);
  400444:	78fb      	ldrb	r3, [r7, #3]
  400446:	461a      	mov	r2, r3
  400448:	2104      	movs	r1, #4
  40044a:	6878      	ldr	r0, [r7, #4]
  40044c:	4b02      	ldr	r3, [pc, #8]	; (400458 <DSSetDate+0x20>)
  40044e:	4798      	blx	r3
	}
  400450:	bf00      	nop
  400452:	3708      	adds	r7, #8
  400454:	46bd      	mov	sp, r7
  400456:	bd80      	pop	{r7, pc}
  400458:	00400515 	.word	0x00400515

0040045c <DSSetMonth>:
	{
		DSReadByte(port, DS_REG_MON, (uint8_t *)mm);
	}

	void DSSetMonth(Twi *port, uint8_t mm)
	{
  40045c:	b580      	push	{r7, lr}
  40045e:	b082      	sub	sp, #8
  400460:	af00      	add	r7, sp, #0
  400462:	6078      	str	r0, [r7, #4]
  400464:	460b      	mov	r3, r1
  400466:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_MON, mm);
  400468:	78fb      	ldrb	r3, [r7, #3]
  40046a:	461a      	mov	r2, r3
  40046c:	2105      	movs	r1, #5
  40046e:	6878      	ldr	r0, [r7, #4]
  400470:	4b02      	ldr	r3, [pc, #8]	; (40047c <DSSetMonth+0x20>)
  400472:	4798      	blx	r3
	}
  400474:	bf00      	nop
  400476:	3708      	adds	r7, #8
  400478:	46bd      	mov	sp, r7
  40047a:	bd80      	pop	{r7, pc}
  40047c:	00400515 	.word	0x00400515

00400480 <DSSetYear>:
	{
		DSReadByte(port, DS_REG_YRS, (uint8_t *)yy);
	}

	void DSSetYear(Twi *port, uint8_t yy)
	{
  400480:	b580      	push	{r7, lr}
  400482:	b082      	sub	sp, #8
  400484:	af00      	add	r7, sp, #0
  400486:	6078      	str	r0, [r7, #4]
  400488:	460b      	mov	r3, r1
  40048a:	70fb      	strb	r3, [r7, #3]
		DSWriteByte(port, DS_REG_YRS, yy);
  40048c:	78fb      	ldrb	r3, [r7, #3]
  40048e:	461a      	mov	r2, r3
  400490:	2106      	movs	r1, #6
  400492:	6878      	ldr	r0, [r7, #4]
  400494:	4b02      	ldr	r3, [pc, #8]	; (4004a0 <DSSetYear+0x20>)
  400496:	4798      	blx	r3
	}
  400498:	bf00      	nop
  40049a:	3708      	adds	r7, #8
  40049c:	46bd      	mov	sp, r7
  40049e:	bd80      	pop	{r7, pc}
  4004a0:	00400515 	.word	0x00400515

004004a4 <DSEnAL2>:
			DSWriteByte(port, DS_REG_CTRL, 0x04);
		}
	}

	void DSEnAL2(Twi *port, uint8_t en)
	{
  4004a4:	b580      	push	{r7, lr}
  4004a6:	b088      	sub	sp, #32
  4004a8:	af00      	add	r7, sp, #0
  4004aa:	6078      	str	r0, [r7, #4]
  4004ac:	460b      	mov	r3, r1
  4004ae:	70fb      	strb	r3, [r7, #3]
		uint8_t buff[3];
		twi_packet_t pkt;

		if(en)
  4004b0:	78fb      	ldrb	r3, [r7, #3]
  4004b2:	2b00      	cmp	r3, #0
  4004b4:	d021      	beq.n	4004fa <DSEnAL2+0x56>
		{
			pkt.chip = DS_ADDR;
  4004b6:	2368      	movs	r3, #104	; 0x68
  4004b8:	763b      	strb	r3, [r7, #24]
			pkt.addr[0] = DS_REG_AL2M;
  4004ba:	230b      	movs	r3, #11
  4004bc:	723b      	strb	r3, [r7, #8]
			pkt.addr_length = 1;
  4004be:	2301      	movs	r3, #1
  4004c0:	60fb      	str	r3, [r7, #12]
			pkt.buffer = buff;
  4004c2:	f107 031c 	add.w	r3, r7, #28
  4004c6:	613b      	str	r3, [r7, #16]
			pkt.length = 3;
  4004c8:	2303      	movs	r3, #3
  4004ca:	617b      	str	r3, [r7, #20]

			buff[0] = 0x80;
  4004cc:	2380      	movs	r3, #128	; 0x80
  4004ce:	773b      	strb	r3, [r7, #28]
			buff[1] = 0x80;
  4004d0:	2380      	movs	r3, #128	; 0x80
  4004d2:	777b      	strb	r3, [r7, #29]
			buff[2] = 0x80;
  4004d4:	2380      	movs	r3, #128	; 0x80
  4004d6:	77bb      	strb	r3, [r7, #30]

			//Set Alarm 2 for 1 min interrupt
			twi_master_write(port, &pkt);
  4004d8:	f107 0308 	add.w	r3, r7, #8
  4004dc:	4619      	mov	r1, r3
  4004de:	6878      	ldr	r0, [r7, #4]
  4004e0:	4b0a      	ldr	r3, [pc, #40]	; (40050c <DSEnAL2+0x68>)
  4004e2:	4798      	blx	r3
			//Write Enable Alarm Register
			DSWriteByte(port, DS_REG_CTRL, 0x06);
  4004e4:	2206      	movs	r2, #6
  4004e6:	210e      	movs	r1, #14
  4004e8:	6878      	ldr	r0, [r7, #4]
  4004ea:	4b09      	ldr	r3, [pc, #36]	; (400510 <DSEnAL2+0x6c>)
  4004ec:	4798      	blx	r3
			//Clear Status Reg
			DSWriteByte(port, DS_REG_STAT, 0x80);
  4004ee:	2280      	movs	r2, #128	; 0x80
  4004f0:	210f      	movs	r1, #15
  4004f2:	6878      	ldr	r0, [r7, #4]
  4004f4:	4b06      	ldr	r3, [pc, #24]	; (400510 <DSEnAL2+0x6c>)
  4004f6:	4798      	blx	r3
		else
		{
			//Write Disable Alarm Register
			DSWriteByte(port, DS_REG_CTRL, 0x04);
		}
	}
  4004f8:	e004      	b.n	400504 <DSEnAL2+0x60>
			DSWriteByte(port, DS_REG_STAT, 0x80);
		}
		else
		{
			//Write Disable Alarm Register
			DSWriteByte(port, DS_REG_CTRL, 0x04);
  4004fa:	2204      	movs	r2, #4
  4004fc:	210e      	movs	r1, #14
  4004fe:	6878      	ldr	r0, [r7, #4]
  400500:	4b03      	ldr	r3, [pc, #12]	; (400510 <DSEnAL2+0x6c>)
  400502:	4798      	blx	r3
		}
	}
  400504:	bf00      	nop
  400506:	3720      	adds	r7, #32
  400508:	46bd      	mov	sp, r7
  40050a:	bd80      	pop	{r7, pc}
  40050c:	004038b9 	.word	0x004038b9
  400510:	00400515 	.word	0x00400515

00400514 <DSWriteByte>:
		twi_master_read(port, &pkt);
		*temp = (((uint16_t)buff[0])<<8) | buff[1];
	}

	void DSWriteByte(Twi *port, uint8_t reg, uint8_t data)
	{
  400514:	b580      	push	{r7, lr}
  400516:	b088      	sub	sp, #32
  400518:	af00      	add	r7, sp, #0
  40051a:	6078      	str	r0, [r7, #4]
  40051c:	460b      	mov	r3, r1
  40051e:	70fb      	strb	r3, [r7, #3]
  400520:	4613      	mov	r3, r2
  400522:	70bb      	strb	r3, [r7, #2]
		twi_packet_t pkt;
    
		pkt.chip = DS_ADDR;
  400524:	2368      	movs	r3, #104	; 0x68
  400526:	773b      	strb	r3, [r7, #28]
		pkt.addr[0] = reg;
  400528:	78fb      	ldrb	r3, [r7, #3]
  40052a:	733b      	strb	r3, [r7, #12]
		pkt.addr_length = 1;
  40052c:	2301      	movs	r3, #1
  40052e:	613b      	str	r3, [r7, #16]
		pkt.buffer = &data;
  400530:	1cbb      	adds	r3, r7, #2
  400532:	617b      	str	r3, [r7, #20]
		pkt.length = 1;
  400534:	2301      	movs	r3, #1
  400536:	61bb      	str	r3, [r7, #24]
	
		twi_master_write(port, &pkt);
  400538:	f107 030c 	add.w	r3, r7, #12
  40053c:	4619      	mov	r1, r3
  40053e:	6878      	ldr	r0, [r7, #4]
  400540:	4b02      	ldr	r3, [pc, #8]	; (40054c <DSWriteByte+0x38>)
  400542:	4798      	blx	r3
	}
  400544:	bf00      	nop
  400546:	3720      	adds	r7, #32
  400548:	46bd      	mov	sp, r7
  40054a:	bd80      	pop	{r7, pc}
  40054c:	004038b9 	.word	0x004038b9

00400550 <DSReadByte>:

	void DSReadByte(Twi *port, uint8_t reg, uint8_t *recvData)
	{
  400550:	b580      	push	{r7, lr}
  400552:	b08a      	sub	sp, #40	; 0x28
  400554:	af00      	add	r7, sp, #0
  400556:	60f8      	str	r0, [r7, #12]
  400558:	460b      	mov	r3, r1
  40055a:	607a      	str	r2, [r7, #4]
  40055c:	72fb      	strb	r3, [r7, #11]
		twi_packet_t pkt;
    
		pkt.chip = DS_ADDR;
  40055e:	2368      	movs	r3, #104	; 0x68
  400560:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		pkt.addr[0] = reg;
  400564:	7afb      	ldrb	r3, [r7, #11]
  400566:	753b      	strb	r3, [r7, #20]
		pkt.addr_length = 1;
  400568:	2301      	movs	r3, #1
  40056a:	61bb      	str	r3, [r7, #24]
		pkt.buffer = recvData;
  40056c:	687b      	ldr	r3, [r7, #4]
  40056e:	61fb      	str	r3, [r7, #28]
		pkt.length = 1;
  400570:	2301      	movs	r3, #1
  400572:	623b      	str	r3, [r7, #32]
    
		twi_master_read(port, &pkt);
  400574:	f107 0314 	add.w	r3, r7, #20
  400578:	4619      	mov	r1, r3
  40057a:	68f8      	ldr	r0, [r7, #12]
  40057c:	4b02      	ldr	r3, [pc, #8]	; (400588 <DSReadByte+0x38>)
  40057e:	4798      	blx	r3
	}
  400580:	bf00      	nop
  400582:	3728      	adds	r7, #40	; 0x28
  400584:	46bd      	mov	sp, r7
  400586:	bd80      	pop	{r7, pc}
  400588:	004037ad 	.word	0x004037ad

0040058c <ICMInitialize>:

#include "ICM20648.h"

#ifndef ICM20648_USE_RTOS_API
	void ICMInitialize(Twi *port, uint8_t sla)
	{
  40058c:	b590      	push	{r4, r7, lr}
  40058e:	b083      	sub	sp, #12
  400590:	af00      	add	r7, sp, #0
  400592:	6078      	str	r0, [r7, #4]
  400594:	460b      	mov	r3, r1
  400596:	70fb      	strb	r3, [r7, #3]
		//Select USER Bank 0
		ICMWriteByte(port, sla,ICM_REG_BANK_SEL,0x00);
  400598:	78f9      	ldrb	r1, [r7, #3]
  40059a:	2300      	movs	r3, #0
  40059c:	227f      	movs	r2, #127	; 0x7f
  40059e:	6878      	ldr	r0, [r7, #4]
  4005a0:	4c11      	ldr	r4, [pc, #68]	; (4005e8 <ICMInitialize+0x5c>)
  4005a2:	47a0      	blx	r4
    
		//Auto Select Best Clock Source
		ICMWriteByte(port, sla,ICM_REG_PWR_MGMT1,0x01);
  4005a4:	78f9      	ldrb	r1, [r7, #3]
  4005a6:	2301      	movs	r3, #1
  4005a8:	2206      	movs	r2, #6
  4005aa:	6878      	ldr	r0, [r7, #4]
  4005ac:	4c0e      	ldr	r4, [pc, #56]	; (4005e8 <ICMInitialize+0x5c>)
  4005ae:	47a0      	blx	r4
    
		//Select USER Bank 2
		ICMWriteByte(port, sla,ICM_REG_BANK_SEL,0x20);
  4005b0:	78f9      	ldrb	r1, [r7, #3]
  4005b2:	2320      	movs	r3, #32
  4005b4:	227f      	movs	r2, #127	; 0x7f
  4005b6:	6878      	ldr	r0, [r7, #4]
  4005b8:	4c0b      	ldr	r4, [pc, #44]	; (4005e8 <ICMInitialize+0x5c>)
  4005ba:	47a0      	blx	r4
    
		//Accel Full Scale set to 2G
		//ICMWriteByte(sla,ICM_REG_ACC_CONFIG,0x00);
		//Full Scale = 2G, Enable DLP, Cutoff = 23Hz
		ICMWriteByte(port, sla,ICM_REG_ACC_CONFIG,0x31);
  4005bc:	78f9      	ldrb	r1, [r7, #3]
  4005be:	2331      	movs	r3, #49	; 0x31
  4005c0:	2214      	movs	r2, #20
  4005c2:	6878      	ldr	r0, [r7, #4]
  4005c4:	4c08      	ldr	r4, [pc, #32]	; (4005e8 <ICMInitialize+0x5c>)
  4005c6:	47a0      	blx	r4
    
		//Output Data Rate Set to 17.xx Hz
		ICMWriteByte(port, sla,ICM_REG_ACC_SMPLRT_DIV1,0x00);
  4005c8:	78f9      	ldrb	r1, [r7, #3]
  4005ca:	2300      	movs	r3, #0
  4005cc:	2210      	movs	r2, #16
  4005ce:	6878      	ldr	r0, [r7, #4]
  4005d0:	4c05      	ldr	r4, [pc, #20]	; (4005e8 <ICMInitialize+0x5c>)
  4005d2:	47a0      	blx	r4
		ICMWriteByte(port, sla,ICM_REG_ACC_SMPLRT_DIV2,0x3F);
  4005d4:	78f9      	ldrb	r1, [r7, #3]
  4005d6:	233f      	movs	r3, #63	; 0x3f
  4005d8:	2211      	movs	r2, #17
  4005da:	6878      	ldr	r0, [r7, #4]
  4005dc:	4c02      	ldr	r4, [pc, #8]	; (4005e8 <ICMInitialize+0x5c>)
  4005de:	47a0      	blx	r4
    
	}
  4005e0:	bf00      	nop
  4005e2:	370c      	adds	r7, #12
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd90      	pop	{r4, r7, pc}
  4005e8:	00400669 	.word	0x00400669

004005ec <ICMReadAccDataAll>:
		ICMReadByte(port, sla, ICM_REG_ACC_ZOUTH, &((uint8_t *)recvData)[1]);
		ICMReadByte(port, sla, ICM_REG_ACC_ZOUTL, &((uint8_t *)recvData)[0]);
	}

	void ICMReadAccDataAll(Twi *port, uint8_t sla, uint16_t *recvData)
	{
  4005ec:	b590      	push	{r4, r7, lr}
  4005ee:	b085      	sub	sp, #20
  4005f0:	af00      	add	r7, sp, #0
  4005f2:	60f8      	str	r0, [r7, #12]
  4005f4:	460b      	mov	r3, r1
  4005f6:	607a      	str	r2, [r7, #4]
  4005f8:	72fb      	strb	r3, [r7, #11]
		//Select USER Bank 0
		ICMWriteByte(port, sla,ICM_REG_BANK_SEL,0x00);
  4005fa:	7af9      	ldrb	r1, [r7, #11]
  4005fc:	2300      	movs	r3, #0
  4005fe:	227f      	movs	r2, #127	; 0x7f
  400600:	68f8      	ldr	r0, [r7, #12]
  400602:	4c17      	ldr	r4, [pc, #92]	; (400660 <ICMReadAccDataAll+0x74>)
  400604:	47a0      	blx	r4
    
		//Read ACC data
		ICMReadByte(port, sla, ICM_REG_ACC_XOUTH, &((uint8_t *)recvData)[1]);
  400606:	687b      	ldr	r3, [r7, #4]
  400608:	3301      	adds	r3, #1
  40060a:	7af9      	ldrb	r1, [r7, #11]
  40060c:	222d      	movs	r2, #45	; 0x2d
  40060e:	68f8      	ldr	r0, [r7, #12]
  400610:	4c14      	ldr	r4, [pc, #80]	; (400664 <ICMReadAccDataAll+0x78>)
  400612:	47a0      	blx	r4
		ICMReadByte(port, sla, ICM_REG_ACC_XOUTL, &((uint8_t *)recvData)[0]);
  400614:	7af9      	ldrb	r1, [r7, #11]
  400616:	687b      	ldr	r3, [r7, #4]
  400618:	222e      	movs	r2, #46	; 0x2e
  40061a:	68f8      	ldr	r0, [r7, #12]
  40061c:	4c11      	ldr	r4, [pc, #68]	; (400664 <ICMReadAccDataAll+0x78>)
  40061e:	47a0      	blx	r4
		ICMReadByte(port, sla, ICM_REG_ACC_YOUTH, &((uint8_t *)recvData)[3]);
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	3303      	adds	r3, #3
  400624:	7af9      	ldrb	r1, [r7, #11]
  400626:	222f      	movs	r2, #47	; 0x2f
  400628:	68f8      	ldr	r0, [r7, #12]
  40062a:	4c0e      	ldr	r4, [pc, #56]	; (400664 <ICMReadAccDataAll+0x78>)
  40062c:	47a0      	blx	r4
		ICMReadByte(port, sla, ICM_REG_ACC_YOUTL, &((uint8_t *)recvData)[2]);
  40062e:	687b      	ldr	r3, [r7, #4]
  400630:	3302      	adds	r3, #2
  400632:	7af9      	ldrb	r1, [r7, #11]
  400634:	2230      	movs	r2, #48	; 0x30
  400636:	68f8      	ldr	r0, [r7, #12]
  400638:	4c0a      	ldr	r4, [pc, #40]	; (400664 <ICMReadAccDataAll+0x78>)
  40063a:	47a0      	blx	r4
		ICMReadByte(port, sla, ICM_REG_ACC_ZOUTH, &((uint8_t *)recvData)[5]);
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	3305      	adds	r3, #5
  400640:	7af9      	ldrb	r1, [r7, #11]
  400642:	2231      	movs	r2, #49	; 0x31
  400644:	68f8      	ldr	r0, [r7, #12]
  400646:	4c07      	ldr	r4, [pc, #28]	; (400664 <ICMReadAccDataAll+0x78>)
  400648:	47a0      	blx	r4
		ICMReadByte(port, sla, ICM_REG_ACC_ZOUTL, &((uint8_t *)recvData)[4]);
  40064a:	687b      	ldr	r3, [r7, #4]
  40064c:	3304      	adds	r3, #4
  40064e:	7af9      	ldrb	r1, [r7, #11]
  400650:	2232      	movs	r2, #50	; 0x32
  400652:	68f8      	ldr	r0, [r7, #12]
  400654:	4c03      	ldr	r4, [pc, #12]	; (400664 <ICMReadAccDataAll+0x78>)
  400656:	47a0      	blx	r4
	}
  400658:	bf00      	nop
  40065a:	3714      	adds	r7, #20
  40065c:	46bd      	mov	sp, r7
  40065e:	bd90      	pop	{r4, r7, pc}
  400660:	00400669 	.word	0x00400669
  400664:	004006b1 	.word	0x004006b1

00400668 <ICMWriteByte>:

	void ICMWriteByte(Twi *port, uint8_t sla, uint8_t reg, uint8_t data)
	{
  400668:	b580      	push	{r7, lr}
  40066a:	b088      	sub	sp, #32
  40066c:	af00      	add	r7, sp, #0
  40066e:	6078      	str	r0, [r7, #4]
  400670:	4608      	mov	r0, r1
  400672:	4611      	mov	r1, r2
  400674:	461a      	mov	r2, r3
  400676:	4603      	mov	r3, r0
  400678:	70fb      	strb	r3, [r7, #3]
  40067a:	460b      	mov	r3, r1
  40067c:	70bb      	strb	r3, [r7, #2]
  40067e:	4613      	mov	r3, r2
  400680:	707b      	strb	r3, [r7, #1]
		twi_packet_t pkt;
    
		pkt.chip = sla;
  400682:	78fb      	ldrb	r3, [r7, #3]
  400684:	773b      	strb	r3, [r7, #28]
		pkt.addr[0] = reg;
  400686:	78bb      	ldrb	r3, [r7, #2]
  400688:	733b      	strb	r3, [r7, #12]
		pkt.addr_length = 1;
  40068a:	2301      	movs	r3, #1
  40068c:	613b      	str	r3, [r7, #16]
		pkt.buffer = &data;
  40068e:	1c7b      	adds	r3, r7, #1
  400690:	617b      	str	r3, [r7, #20]
		pkt.length = 1;
  400692:	2301      	movs	r3, #1
  400694:	61bb      	str	r3, [r7, #24]
    
		twi_master_write(port, &pkt);
  400696:	f107 030c 	add.w	r3, r7, #12
  40069a:	4619      	mov	r1, r3
  40069c:	6878      	ldr	r0, [r7, #4]
  40069e:	4b03      	ldr	r3, [pc, #12]	; (4006ac <ICMWriteByte+0x44>)
  4006a0:	4798      	blx	r3
	}
  4006a2:	bf00      	nop
  4006a4:	3720      	adds	r7, #32
  4006a6:	46bd      	mov	sp, r7
  4006a8:	bd80      	pop	{r7, pc}
  4006aa:	bf00      	nop
  4006ac:	004038b9 	.word	0x004038b9

004006b0 <ICMReadByte>:

	void ICMReadByte(Twi *port, uint8_t sla, uint8_t reg, uint8_t *recvData)
	{
  4006b0:	b580      	push	{r7, lr}
  4006b2:	b08a      	sub	sp, #40	; 0x28
  4006b4:	af00      	add	r7, sp, #0
  4006b6:	60f8      	str	r0, [r7, #12]
  4006b8:	607b      	str	r3, [r7, #4]
  4006ba:	460b      	mov	r3, r1
  4006bc:	72fb      	strb	r3, [r7, #11]
  4006be:	4613      	mov	r3, r2
  4006c0:	72bb      	strb	r3, [r7, #10]
		twi_packet_t pkt;
    
		pkt.chip = sla;
  4006c2:	7afb      	ldrb	r3, [r7, #11]
  4006c4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		pkt.addr[0] = reg;
  4006c8:	7abb      	ldrb	r3, [r7, #10]
  4006ca:	753b      	strb	r3, [r7, #20]
		pkt.addr_length = 1;
  4006cc:	2301      	movs	r3, #1
  4006ce:	61bb      	str	r3, [r7, #24]
		pkt.buffer = recvData;
  4006d0:	687b      	ldr	r3, [r7, #4]
  4006d2:	61fb      	str	r3, [r7, #28]
		pkt.length = 1;
  4006d4:	2301      	movs	r3, #1
  4006d6:	623b      	str	r3, [r7, #32]
    
		twi_master_read(port, &pkt);
  4006d8:	f107 0314 	add.w	r3, r7, #20
  4006dc:	4619      	mov	r1, r3
  4006de:	68f8      	ldr	r0, [r7, #12]
  4006e0:	4b02      	ldr	r3, [pc, #8]	; (4006ec <ICMReadByte+0x3c>)
  4006e2:	4798      	blx	r3
	}
  4006e4:	bf00      	nop
  4006e6:	3728      	adds	r7, #40	; 0x28
  4006e8:	46bd      	mov	sp, r7
  4006ea:	bd80      	pop	{r7, pc}
  4006ec:	004037ad 	.word	0x004037ad

004006f0 <ParseMbusPkt>:
//Write function pointer
void (*writeFunc)(uint16_t *mbusBuff, uint8_t regAddr, uint8_t len);

/* Modbus stack parser function */
void ParseMbusPkt(uint8_t slaveAddr, uint8_t *buff, uint8_t len, uint8_t *respBuff, uint8_t *respLen)
{
  4006f0:	b580      	push	{r7, lr}
  4006f2:	b08a      	sub	sp, #40	; 0x28
  4006f4:	af00      	add	r7, sp, #0
  4006f6:	60b9      	str	r1, [r7, #8]
  4006f8:	607b      	str	r3, [r7, #4]
  4006fa:	4603      	mov	r3, r0
  4006fc:	73fb      	strb	r3, [r7, #15]
  4006fe:	4613      	mov	r3, r2
  400700:	73bb      	strb	r3, [r7, #14]
	 uint16_t crc = 0, recvCrc = 0;
  400702:	2300      	movs	r3, #0
  400704:	83fb      	strh	r3, [r7, #30]
  400706:	2300      	movs	r3, #0
  400708:	83bb      	strh	r3, [r7, #28]
	 uint16_t regAddr = 0, numReg = 0;
  40070a:	2300      	movs	r3, #0
  40070c:	837b      	strh	r3, [r7, #26]
  40070e:	2300      	movs	r3, #0
  400710:	833b      	strh	r3, [r7, #24]
	 uint16_t regVal = 0;
  400712:	2300      	movs	r3, #0
  400714:	84fb      	strh	r3, [r7, #38]	; 0x26
	 uint8_t fCode = 0, genErrRsp = 0;
  400716:	2300      	movs	r3, #0
  400718:	75fb      	strb	r3, [r7, #23]
  40071a:	2300      	movs	r3, #0
  40071c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	 uint8_t expFuncCode = 0, expCode = 0;
  400720:	2300      	movs	r3, #0
  400722:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  400726:	2300      	movs	r3, #0
  400728:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	 uint8_t i = 0, ind = 0;
  40072c:	2300      	movs	r3, #0
  40072e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  400732:	2300      	movs	r3, #0
  400734:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	 
	 /* Self Addr recvd or Broadcast Addr = 0 recvd */
	 if(buff[0]==slaveAddr||buff[0]==0)
  400738:	68bb      	ldr	r3, [r7, #8]
  40073a:	781b      	ldrb	r3, [r3, #0]
  40073c:	7bfa      	ldrb	r2, [r7, #15]
  40073e:	429a      	cmp	r2, r3
  400740:	d004      	beq.n	40074c <ParseMbusPkt+0x5c>
  400742:	68bb      	ldr	r3, [r7, #8]
  400744:	781b      	ldrb	r3, [r3, #0]
  400746:	2b00      	cmp	r3, #0
  400748:	f040 81fb 	bne.w	400b42 <ParseMbusPkt+0x452>
	 {
		 /* Calc CRC */
		 recvCrc = (((uint16_t)buff[len-1])<<8)|buff[len-2];
  40074c:	7bbb      	ldrb	r3, [r7, #14]
  40074e:	3b01      	subs	r3, #1
  400750:	68ba      	ldr	r2, [r7, #8]
  400752:	4413      	add	r3, r2
  400754:	781b      	ldrb	r3, [r3, #0]
  400756:	021b      	lsls	r3, r3, #8
  400758:	b21a      	sxth	r2, r3
  40075a:	7bbb      	ldrb	r3, [r7, #14]
  40075c:	3b02      	subs	r3, #2
  40075e:	68b9      	ldr	r1, [r7, #8]
  400760:	440b      	add	r3, r1
  400762:	781b      	ldrb	r3, [r3, #0]
  400764:	b21b      	sxth	r3, r3
  400766:	4313      	orrs	r3, r2
  400768:	b21b      	sxth	r3, r3
  40076a:	83bb      	strh	r3, [r7, #28]
		 crc = calcCRC(buff,len-2);
  40076c:	7bbb      	ldrb	r3, [r7, #14]
  40076e:	3b02      	subs	r3, #2
  400770:	b2db      	uxtb	r3, r3
  400772:	4619      	mov	r1, r3
  400774:	68b8      	ldr	r0, [r7, #8]
  400776:	4b90      	ldr	r3, [pc, #576]	; (4009b8 <ParseMbusPkt+0x2c8>)
  400778:	4798      	blx	r3
  40077a:	4603      	mov	r3, r0
  40077c:	83fb      	strh	r3, [r7, #30]
		 /* If CRC Matched */
		 if(crc==recvCrc)
  40077e:	8bfa      	ldrh	r2, [r7, #30]
  400780:	8bbb      	ldrh	r3, [r7, #28]
  400782:	429a      	cmp	r2, r3
  400784:	f040 81e0 	bne.w	400b48 <ParseMbusPkt+0x458>
		 {
			 /* Function Code Extraction */
			 fCode = buff[1];
  400788:	68bb      	ldr	r3, [r7, #8]
  40078a:	785b      	ldrb	r3, [r3, #1]
  40078c:	75fb      	strb	r3, [r7, #23]
			 switch(fCode)
  40078e:	7dfb      	ldrb	r3, [r7, #23]
  400790:	2b06      	cmp	r3, #6
  400792:	f000 80a9 	beq.w	4008e8 <ParseMbusPkt+0x1f8>
  400796:	2b10      	cmp	r3, #16
  400798:	f000 8114 	beq.w	4009c4 <ParseMbusPkt+0x2d4>
  40079c:	2b03      	cmp	r3, #3
  40079e:	f040 81c2 	bne.w	400b26 <ParseMbusPkt+0x436>
			 {
				 /* Read Analog Reg Func Code Recvd */
				 case 0x03:
				 numReg = (((uint16_t)buff[4])<<8)|buff[5];
  4007a2:	68bb      	ldr	r3, [r7, #8]
  4007a4:	3304      	adds	r3, #4
  4007a6:	781b      	ldrb	r3, [r3, #0]
  4007a8:	021b      	lsls	r3, r3, #8
  4007aa:	b21a      	sxth	r2, r3
  4007ac:	68bb      	ldr	r3, [r7, #8]
  4007ae:	3305      	adds	r3, #5
  4007b0:	781b      	ldrb	r3, [r3, #0]
  4007b2:	b21b      	sxth	r3, r3
  4007b4:	4313      	orrs	r3, r2
  4007b6:	b21b      	sxth	r3, r3
  4007b8:	833b      	strh	r3, [r7, #24]
				 /* 0x0001<= If Qty of Regs <= 0x007D */
				 if(numReg>=0x0001&&numReg<=0x007D)
  4007ba:	8b3b      	ldrh	r3, [r7, #24]
  4007bc:	2b00      	cmp	r3, #0
  4007be:	f000 8088 	beq.w	4008d2 <ParseMbusPkt+0x1e2>
  4007c2:	8b3b      	ldrh	r3, [r7, #24]
  4007c4:	2b7d      	cmp	r3, #125	; 0x7d
  4007c6:	f200 8084 	bhi.w	4008d2 <ParseMbusPkt+0x1e2>
				 {
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
  4007ca:	68bb      	ldr	r3, [r7, #8]
  4007cc:	3302      	adds	r3, #2
  4007ce:	781b      	ldrb	r3, [r3, #0]
  4007d0:	021b      	lsls	r3, r3, #8
  4007d2:	b21a      	sxth	r2, r3
  4007d4:	68bb      	ldr	r3, [r7, #8]
  4007d6:	3303      	adds	r3, #3
  4007d8:	781b      	ldrb	r3, [r3, #0]
  4007da:	b21b      	sxth	r3, r3
  4007dc:	4313      	orrs	r3, r2
  4007de:	b21b      	sxth	r3, r3
  4007e0:	837b      	strh	r3, [r7, #26]
					 /* Starting Addr == OK && Starting Addr + Qty of Regs == OK */
					 if((regAddr+numReg) <= MBUS_MAX_REGS)
  4007e2:	8b7a      	ldrh	r2, [r7, #26]
  4007e4:	8b3b      	ldrh	r3, [r7, #24]
  4007e6:	4413      	add	r3, r2
  4007e8:	2b28      	cmp	r3, #40	; 0x28
  4007ea:	dc68      	bgt.n	4008be <ParseMbusPkt+0x1ce>
					 {
						 /* Process Read Reg Req */
						 /* Gen Valid Resp */
						 respBuff[0] = slaveAddr;
  4007ec:	687b      	ldr	r3, [r7, #4]
  4007ee:	7bfa      	ldrb	r2, [r7, #15]
  4007f0:	701a      	strb	r2, [r3, #0]
						 respBuff[1] = 0x03;
  4007f2:	687b      	ldr	r3, [r7, #4]
  4007f4:	3301      	adds	r3, #1
  4007f6:	2203      	movs	r2, #3
  4007f8:	701a      	strb	r2, [r3, #0]
						 respBuff[2] = (numReg *2); //No of Data Bytes
  4007fa:	687b      	ldr	r3, [r7, #4]
  4007fc:	3302      	adds	r3, #2
  4007fe:	8b3a      	ldrh	r2, [r7, #24]
  400800:	b2d2      	uxtb	r2, r2
  400802:	0052      	lsls	r2, r2, #1
  400804:	b2d2      	uxtb	r2, r2
  400806:	701a      	strb	r2, [r3, #0]
						 
						 i = 3;
  400808:	2303      	movs	r3, #3
  40080a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
						 for(ind = 0; ind < numReg; ind++)
  40080e:	2300      	movs	r3, #0
  400810:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  400814:	e028      	b.n	400868 <ParseMbusPkt+0x178>
						 {
							 respBuff[i++] = (mBusRegs[regAddr+ind]>>8);
  400816:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  40081a:	1c5a      	adds	r2, r3, #1
  40081c:	f887 2022 	strb.w	r2, [r7, #34]	; 0x22
  400820:	461a      	mov	r2, r3
  400822:	687b      	ldr	r3, [r7, #4]
  400824:	4413      	add	r3, r2
  400826:	8b79      	ldrh	r1, [r7, #26]
  400828:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
  40082c:	440a      	add	r2, r1
  40082e:	4963      	ldr	r1, [pc, #396]	; (4009bc <ParseMbusPkt+0x2cc>)
  400830:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
  400834:	0a12      	lsrs	r2, r2, #8
  400836:	b292      	uxth	r2, r2
  400838:	b2d2      	uxtb	r2, r2
  40083a:	701a      	strb	r2, [r3, #0]
							 respBuff[i++] = (mBusRegs[regAddr+ind]&0x00FF);
  40083c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400840:	1c5a      	adds	r2, r3, #1
  400842:	f887 2022 	strb.w	r2, [r7, #34]	; 0x22
  400846:	461a      	mov	r2, r3
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	4413      	add	r3, r2
  40084c:	8b79      	ldrh	r1, [r7, #26]
  40084e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
  400852:	440a      	add	r2, r1
  400854:	4959      	ldr	r1, [pc, #356]	; (4009bc <ParseMbusPkt+0x2cc>)
  400856:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
  40085a:	b2d2      	uxtb	r2, r2
  40085c:	701a      	strb	r2, [r3, #0]
						 respBuff[0] = slaveAddr;
						 respBuff[1] = 0x03;
						 respBuff[2] = (numReg *2); //No of Data Bytes
						 
						 i = 3;
						 for(ind = 0; ind < numReg; ind++)
  40085e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
  400862:	3301      	adds	r3, #1
  400864:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  400868:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
  40086c:	b29b      	uxth	r3, r3
  40086e:	8b3a      	ldrh	r2, [r7, #24]
  400870:	429a      	cmp	r2, r3
  400872:	d8d0      	bhi.n	400816 <ParseMbusPkt+0x126>
						 {
							 respBuff[i++] = (mBusRegs[regAddr+ind]>>8);
							 respBuff[i++] = (mBusRegs[regAddr+ind]&0x00FF);
						 }
						 crc = calcCRC(respBuff, i);
  400874:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400878:	4619      	mov	r1, r3
  40087a:	6878      	ldr	r0, [r7, #4]
  40087c:	4b4e      	ldr	r3, [pc, #312]	; (4009b8 <ParseMbusPkt+0x2c8>)
  40087e:	4798      	blx	r3
  400880:	4603      	mov	r3, r0
  400882:	83fb      	strh	r3, [r7, #30]
						 respBuff[i++] = (crc&0x00FF);
  400884:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400888:	1c5a      	adds	r2, r3, #1
  40088a:	f887 2022 	strb.w	r2, [r7, #34]	; 0x22
  40088e:	461a      	mov	r2, r3
  400890:	687b      	ldr	r3, [r7, #4]
  400892:	4413      	add	r3, r2
  400894:	8bfa      	ldrh	r2, [r7, #30]
  400896:	b2d2      	uxtb	r2, r2
  400898:	701a      	strb	r2, [r3, #0]
						 respBuff[i++] = (crc>>8);
  40089a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  40089e:	1c5a      	adds	r2, r3, #1
  4008a0:	f887 2022 	strb.w	r2, [r7, #34]	; 0x22
  4008a4:	461a      	mov	r2, r3
  4008a6:	687b      	ldr	r3, [r7, #4]
  4008a8:	4413      	add	r3, r2
  4008aa:	8bfa      	ldrh	r2, [r7, #30]
  4008ac:	0a12      	lsrs	r2, r2, #8
  4008ae:	b292      	uxth	r2, r2
  4008b0:	b2d2      	uxtb	r2, r2
  4008b2:	701a      	strb	r2, [r3, #0]
						 *respLen = i;
  4008b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4008b6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
  4008ba:	701a      	strb	r2, [r3, #0]
				 /* 0x0001<= If Qty of Regs <= 0x007D */
				 if(numReg>=0x0001&&numReg<=0x007D)
				 {
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
					 /* Starting Addr == OK && Starting Addr + Qty of Regs == OK */
					 if((regAddr+numReg) <= MBUS_MAX_REGS)
  4008bc:	e013      	b.n	4008e6 <ParseMbusPkt+0x1f6>
						 *respLen = i;
					 }
					 else
					 {
						 /* Error code = 0x02 */
						 genErrRsp = 1;
  4008be:	2301      	movs	r3, #1
  4008c0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						 expFuncCode = 0x83;
  4008c4:	2383      	movs	r3, #131	; 0x83
  4008c6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
						 expCode = 0x02;
  4008ca:	2302      	movs	r3, #2
  4008cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 /* 0x0001<= If Qty of Regs <= 0x007D */
				 if(numReg>=0x0001&&numReg<=0x007D)
				 {
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
					 /* Starting Addr == OK && Starting Addr + Qty of Regs == OK */
					 if((regAddr+numReg) <= MBUS_MAX_REGS)
  4008d0:	e009      	b.n	4008e6 <ParseMbusPkt+0x1f6>
					 }
				 }
				 else
				 {
					 /* Error Code 0x03 */
					 genErrRsp = 1;
  4008d2:	2301      	movs	r3, #1
  4008d4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
					 expFuncCode = 0x83;
  4008d8:	2383      	movs	r3, #131	; 0x83
  4008da:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					 expCode = 0x03;
  4008de:	2303      	movs	r3, #3
  4008e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 }
				 break;
  4008e4:	e12c      	b.n	400b40 <ParseMbusPkt+0x450>
  4008e6:	e12b      	b.n	400b40 <ParseMbusPkt+0x450>
				 /* Write Single Analog Reg */
				 case 0x06:
				 /* Output Value = 0x0000 or 0xFF00 */
				 regVal = (((uint16_t)buff[4])<<8)|(buff[5]);
  4008e8:	68bb      	ldr	r3, [r7, #8]
  4008ea:	3304      	adds	r3, #4
  4008ec:	781b      	ldrb	r3, [r3, #0]
  4008ee:	021b      	lsls	r3, r3, #8
  4008f0:	b21a      	sxth	r2, r3
  4008f2:	68bb      	ldr	r3, [r7, #8]
  4008f4:	3305      	adds	r3, #5
  4008f6:	781b      	ldrb	r3, [r3, #0]
  4008f8:	b21b      	sxth	r3, r3
  4008fa:	4313      	orrs	r3, r2
  4008fc:	b21b      	sxth	r3, r3
  4008fe:	84fb      	strh	r3, [r7, #38]	; 0x26
				 if(1)
				 {
					 /* Output Address = OK */
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
  400900:	68bb      	ldr	r3, [r7, #8]
  400902:	3302      	adds	r3, #2
  400904:	781b      	ldrb	r3, [r3, #0]
  400906:	021b      	lsls	r3, r3, #8
  400908:	b21a      	sxth	r2, r3
  40090a:	68bb      	ldr	r3, [r7, #8]
  40090c:	3303      	adds	r3, #3
  40090e:	781b      	ldrb	r3, [r3, #0]
  400910:	b21b      	sxth	r3, r3
  400912:	4313      	orrs	r3, r2
  400914:	b21b      	sxth	r3, r3
  400916:	837b      	strh	r3, [r7, #26]
					 if(regAddr <= MBUS_MAX_REGS)
  400918:	8b7b      	ldrh	r3, [r7, #26]
  40091a:	2b28      	cmp	r3, #40	; 0x28
  40091c:	d841      	bhi.n	4009a2 <ParseMbusPkt+0x2b2>
					 {
						 /* Gen Valid Mbus Resp */
						 mBusRegs[regAddr] = regVal;
  40091e:	8b7b      	ldrh	r3, [r7, #26]
  400920:	4926      	ldr	r1, [pc, #152]	; (4009bc <ParseMbusPkt+0x2cc>)
  400922:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
  400924:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						 /* Success Error Code */
						 respBuff[0] = slaveAddr;
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	7bfa      	ldrb	r2, [r7, #15]
  40092c:	701a      	strb	r2, [r3, #0]
						 respBuff[1] = 0x06;
  40092e:	687b      	ldr	r3, [r7, #4]
  400930:	3301      	adds	r3, #1
  400932:	2206      	movs	r2, #6
  400934:	701a      	strb	r2, [r3, #0]
						 respBuff[2] = buff[2];
  400936:	687b      	ldr	r3, [r7, #4]
  400938:	3302      	adds	r3, #2
  40093a:	68ba      	ldr	r2, [r7, #8]
  40093c:	7892      	ldrb	r2, [r2, #2]
  40093e:	701a      	strb	r2, [r3, #0]
						 respBuff[3] = buff[3];
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	3303      	adds	r3, #3
  400944:	68ba      	ldr	r2, [r7, #8]
  400946:	78d2      	ldrb	r2, [r2, #3]
  400948:	701a      	strb	r2, [r3, #0]
						 respBuff[4] = buff[4];
  40094a:	687b      	ldr	r3, [r7, #4]
  40094c:	3304      	adds	r3, #4
  40094e:	68ba      	ldr	r2, [r7, #8]
  400950:	7912      	ldrb	r2, [r2, #4]
  400952:	701a      	strb	r2, [r3, #0]
						 respBuff[5] = buff[5];
  400954:	687b      	ldr	r3, [r7, #4]
  400956:	3305      	adds	r3, #5
  400958:	68ba      	ldr	r2, [r7, #8]
  40095a:	7952      	ldrb	r2, [r2, #5]
  40095c:	701a      	strb	r2, [r3, #0]
						 crc = calcCRC(respBuff, 6);
  40095e:	2106      	movs	r1, #6
  400960:	6878      	ldr	r0, [r7, #4]
  400962:	4b15      	ldr	r3, [pc, #84]	; (4009b8 <ParseMbusPkt+0x2c8>)
  400964:	4798      	blx	r3
  400966:	4603      	mov	r3, r0
  400968:	83fb      	strh	r3, [r7, #30]
						 respBuff[6] = (crc&0x00FF);
  40096a:	687b      	ldr	r3, [r7, #4]
  40096c:	3306      	adds	r3, #6
  40096e:	8bfa      	ldrh	r2, [r7, #30]
  400970:	b2d2      	uxtb	r2, r2
  400972:	701a      	strb	r2, [r3, #0]
						 respBuff[7] = (crc>>8);
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	3307      	adds	r3, #7
  400978:	8bfa      	ldrh	r2, [r7, #30]
  40097a:	0a12      	lsrs	r2, r2, #8
  40097c:	b292      	uxth	r2, r2
  40097e:	b2d2      	uxtb	r2, r2
  400980:	701a      	strb	r2, [r3, #0]
						 *respLen = 8;
  400982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400984:	2208      	movs	r2, #8
  400986:	701a      	strb	r2, [r3, #0]
						 
						 /* Process Write Reg Req */
						 if(writeFunc!=NULL)
  400988:	4b0d      	ldr	r3, [pc, #52]	; (4009c0 <ParseMbusPkt+0x2d0>)
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	2b00      	cmp	r3, #0
  40098e:	f000 80d6 	beq.w	400b3e <ParseMbusPkt+0x44e>
							writeFunc(mBusRegs,regAddr,1);
  400992:	4b0b      	ldr	r3, [pc, #44]	; (4009c0 <ParseMbusPkt+0x2d0>)
  400994:	681b      	ldr	r3, [r3, #0]
  400996:	8b7a      	ldrh	r2, [r7, #26]
  400998:	b2d1      	uxtb	r1, r2
  40099a:	2201      	movs	r2, #1
  40099c:	4807      	ldr	r0, [pc, #28]	; (4009bc <ParseMbusPkt+0x2cc>)
  40099e:	4798      	blx	r3
					 /* Illegal Data Value Error */
					 genErrRsp = 1;
					 expFuncCode = 0x86;
					 expCode = 0x03;
				 }
				 break;
  4009a0:	e0cd      	b.n	400b3e <ParseMbusPkt+0x44e>
							writeFunc(mBusRegs,regAddr,1);
					 }
					 else
					 {
						 /* Illegal Data Address Error */
						 genErrRsp = 1;
  4009a2:	2301      	movs	r3, #1
  4009a4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						 expFuncCode = 0x86;
  4009a8:	2386      	movs	r3, #134	; 0x86
  4009aa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
						 expCode = 0x02;
  4009ae:	2302      	movs	r3, #2
  4009b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
					 /* Illegal Data Value Error */
					 genErrRsp = 1;
					 expFuncCode = 0x86;
					 expCode = 0x03;
				 }
				 break;
  4009b4:	e0c3      	b.n	400b3e <ParseMbusPkt+0x44e>
  4009b6:	bf00      	nop
  4009b8:	00400ba9 	.word	0x00400ba9
  4009bc:	2000048c 	.word	0x2000048c
  4009c0:	2000271c 	.word	0x2000271c
				 case 0x10: /* Write Mul Register */
				 numReg = (((uint16_t)buff[4])<<8)|buff[5];
  4009c4:	68bb      	ldr	r3, [r7, #8]
  4009c6:	3304      	adds	r3, #4
  4009c8:	781b      	ldrb	r3, [r3, #0]
  4009ca:	021b      	lsls	r3, r3, #8
  4009cc:	b21a      	sxth	r2, r3
  4009ce:	68bb      	ldr	r3, [r7, #8]
  4009d0:	3305      	adds	r3, #5
  4009d2:	781b      	ldrb	r3, [r3, #0]
  4009d4:	b21b      	sxth	r3, r3
  4009d6:	4313      	orrs	r3, r2
  4009d8:	b21b      	sxth	r3, r3
  4009da:	833b      	strh	r3, [r7, #24]
				 /* 0x0001<= If Qty of Regs <= 0x007D */
				 if(numReg>=0x0001&&numReg<=0x007D)
  4009dc:	8b3b      	ldrh	r3, [r7, #24]
  4009de:	2b00      	cmp	r3, #0
  4009e0:	f000 8096 	beq.w	400b10 <ParseMbusPkt+0x420>
  4009e4:	8b3b      	ldrh	r3, [r7, #24]
  4009e6:	2b7d      	cmp	r3, #125	; 0x7d
  4009e8:	f200 8092 	bhi.w	400b10 <ParseMbusPkt+0x420>
				 {
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
  4009ec:	68bb      	ldr	r3, [r7, #8]
  4009ee:	3302      	adds	r3, #2
  4009f0:	781b      	ldrb	r3, [r3, #0]
  4009f2:	021b      	lsls	r3, r3, #8
  4009f4:	b21a      	sxth	r2, r3
  4009f6:	68bb      	ldr	r3, [r7, #8]
  4009f8:	3303      	adds	r3, #3
  4009fa:	781b      	ldrb	r3, [r3, #0]
  4009fc:	b21b      	sxth	r3, r3
  4009fe:	4313      	orrs	r3, r2
  400a00:	b21b      	sxth	r3, r3
  400a02:	837b      	strh	r3, [r7, #26]
					 /* Starting Addr == OK && Starting Addr + Qty of Regs == OK */
					 if((regAddr+numReg) <= MBUS_MAX_REGS)
  400a04:	8b7a      	ldrh	r2, [r7, #26]
  400a06:	8b3b      	ldrh	r3, [r7, #24]
  400a08:	4413      	add	r3, r2
  400a0a:	2b28      	cmp	r3, #40	; 0x28
  400a0c:	dc76      	bgt.n	400afc <ParseMbusPkt+0x40c>
					 {
						 /* Gen Valid Resp */
						 respBuff[0] = slaveAddr;
  400a0e:	687b      	ldr	r3, [r7, #4]
  400a10:	7bfa      	ldrb	r2, [r7, #15]
  400a12:	701a      	strb	r2, [r3, #0]
						 respBuff[1] = 0x10;
  400a14:	687b      	ldr	r3, [r7, #4]
  400a16:	3301      	adds	r3, #1
  400a18:	2210      	movs	r2, #16
  400a1a:	701a      	strb	r2, [r3, #0]
						 respBuff[2] = buff[2];
  400a1c:	687b      	ldr	r3, [r7, #4]
  400a1e:	3302      	adds	r3, #2
  400a20:	68ba      	ldr	r2, [r7, #8]
  400a22:	7892      	ldrb	r2, [r2, #2]
  400a24:	701a      	strb	r2, [r3, #0]
						 respBuff[3] = buff[3];
  400a26:	687b      	ldr	r3, [r7, #4]
  400a28:	3303      	adds	r3, #3
  400a2a:	68ba      	ldr	r2, [r7, #8]
  400a2c:	78d2      	ldrb	r2, [r2, #3]
  400a2e:	701a      	strb	r2, [r3, #0]
						 respBuff[4] = buff[4];
  400a30:	687b      	ldr	r3, [r7, #4]
  400a32:	3304      	adds	r3, #4
  400a34:	68ba      	ldr	r2, [r7, #8]
  400a36:	7912      	ldrb	r2, [r2, #4]
  400a38:	701a      	strb	r2, [r3, #0]
						 respBuff[5] = buff[5];
  400a3a:	687b      	ldr	r3, [r7, #4]
  400a3c:	3305      	adds	r3, #5
  400a3e:	68ba      	ldr	r2, [r7, #8]
  400a40:	7952      	ldrb	r2, [r2, #5]
  400a42:	701a      	strb	r2, [r3, #0]
						 crc = calcCRC(respBuff, 6);
  400a44:	2106      	movs	r1, #6
  400a46:	6878      	ldr	r0, [r7, #4]
  400a48:	4b54      	ldr	r3, [pc, #336]	; (400b9c <ParseMbusPkt+0x4ac>)
  400a4a:	4798      	blx	r3
  400a4c:	4603      	mov	r3, r0
  400a4e:	83fb      	strh	r3, [r7, #30]
						 respBuff[6] = (crc&0x00FF);
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	3306      	adds	r3, #6
  400a54:	8bfa      	ldrh	r2, [r7, #30]
  400a56:	b2d2      	uxtb	r2, r2
  400a58:	701a      	strb	r2, [r3, #0]
						 respBuff[7] = (crc>>8);
  400a5a:	687b      	ldr	r3, [r7, #4]
  400a5c:	3307      	adds	r3, #7
  400a5e:	8bfa      	ldrh	r2, [r7, #30]
  400a60:	0a12      	lsrs	r2, r2, #8
  400a62:	b292      	uxth	r2, r2
  400a64:	b2d2      	uxtb	r2, r2
  400a66:	701a      	strb	r2, [r3, #0]
						 *respLen = 8;
  400a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400a6a:	2208      	movs	r2, #8
  400a6c:	701a      	strb	r2, [r3, #0]
						 
						 /* Byte count */
						 numReg = 7 + buff[6];
  400a6e:	68bb      	ldr	r3, [r7, #8]
  400a70:	3306      	adds	r3, #6
  400a72:	781b      	ldrb	r3, [r3, #0]
  400a74:	b29b      	uxth	r3, r3
  400a76:	3307      	adds	r3, #7
  400a78:	833b      	strh	r3, [r7, #24]
						 ind = 0;
  400a7a:	2300      	movs	r3, #0
  400a7c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
						 for(i = 7; i < numReg; i++)
  400a80:	2307      	movs	r3, #7
  400a82:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  400a86:	e02a      	b.n	400ade <ParseMbusPkt+0x3ee>
						 {
							 if(i%2==1)
  400a88:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400a8c:	f003 0301 	and.w	r3, r3, #1
  400a90:	b2db      	uxtb	r3, r3
  400a92:	2b00      	cmp	r3, #0
  400a94:	d008      	beq.n	400aa8 <ParseMbusPkt+0x3b8>
							 {
								 regVal = ((uint16_t)buff[i])<<8;
  400a96:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400a9a:	68ba      	ldr	r2, [r7, #8]
  400a9c:	4413      	add	r3, r2
  400a9e:	781b      	ldrb	r3, [r3, #0]
  400aa0:	b29b      	uxth	r3, r3
  400aa2:	021b      	lsls	r3, r3, #8
  400aa4:	84fb      	strh	r3, [r7, #38]	; 0x26
  400aa6:	e015      	b.n	400ad4 <ParseMbusPkt+0x3e4>
							 }
							 else
							 {
								 regVal |= buff[i];
  400aa8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400aac:	68ba      	ldr	r2, [r7, #8]
  400aae:	4413      	add	r3, r2
  400ab0:	781b      	ldrb	r3, [r3, #0]
  400ab2:	b29a      	uxth	r2, r3
  400ab4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
  400ab6:	4313      	orrs	r3, r2
  400ab8:	84fb      	strh	r3, [r7, #38]	; 0x26
								 mBusRegs[regAddr+ind] = regVal;
  400aba:	8b7a      	ldrh	r2, [r7, #26]
  400abc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
  400ac0:	4413      	add	r3, r2
  400ac2:	4937      	ldr	r1, [pc, #220]	; (400ba0 <ParseMbusPkt+0x4b0>)
  400ac4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
  400ac6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								 ind ++;
  400aca:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
  400ace:	3301      	adds	r3, #1
  400ad0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
						 *respLen = 8;
						 
						 /* Byte count */
						 numReg = 7 + buff[6];
						 ind = 0;
						 for(i = 7; i < numReg; i++)
  400ad4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400ad8:	3301      	adds	r3, #1
  400ada:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  400ade:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400ae2:	b29b      	uxth	r3, r3
  400ae4:	8b3a      	ldrh	r2, [r7, #24]
  400ae6:	429a      	cmp	r2, r3
  400ae8:	d8ce      	bhi.n	400a88 <ParseMbusPkt+0x398>
								 mBusRegs[regAddr+ind] = regVal;
								 ind ++;
							 }
						 }
						 /* Process Write Reg Req */
						 writeFunc(mBusRegs,regAddr,ind);
  400aea:	4b2e      	ldr	r3, [pc, #184]	; (400ba4 <ParseMbusPkt+0x4b4>)
  400aec:	681b      	ldr	r3, [r3, #0]
  400aee:	8b7a      	ldrh	r2, [r7, #26]
  400af0:	b2d1      	uxtb	r1, r2
  400af2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
  400af6:	482a      	ldr	r0, [pc, #168]	; (400ba0 <ParseMbusPkt+0x4b0>)
  400af8:	4798      	blx	r3
				 /* 0x0001<= If Qty of Regs <= 0x007D */
				 if(numReg>=0x0001&&numReg<=0x007D)
				 {
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
					 /* Starting Addr == OK && Starting Addr + Qty of Regs == OK */
					 if((regAddr+numReg) <= MBUS_MAX_REGS)
  400afa:	e013      	b.n	400b24 <ParseMbusPkt+0x434>
						 writeFunc(mBusRegs,regAddr,ind);
					 }
					 else
					 {
						 /* Error code = 0x02 */
						 genErrRsp = 1;
  400afc:	2301      	movs	r3, #1
  400afe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						 expFuncCode = 0x90;
  400b02:	2390      	movs	r3, #144	; 0x90
  400b04:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
						 expCode = 0x02;
  400b08:	2302      	movs	r3, #2
  400b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 /* 0x0001<= If Qty of Regs <= 0x007D */
				 if(numReg>=0x0001&&numReg<=0x007D)
				 {
					 regAddr = (((uint16_t)buff[2])<<8)|(buff[3]);
					 /* Starting Addr == OK && Starting Addr + Qty of Regs == OK */
					 if((regAddr+numReg) <= MBUS_MAX_REGS)
  400b0e:	e009      	b.n	400b24 <ParseMbusPkt+0x434>
					 }
				 }
				 else
				 {
					 /* Error Code 0x03 */
					 genErrRsp = 1;
  400b10:	2301      	movs	r3, #1
  400b12:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
					 expFuncCode = 0x90;
  400b16:	2390      	movs	r3, #144	; 0x90
  400b18:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					 expCode = 0x03;
  400b1c:	2303      	movs	r3, #3
  400b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 }
				 break;
  400b22:	e00d      	b.n	400b40 <ParseMbusPkt+0x450>
  400b24:	e00c      	b.n	400b40 <ParseMbusPkt+0x450>
				 default:
				 /* Illegal Function Code Error */
				 /* Set MSB of recvd Function code */
				 /* Error Code 0x01 */
				 expFuncCode = fCode|(1<<7);
  400b26:	7dfb      	ldrb	r3, [r7, #23]
  400b28:	f063 037f 	orn	r3, r3, #127	; 0x7f
  400b2c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
				 expCode = 0x01;
  400b30:	2301      	movs	r3, #1
  400b32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 genErrRsp = 1;
  400b36:	2301      	movs	r3, #1
  400b38:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				 break;
  400b3c:	e000      	b.n	400b40 <ParseMbusPkt+0x450>
					 /* Illegal Data Value Error */
					 genErrRsp = 1;
					 expFuncCode = 0x86;
					 expCode = 0x03;
				 }
				 break;
  400b3e:	bf00      	nop
	 {
		 /* Calc CRC */
		 recvCrc = (((uint16_t)buff[len-1])<<8)|buff[len-2];
		 crc = calcCRC(buff,len-2);
		 /* If CRC Matched */
		 if(crc==recvCrc)
  400b40:	e002      	b.n	400b48 <ParseMbusPkt+0x458>
			 }
		 }
	 }
	 else
	 {
		 *respLen = 0;
  400b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400b44:	2200      	movs	r2, #0
  400b46:	701a      	strb	r2, [r3, #0]
	 }
	 
	 if(genErrRsp)
  400b48:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
  400b4c:	2b00      	cmp	r3, #0
  400b4e:	d021      	beq.n	400b94 <ParseMbusPkt+0x4a4>
	 {
		 respBuff[0] = slaveAddr;
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	7bfa      	ldrb	r2, [r7, #15]
  400b54:	701a      	strb	r2, [r3, #0]
		 respBuff[1] = expFuncCode;
  400b56:	687b      	ldr	r3, [r7, #4]
  400b58:	3301      	adds	r3, #1
  400b5a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
  400b5e:	701a      	strb	r2, [r3, #0]
		 respBuff[2] = expCode;
  400b60:	687b      	ldr	r3, [r7, #4]
  400b62:	3302      	adds	r3, #2
  400b64:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
  400b68:	701a      	strb	r2, [r3, #0]
		 crc = calcCRC(respBuff, 3);
  400b6a:	2103      	movs	r1, #3
  400b6c:	6878      	ldr	r0, [r7, #4]
  400b6e:	4b0b      	ldr	r3, [pc, #44]	; (400b9c <ParseMbusPkt+0x4ac>)
  400b70:	4798      	blx	r3
  400b72:	4603      	mov	r3, r0
  400b74:	83fb      	strh	r3, [r7, #30]
		 respBuff[3] = (crc&0x00FF);
  400b76:	687b      	ldr	r3, [r7, #4]
  400b78:	3303      	adds	r3, #3
  400b7a:	8bfa      	ldrh	r2, [r7, #30]
  400b7c:	b2d2      	uxtb	r2, r2
  400b7e:	701a      	strb	r2, [r3, #0]
		 respBuff[4] = (crc>>8);
  400b80:	687b      	ldr	r3, [r7, #4]
  400b82:	3304      	adds	r3, #4
  400b84:	8bfa      	ldrh	r2, [r7, #30]
  400b86:	0a12      	lsrs	r2, r2, #8
  400b88:	b292      	uxth	r2, r2
  400b8a:	b2d2      	uxtb	r2, r2
  400b8c:	701a      	strb	r2, [r3, #0]
		 *respLen = 5;
  400b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400b90:	2205      	movs	r2, #5
  400b92:	701a      	strb	r2, [r3, #0]
	 }
 }
  400b94:	bf00      	nop
  400b96:	3728      	adds	r7, #40	; 0x28
  400b98:	46bd      	mov	sp, r7
  400b9a:	bd80      	pop	{r7, pc}
  400b9c:	00400ba9 	.word	0x00400ba9
  400ba0:	2000048c 	.word	0x2000048c
  400ba4:	2000271c 	.word	0x2000271c

00400ba8 <calcCRC>:

 uint16_t calcCRC(uint8_t *buff, uint8_t len)
 {
  400ba8:	b480      	push	{r7}
  400baa:	b085      	sub	sp, #20
  400bac:	af00      	add	r7, sp, #0
  400bae:	6078      	str	r0, [r7, #4]
  400bb0:	460b      	mov	r3, r1
  400bb2:	70fb      	strb	r3, [r7, #3]
	 uint16_t crcReg = 0xFFFF;
  400bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400bb8:	81fb      	strh	r3, [r7, #14]
	 uint8_t i = 0, j=0;
  400bba:	2300      	movs	r3, #0
  400bbc:	737b      	strb	r3, [r7, #13]
  400bbe:	2300      	movs	r3, #0
  400bc0:	733b      	strb	r3, [r7, #12]

	 for(i=0;i<len;i++)
  400bc2:	2300      	movs	r3, #0
  400bc4:	737b      	strb	r3, [r7, #13]
  400bc6:	e026      	b.n	400c16 <calcCRC+0x6e>
	 {
		 crcReg = crcReg ^ buff[i];
  400bc8:	7b7b      	ldrb	r3, [r7, #13]
  400bca:	687a      	ldr	r2, [r7, #4]
  400bcc:	4413      	add	r3, r2
  400bce:	781b      	ldrb	r3, [r3, #0]
  400bd0:	b29a      	uxth	r2, r3
  400bd2:	89fb      	ldrh	r3, [r7, #14]
  400bd4:	4053      	eors	r3, r2
  400bd6:	81fb      	strh	r3, [r7, #14]
		 for(j=0;j<8;j++)
  400bd8:	2300      	movs	r3, #0
  400bda:	733b      	strb	r3, [r7, #12]
  400bdc:	e015      	b.n	400c0a <calcCRC+0x62>
		 {

			 if(bitIsSet(crcReg,0))
  400bde:	89fb      	ldrh	r3, [r7, #14]
  400be0:	f003 0301 	and.w	r3, r3, #1
  400be4:	2b00      	cmp	r3, #0
  400be6:	d00a      	beq.n	400bfe <calcCRC+0x56>
			 {
				 crcReg = crcReg >> 1;
  400be8:	89fb      	ldrh	r3, [r7, #14]
  400bea:	085b      	lsrs	r3, r3, #1
  400bec:	81fb      	strh	r3, [r7, #14]
				 crcReg = crcReg ^ MBUS_CRC_POLY;
  400bee:	89fb      	ldrh	r3, [r7, #14]
  400bf0:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
  400bf4:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
  400bf8:	43db      	mvns	r3, r3
  400bfa:	81fb      	strh	r3, [r7, #14]
  400bfc:	e002      	b.n	400c04 <calcCRC+0x5c>
			 }
			 else
			 {
				 crcReg = crcReg >> 1;
  400bfe:	89fb      	ldrh	r3, [r7, #14]
  400c00:	085b      	lsrs	r3, r3, #1
  400c02:	81fb      	strh	r3, [r7, #14]
	 uint8_t i = 0, j=0;

	 for(i=0;i<len;i++)
	 {
		 crcReg = crcReg ^ buff[i];
		 for(j=0;j<8;j++)
  400c04:	7b3b      	ldrb	r3, [r7, #12]
  400c06:	3301      	adds	r3, #1
  400c08:	733b      	strb	r3, [r7, #12]
  400c0a:	7b3b      	ldrb	r3, [r7, #12]
  400c0c:	2b07      	cmp	r3, #7
  400c0e:	d9e6      	bls.n	400bde <calcCRC+0x36>
 uint16_t calcCRC(uint8_t *buff, uint8_t len)
 {
	 uint16_t crcReg = 0xFFFF;
	 uint8_t i = 0, j=0;

	 for(i=0;i<len;i++)
  400c10:	7b7b      	ldrb	r3, [r7, #13]
  400c12:	3301      	adds	r3, #1
  400c14:	737b      	strb	r3, [r7, #13]
  400c16:	7b7a      	ldrb	r2, [r7, #13]
  400c18:	78fb      	ldrb	r3, [r7, #3]
  400c1a:	429a      	cmp	r2, r3
  400c1c:	d3d4      	bcc.n	400bc8 <calcCRC+0x20>
			 {
				 crcReg = crcReg >> 1;
			 }
		 }
	 }
	 return crcReg;
  400c1e:	89fb      	ldrh	r3, [r7, #14]
 }
  400c20:	4618      	mov	r0, r3
  400c22:	3714      	adds	r7, #20
  400c24:	46bd      	mov	sp, r7
  400c26:	bc80      	pop	{r7}
  400c28:	4770      	bx	lr
  400c2a:	bf00      	nop

00400c2c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400c2c:	b480      	push	{r7}
  400c2e:	b083      	sub	sp, #12
  400c30:	af00      	add	r7, sp, #0
  400c32:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c34:	687b      	ldr	r3, [r7, #4]
  400c36:	2b07      	cmp	r3, #7
  400c38:	d825      	bhi.n	400c86 <osc_get_rate+0x5a>
  400c3a:	a201      	add	r2, pc, #4	; (adr r2, 400c40 <osc_get_rate+0x14>)
  400c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c40:	00400c61 	.word	0x00400c61
  400c44:	00400c67 	.word	0x00400c67
  400c48:	00400c6d 	.word	0x00400c6d
  400c4c:	00400c73 	.word	0x00400c73
  400c50:	00400c77 	.word	0x00400c77
  400c54:	00400c7b 	.word	0x00400c7b
  400c58:	00400c7f 	.word	0x00400c7f
  400c5c:	00400c83 	.word	0x00400c83
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400c60:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400c64:	e010      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400c66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400c6a:	e00d      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400c6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400c70:	e00a      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400c72:	4b08      	ldr	r3, [pc, #32]	; (400c94 <osc_get_rate+0x68>)
  400c74:	e008      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400c76:	4b08      	ldr	r3, [pc, #32]	; (400c98 <osc_get_rate+0x6c>)
  400c78:	e006      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400c7a:	4b08      	ldr	r3, [pc, #32]	; (400c9c <osc_get_rate+0x70>)
  400c7c:	e004      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400c7e:	4b07      	ldr	r3, [pc, #28]	; (400c9c <osc_get_rate+0x70>)
  400c80:	e002      	b.n	400c88 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400c82:	4b06      	ldr	r3, [pc, #24]	; (400c9c <osc_get_rate+0x70>)
  400c84:	e000      	b.n	400c88 <osc_get_rate+0x5c>
	}

	return 0;
  400c86:	2300      	movs	r3, #0
}
  400c88:	4618      	mov	r0, r3
  400c8a:	370c      	adds	r7, #12
  400c8c:	46bd      	mov	sp, r7
  400c8e:	bc80      	pop	{r7}
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop
  400c94:	003d0900 	.word	0x003d0900
  400c98:	007a1200 	.word	0x007a1200
  400c9c:	00b71b00 	.word	0x00b71b00

00400ca0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400ca0:	b580      	push	{r7, lr}
  400ca2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400ca4:	2006      	movs	r0, #6
  400ca6:	4b04      	ldr	r3, [pc, #16]	; (400cb8 <sysclk_get_main_hz+0x18>)
  400ca8:	4798      	blx	r3
  400caa:	4602      	mov	r2, r0
  400cac:	4613      	mov	r3, r2
  400cae:	009b      	lsls	r3, r3, #2
  400cb0:	4413      	add	r3, r2
  400cb2:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400cb4:	4618      	mov	r0, r3
  400cb6:	bd80      	pop	{r7, pc}
  400cb8:	00400c2d 	.word	0x00400c2d

00400cbc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400cbc:	b580      	push	{r7, lr}
  400cbe:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400cc0:	4b02      	ldr	r3, [pc, #8]	; (400ccc <sysclk_get_cpu_hz+0x10>)
  400cc2:	4798      	blx	r3
  400cc4:	4603      	mov	r3, r0
  400cc6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400cc8:	4618      	mov	r0, r3
  400cca:	bd80      	pop	{r7, pc}
  400ccc:	00400ca1 	.word	0x00400ca1

00400cd0 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400cd0:	b580      	push	{r7, lr}
  400cd2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400cd4:	4b02      	ldr	r3, [pc, #8]	; (400ce0 <sysclk_get_peripheral_hz+0x10>)
  400cd6:	4798      	blx	r3
  400cd8:	4603      	mov	r3, r0
  400cda:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400cdc:	4618      	mov	r0, r3
  400cde:	bd80      	pop	{r7, pc}
  400ce0:	00400ca1 	.word	0x00400ca1

00400ce4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400ce4:	b580      	push	{r7, lr}
  400ce6:	b082      	sub	sp, #8
  400ce8:	af00      	add	r7, sp, #0
  400cea:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400cec:	6878      	ldr	r0, [r7, #4]
  400cee:	4b03      	ldr	r3, [pc, #12]	; (400cfc <sysclk_enable_peripheral_clock+0x18>)
  400cf0:	4798      	blx	r3
}
  400cf2:	bf00      	nop
  400cf4:	3708      	adds	r7, #8
  400cf6:	46bd      	mov	sp, r7
  400cf8:	bd80      	pop	{r7, pc}
  400cfa:	bf00      	nop
  400cfc:	00404dd5 	.word	0x00404dd5

00400d00 <RTCIntHandler>:

static void InitTWI(void);

/* RTC 1 Min ISR */
void RTCIntHandler(uint32_t ul_id, uint32_t ul_mask)
{
  400d00:	b480      	push	{r7}
  400d02:	b083      	sub	sp, #12
  400d04:	af00      	add	r7, sp, #0
  400d06:	6078      	str	r0, [r7, #4]
  400d08:	6039      	str	r1, [r7, #0]
    if (PIN_RTC_INT_PIO_ID != ul_id || PIN_RTC_INT_MASK != ul_mask)
  400d0a:	687b      	ldr	r3, [r7, #4]
  400d0c:	2b0b      	cmp	r3, #11
  400d0e:	d113      	bne.n	400d38 <RTCIntHandler+0x38>
  400d10:	683b      	ldr	r3, [r7, #0]
  400d12:	2b01      	cmp	r3, #1
  400d14:	d110      	bne.n	400d38 <RTCIntHandler+0x38>
		return;
	
    /* If Auto Mode */
    if(!mBusRegs[MBUS_REG_OPMODE])
  400d16:	4b0b      	ldr	r3, [pc, #44]	; (400d44 <RTCIntHandler+0x44>)
  400d18:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d10d      	bne.n	400d3a <RTCIntHandler+0x3a>
    {
        /* Increment Time Var */
        if(minCtr < TRACKING_INTERVAL)
  400d1e:	4b0a      	ldr	r3, [pc, #40]	; (400d48 <RTCIntHandler+0x48>)
  400d20:	781b      	ldrb	r3, [r3, #0]
  400d22:	b2db      	uxtb	r3, r3
  400d24:	2b02      	cmp	r3, #2
  400d26:	d808      	bhi.n	400d3a <RTCIntHandler+0x3a>
            minCtr++;
  400d28:	4b07      	ldr	r3, [pc, #28]	; (400d48 <RTCIntHandler+0x48>)
  400d2a:	781b      	ldrb	r3, [r3, #0]
  400d2c:	b2db      	uxtb	r3, r3
  400d2e:	3301      	adds	r3, #1
  400d30:	b2da      	uxtb	r2, r3
  400d32:	4b05      	ldr	r3, [pc, #20]	; (400d48 <RTCIntHandler+0x48>)
  400d34:	701a      	strb	r2, [r3, #0]
  400d36:	e000      	b.n	400d3a <RTCIntHandler+0x3a>

/* RTC 1 Min ISR */
void RTCIntHandler(uint32_t ul_id, uint32_t ul_mask)
{
    if (PIN_RTC_INT_PIO_ID != ul_id || PIN_RTC_INT_MASK != ul_mask)
		return;
  400d38:	bf00      	nop
    {
        /* Increment Time Var */
        if(minCtr < TRACKING_INTERVAL)
            minCtr++;
    }
}
  400d3a:	370c      	adds	r7, #12
  400d3c:	46bd      	mov	sp, r7
  400d3e:	bc80      	pop	{r7}
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	2000048c 	.word	0x2000048c
  400d48:	200004dd 	.word	0x200004dd

00400d4c <vPvTrackerTask>:

void vPvTrackerTask(void *pvParameters)
{
  400d4c:	b580      	push	{r7, lr}
  400d4e:	b084      	sub	sp, #16
  400d50:	af00      	add	r7, sp, #0
  400d52:	6078      	str	r0, [r7, #4]
    uint8_t status = 0;
  400d54:	2300      	movs	r3, #0
  400d56:	73fb      	strb	r3, [r7, #15]
    #endif
	
	/* These Init routines are shifted here because they should only be called after the scheduler has started */
	/* Init Accelerometer */
	#ifndef ICM20648_USE_RTOS_API
		ICMInitialize(BOARD_TWI, ICM_ADDR);
  400d58:	2169      	movs	r1, #105	; 0x69
  400d5a:	4816      	ldr	r0, [pc, #88]	; (400db4 <vPvTrackerTask+0x68>)
  400d5c:	4b16      	ldr	r3, [pc, #88]	; (400db8 <vPvTrackerTask+0x6c>)
  400d5e:	4798      	blx	r3
		ICMInitializeTo(twiPort, ICM_ADDR, 50);
	#endif

	/* Init RTC 1 min Alarm */
	#ifndef DS3231_USE_RTOS_API
		DSEnAL2(BOARD_TWI, 1);
  400d60:	2101      	movs	r1, #1
  400d62:	4814      	ldr	r0, [pc, #80]	; (400db4 <vPvTrackerTask+0x68>)
  400d64:	4b15      	ldr	r3, [pc, #84]	; (400dbc <vPvTrackerTask+0x70>)
  400d66:	4798      	blx	r3

	while(1)
    {
		/* Clear RTC interrupt flag */
		#ifndef DS3231_USE_RTOS_API
			DSReadByte(BOARD_TWI, DS_REG_STAT,&status);
  400d68:	f107 030f 	add.w	r3, r7, #15
  400d6c:	461a      	mov	r2, r3
  400d6e:	210f      	movs	r1, #15
  400d70:	4810      	ldr	r0, [pc, #64]	; (400db4 <vPvTrackerTask+0x68>)
  400d72:	4b13      	ldr	r3, [pc, #76]	; (400dc0 <vPvTrackerTask+0x74>)
  400d74:	4798      	blx	r3
		#else
			DSReadByteTo(twiPort, DS_REG_STAT,&status,50);
		#endif
        if(status&0x02)
  400d76:	7bfb      	ldrb	r3, [r7, #15]
  400d78:	f003 0302 	and.w	r3, r3, #2
  400d7c:	2b00      	cmp	r3, #0
  400d7e:	d004      	beq.n	400d8a <vPvTrackerTask+0x3e>
        {
            /* Clear Status Reg */
			#ifndef DS3231_USE_RTOS_API
				DSWriteByte(BOARD_TWI, DS_REG_STAT, 0x00);
  400d80:	2200      	movs	r2, #0
  400d82:	210f      	movs	r1, #15
  400d84:	480b      	ldr	r0, [pc, #44]	; (400db4 <vPvTrackerTask+0x68>)
  400d86:	4b0f      	ldr	r3, [pc, #60]	; (400dc4 <vPvTrackerTask+0x78>)
  400d88:	4798      	blx	r3
				DSWriteByteTo(twiPort, DS_REG_STAT, 0x00, 50);
			#endif
        }
        
        /* In Tracking i.e. Auto Mode */
        if(!mBusRegs[MBUS_REG_OPMODE])
  400d8a:	4b0f      	ldr	r3, [pc, #60]	; (400dc8 <vPvTrackerTask+0x7c>)
  400d8c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
  400d8e:	2b00      	cmp	r3, #0
  400d90:	d10a      	bne.n	400da8 <vPvTrackerTask+0x5c>
        {
			/* If Tracking Time Expired */
            if(minCtr >= TRACKING_INTERVAL)
  400d92:	4b0e      	ldr	r3, [pc, #56]	; (400dcc <vPvTrackerTask+0x80>)
  400d94:	781b      	ldrb	r3, [r3, #0]
  400d96:	b2db      	uxtb	r3, r3
  400d98:	2b02      	cmp	r3, #2
  400d9a:	d907      	bls.n	400dac <vPvTrackerTask+0x60>
            {
                PVTrack();
  400d9c:	4b0c      	ldr	r3, [pc, #48]	; (400dd0 <vPvTrackerTask+0x84>)
  400d9e:	4798      	blx	r3
                minCtr = 0;
  400da0:	4b0a      	ldr	r3, [pc, #40]	; (400dcc <vPvTrackerTask+0x80>)
  400da2:	2200      	movs	r2, #0
  400da4:	701a      	strb	r2, [r3, #0]
  400da6:	e001      	b.n	400dac <vPvTrackerTask+0x60>
            /* LED1 Heart Beat Status (No Block) */
        }
        else //if(mBusRegs[MBUS_REG_OPMODE] == 1)
        {
            /* In Manual / Windspeed / Cleaning Mode */
            TestCode();
  400da8:	4b0a      	ldr	r3, [pc, #40]	; (400dd4 <vPvTrackerTask+0x88>)
  400daa:	4798      	blx	r3
// 		}
// 		else if(mBusRegs[MBUS_REG_OPMODE] == 3)
// 		{
// 			/* Cleaning Mode */
// 		}
		vTaskDelay(200 / portTICK_RATE_MS);
  400dac:	2028      	movs	r0, #40	; 0x28
  400dae:	4b0a      	ldr	r3, [pc, #40]	; (400dd8 <vPvTrackerTask+0x8c>)
  400db0:	4798      	blx	r3
    }
  400db2:	e7d9      	b.n	400d68 <vPvTrackerTask+0x1c>
  400db4:	40018000 	.word	0x40018000
  400db8:	0040058d 	.word	0x0040058d
  400dbc:	004004a5 	.word	0x004004a5
  400dc0:	00400551 	.word	0x00400551
  400dc4:	00400515 	.word	0x00400515
  400dc8:	2000048c 	.word	0x2000048c
  400dcc:	200004dd 	.word	0x200004dd
  400dd0:	004013a5 	.word	0x004013a5
  400dd4:	0040177d 	.word	0x0040177d
  400dd8:	00406181 	.word	0x00406181

00400ddc <vPvTrackerInit>:
}

void vPvTrackerInit(void)
{
  400ddc:	b580      	push	{r7, lr}
  400dde:	af00      	add	r7, sp, #0
    /* Initialize all peripherals */
    /* Initialize TWI Port */
    //InitTwiRTOS();
	InitTWI();
  400de0:	4b04      	ldr	r3, [pc, #16]	; (400df4 <vPvTrackerInit+0x18>)
  400de2:	4798      	blx	r3
	/* Init TWI ADC */

	/* Initialize Variables from EEPROM */
    InitVars(); 
  400de4:	4b04      	ldr	r3, [pc, #16]	; (400df8 <vPvTrackerInit+0x1c>)
  400de6:	4798      	blx	r3
    
    /* Init Motor Controller */
	#ifndef MOTOR_CTRL_A4955
	#else
		/* Put driver in sleep mode */
		gpio_set_pin_low(PIN_MOTOR_SLP_IDX);
  400de8:	2022      	movs	r0, #34	; 0x22
  400dea:	4b04      	ldr	r3, [pc, #16]	; (400dfc <vPvTrackerInit+0x20>)
  400dec:	4798      	blx	r3
	#endif
}
  400dee:	bf00      	nop
  400df0:	bd80      	pop	{r7, pc}
  400df2:	bf00      	nop
  400df4:	00401355 	.word	0x00401355
  400df8:	00400e01 	.word	0x00400e01
  400dfc:	00404545 	.word	0x00404545

00400e00 <InitVars>:

/* Initializes RAM variables from Ext. EERPOM */
void InitVars(void)
{
  400e00:	b590      	push	{r4, r7, lr}
  400e02:	b08f      	sub	sp, #60	; 0x3c
  400e04:	af02      	add	r7, sp, #8
    uint16_t *ptr;
	uint8_t *ptr8;

	uint8_t memBuff[(EE_REG_DEFCONFIG - EE_REG_BASE) + 1];
    /* Read vars from Memory */
	ReadEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_BASE, memBuff, (EE_REG_DEFCONFIG - EE_REG_BASE) + 1);
  400e06:	1d3a      	adds	r2, r7, #4
  400e08:	2323      	movs	r3, #35	; 0x23
  400e0a:	9300      	str	r3, [sp, #0]
  400e0c:	4613      	mov	r3, r2
  400e0e:	2200      	movs	r2, #0
  400e10:	2150      	movs	r1, #80	; 0x50
  400e12:	4896      	ldr	r0, [pc, #600]	; (40106c <InitVars+0x26c>)
  400e14:	4c96      	ldr	r4, [pc, #600]	; (401070 <InitVars+0x270>)
  400e16:	47a0      	blx	r4
	
	#ifndef FORCE_WRITE_DEF_VALS
		/* Check for known value in default config register */
		if(memBuff[(EE_REG_DEFCONFIG - EE_REG_BASE)] == 0xAB)
  400e18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  400e1c:	2bab      	cmp	r3, #171	; 0xab
  400e1e:	f040 818b 	bne.w	401138 <InitVars+0x338>
		{
			/* Configuration already exists, load values from EEPROM */
		
			/* Update LATL and LATH Regs */
			mBusRegs[MBUS_REG_LATL] = memBuff[EE_REG_LAT1 - EE_REG_BASE];
  400e22:	797b      	ldrb	r3, [r7, #5]
  400e24:	b29a      	uxth	r2, r3
  400e26:	4b93      	ldr	r3, [pc, #588]	; (401074 <InitVars+0x274>)
  400e28:	821a      	strh	r2, [r3, #16]
			mBusRegs[MBUS_REG_LATL] = (mBusRegs[MBUS_REG_LATL]<<8) | memBuff[EE_REG_LAT0 - EE_REG_BASE];
  400e2a:	4b92      	ldr	r3, [pc, #584]	; (401074 <InitVars+0x274>)
  400e2c:	8a1b      	ldrh	r3, [r3, #16]
  400e2e:	021b      	lsls	r3, r3, #8
  400e30:	b21a      	sxth	r2, r3
  400e32:	793b      	ldrb	r3, [r7, #4]
  400e34:	b21b      	sxth	r3, r3
  400e36:	4313      	orrs	r3, r2
  400e38:	b21b      	sxth	r3, r3
  400e3a:	b29a      	uxth	r2, r3
  400e3c:	4b8d      	ldr	r3, [pc, #564]	; (401074 <InitVars+0x274>)
  400e3e:	821a      	strh	r2, [r3, #16]
			mBusRegs[MBUS_REG_LATH] = memBuff[EE_REG_LAT3 - EE_REG_BASE];
  400e40:	79fb      	ldrb	r3, [r7, #7]
  400e42:	b29a      	uxth	r2, r3
  400e44:	4b8b      	ldr	r3, [pc, #556]	; (401074 <InitVars+0x274>)
  400e46:	825a      	strh	r2, [r3, #18]
			mBusRegs[MBUS_REG_LATH] = (mBusRegs[MBUS_REG_LATH]<<8) | memBuff[EE_REG_LAT2 - EE_REG_BASE];
  400e48:	4b8a      	ldr	r3, [pc, #552]	; (401074 <InitVars+0x274>)
  400e4a:	8a5b      	ldrh	r3, [r3, #18]
  400e4c:	021b      	lsls	r3, r3, #8
  400e4e:	b21a      	sxth	r2, r3
  400e50:	79bb      	ldrb	r3, [r7, #6]
  400e52:	b21b      	sxth	r3, r3
  400e54:	4313      	orrs	r3, r2
  400e56:	b21b      	sxth	r3, r3
  400e58:	b29a      	uxth	r2, r3
  400e5a:	4b86      	ldr	r3, [pc, #536]	; (401074 <InitVars+0x274>)
  400e5c:	825a      	strh	r2, [r3, #18]
		
			/* Update LONL and LONH Regs */
			mBusRegs[MBUS_REG_LONL] = memBuff[EE_REG_LON1 - EE_REG_BASE];
  400e5e:	7a7b      	ldrb	r3, [r7, #9]
  400e60:	b29a      	uxth	r2, r3
  400e62:	4b84      	ldr	r3, [pc, #528]	; (401074 <InitVars+0x274>)
  400e64:	829a      	strh	r2, [r3, #20]
			mBusRegs[MBUS_REG_LONL] = (mBusRegs[MBUS_REG_LONL]<<8) | memBuff[EE_REG_LON0 - EE_REG_BASE];
  400e66:	4b83      	ldr	r3, [pc, #524]	; (401074 <InitVars+0x274>)
  400e68:	8a9b      	ldrh	r3, [r3, #20]
  400e6a:	021b      	lsls	r3, r3, #8
  400e6c:	b21a      	sxth	r2, r3
  400e6e:	7a3b      	ldrb	r3, [r7, #8]
  400e70:	b21b      	sxth	r3, r3
  400e72:	4313      	orrs	r3, r2
  400e74:	b21b      	sxth	r3, r3
  400e76:	b29a      	uxth	r2, r3
  400e78:	4b7e      	ldr	r3, [pc, #504]	; (401074 <InitVars+0x274>)
  400e7a:	829a      	strh	r2, [r3, #20]
			mBusRegs[MBUS_REG_LONH] = memBuff[EE_REG_LON3 - EE_REG_BASE];
  400e7c:	7afb      	ldrb	r3, [r7, #11]
  400e7e:	b29a      	uxth	r2, r3
  400e80:	4b7c      	ldr	r3, [pc, #496]	; (401074 <InitVars+0x274>)
  400e82:	82da      	strh	r2, [r3, #22]
			mBusRegs[MBUS_REG_LONH] = (mBusRegs[MBUS_REG_LONH]<<8) | memBuff[EE_REG_LON2 - EE_REG_BASE];
  400e84:	4b7b      	ldr	r3, [pc, #492]	; (401074 <InitVars+0x274>)
  400e86:	8adb      	ldrh	r3, [r3, #22]
  400e88:	021b      	lsls	r3, r3, #8
  400e8a:	b21a      	sxth	r2, r3
  400e8c:	7abb      	ldrb	r3, [r7, #10]
  400e8e:	b21b      	sxth	r3, r3
  400e90:	4313      	orrs	r3, r2
  400e92:	b21b      	sxth	r3, r3
  400e94:	b29a      	uxth	r2, r3
  400e96:	4b77      	ldr	r3, [pc, #476]	; (401074 <InitVars+0x274>)
  400e98:	82da      	strh	r2, [r3, #22]
		
			/* Update TZL and TZH Regs */
			mBusRegs[MBUS_REG_TZL] = memBuff[EE_REG_TZ1 - EE_REG_BASE];
  400e9a:	7b7b      	ldrb	r3, [r7, #13]
  400e9c:	b29a      	uxth	r2, r3
  400e9e:	4b75      	ldr	r3, [pc, #468]	; (401074 <InitVars+0x274>)
  400ea0:	831a      	strh	r2, [r3, #24]
			mBusRegs[MBUS_REG_TZL] = (mBusRegs[MBUS_REG_TZL]<<8) | memBuff[EE_REG_TZ0 - EE_REG_BASE];
  400ea2:	4b74      	ldr	r3, [pc, #464]	; (401074 <InitVars+0x274>)
  400ea4:	8b1b      	ldrh	r3, [r3, #24]
  400ea6:	021b      	lsls	r3, r3, #8
  400ea8:	b21a      	sxth	r2, r3
  400eaa:	7b3b      	ldrb	r3, [r7, #12]
  400eac:	b21b      	sxth	r3, r3
  400eae:	4313      	orrs	r3, r2
  400eb0:	b21b      	sxth	r3, r3
  400eb2:	b29a      	uxth	r2, r3
  400eb4:	4b6f      	ldr	r3, [pc, #444]	; (401074 <InitVars+0x274>)
  400eb6:	831a      	strh	r2, [r3, #24]
			mBusRegs[MBUS_REG_TZH] = memBuff[EE_REG_TZ3 - EE_REG_BASE];
  400eb8:	7bfb      	ldrb	r3, [r7, #15]
  400eba:	b29a      	uxth	r2, r3
  400ebc:	4b6d      	ldr	r3, [pc, #436]	; (401074 <InitVars+0x274>)
  400ebe:	835a      	strh	r2, [r3, #26]
			mBusRegs[MBUS_REG_TZH] = (mBusRegs[MBUS_REG_TZH]<<8) | memBuff[EE_REG_TZ2 - EE_REG_BASE];
  400ec0:	4b6c      	ldr	r3, [pc, #432]	; (401074 <InitVars+0x274>)
  400ec2:	8b5b      	ldrh	r3, [r3, #26]
  400ec4:	021b      	lsls	r3, r3, #8
  400ec6:	b21a      	sxth	r2, r3
  400ec8:	7bbb      	ldrb	r3, [r7, #14]
  400eca:	b21b      	sxth	r3, r3
  400ecc:	4313      	orrs	r3, r2
  400ece:	b21b      	sxth	r3, r3
  400ed0:	b29a      	uxth	r2, r3
  400ed2:	4b68      	ldr	r3, [pc, #416]	; (401074 <InitVars+0x274>)
  400ed4:	835a      	strh	r2, [r3, #26]
		
			/* Update DISTL and DISTH Regs */
			mBusRegs[MBUS_REG_DISTL] = memBuff[EE_REG_DIST1 - EE_REG_BASE];
  400ed6:	7c7b      	ldrb	r3, [r7, #17]
  400ed8:	b29a      	uxth	r2, r3
  400eda:	4b66      	ldr	r3, [pc, #408]	; (401074 <InitVars+0x274>)
  400edc:	879a      	strh	r2, [r3, #60]	; 0x3c
			mBusRegs[MBUS_REG_DISTL] = (mBusRegs[MBUS_REG_DISTL]<<8) | memBuff[EE_REG_DIST0 - EE_REG_BASE];
  400ede:	4b65      	ldr	r3, [pc, #404]	; (401074 <InitVars+0x274>)
  400ee0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
  400ee2:	021b      	lsls	r3, r3, #8
  400ee4:	b21a      	sxth	r2, r3
  400ee6:	7c3b      	ldrb	r3, [r7, #16]
  400ee8:	b21b      	sxth	r3, r3
  400eea:	4313      	orrs	r3, r2
  400eec:	b21b      	sxth	r3, r3
  400eee:	b29a      	uxth	r2, r3
  400ef0:	4b60      	ldr	r3, [pc, #384]	; (401074 <InitVars+0x274>)
  400ef2:	879a      	strh	r2, [r3, #60]	; 0x3c
			mBusRegs[MBUS_REG_DISTH] = memBuff[EE_REG_DIST3 - EE_REG_BASE];
  400ef4:	7cfb      	ldrb	r3, [r7, #19]
  400ef6:	b29a      	uxth	r2, r3
  400ef8:	4b5e      	ldr	r3, [pc, #376]	; (401074 <InitVars+0x274>)
  400efa:	87da      	strh	r2, [r3, #62]	; 0x3e
			mBusRegs[MBUS_REG_DISTH] = (mBusRegs[MBUS_REG_DISTH]<<8) | memBuff[EE_REG_DIST2 - EE_REG_BASE];
  400efc:	4b5d      	ldr	r3, [pc, #372]	; (401074 <InitVars+0x274>)
  400efe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
  400f00:	021b      	lsls	r3, r3, #8
  400f02:	b21a      	sxth	r2, r3
  400f04:	7cbb      	ldrb	r3, [r7, #18]
  400f06:	b21b      	sxth	r3, r3
  400f08:	4313      	orrs	r3, r2
  400f0a:	b21b      	sxth	r3, r3
  400f0c:	b29a      	uxth	r2, r3
  400f0e:	4b59      	ldr	r3, [pc, #356]	; (401074 <InitVars+0x274>)
  400f10:	87da      	strh	r2, [r3, #62]	; 0x3e

			/* Update WIDTHL and WIDTH Regs */
			mBusRegs[MBUS_REG_WIDTHL] = memBuff[EE_REG_WIDTH1 - EE_REG_BASE];
  400f12:	7d7b      	ldrb	r3, [r7, #21]
  400f14:	b29a      	uxth	r2, r3
  400f16:	4b57      	ldr	r3, [pc, #348]	; (401074 <InitVars+0x274>)
  400f18:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			mBusRegs[MBUS_REG_WIDTHL] = (mBusRegs[MBUS_REG_WIDTHL]<<8) | memBuff[EE_REG_WIDTH0 - EE_REG_BASE];
  400f1c:	4b55      	ldr	r3, [pc, #340]	; (401074 <InitVars+0x274>)
  400f1e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
  400f22:	021b      	lsls	r3, r3, #8
  400f24:	b21a      	sxth	r2, r3
  400f26:	7d3b      	ldrb	r3, [r7, #20]
  400f28:	b21b      	sxth	r3, r3
  400f2a:	4313      	orrs	r3, r2
  400f2c:	b21b      	sxth	r3, r3
  400f2e:	b29a      	uxth	r2, r3
  400f30:	4b50      	ldr	r3, [pc, #320]	; (401074 <InitVars+0x274>)
  400f32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			mBusRegs[MBUS_REG_WIDTHH] = memBuff[EE_REG_WIDTH3 - EE_REG_BASE];
  400f36:	7dfb      	ldrb	r3, [r7, #23]
  400f38:	b29a      	uxth	r2, r3
  400f3a:	4b4e      	ldr	r3, [pc, #312]	; (401074 <InitVars+0x274>)
  400f3c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			mBusRegs[MBUS_REG_WIDTHH] = (mBusRegs[MBUS_REG_WIDTHH]<<8) | memBuff[EE_REG_WIDTH2 - EE_REG_BASE];
  400f40:	4b4c      	ldr	r3, [pc, #304]	; (401074 <InitVars+0x274>)
  400f42:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
  400f46:	021b      	lsls	r3, r3, #8
  400f48:	b21a      	sxth	r2, r3
  400f4a:	7dbb      	ldrb	r3, [r7, #22]
  400f4c:	b21b      	sxth	r3, r3
  400f4e:	4313      	orrs	r3, r2
  400f50:	b21b      	sxth	r3, r3
  400f52:	b29a      	uxth	r2, r3
  400f54:	4b47      	ldr	r3, [pc, #284]	; (401074 <InitVars+0x274>)
  400f56:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

			/* Update PNLRNGL and PNLRNGH Regs */
			mBusRegs[MBUS_REG_PNLRNGL] = memBuff[EE_REG_PNLRNG1 - EE_REG_BASE];
  400f5a:	7e7b      	ldrb	r3, [r7, #25]
  400f5c:	b29a      	uxth	r2, r3
  400f5e:	4b45      	ldr	r3, [pc, #276]	; (401074 <InitVars+0x274>)
  400f60:	849a      	strh	r2, [r3, #36]	; 0x24
			mBusRegs[MBUS_REG_PNLRNGL] = (mBusRegs[MBUS_REG_PNLRNGL]<<8) | memBuff[EE_REG_PNLRNG0 - EE_REG_BASE];
  400f62:	4b44      	ldr	r3, [pc, #272]	; (401074 <InitVars+0x274>)
  400f64:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  400f66:	021b      	lsls	r3, r3, #8
  400f68:	b21a      	sxth	r2, r3
  400f6a:	7e3b      	ldrb	r3, [r7, #24]
  400f6c:	b21b      	sxth	r3, r3
  400f6e:	4313      	orrs	r3, r2
  400f70:	b21b      	sxth	r3, r3
  400f72:	b29a      	uxth	r2, r3
  400f74:	4b3f      	ldr	r3, [pc, #252]	; (401074 <InitVars+0x274>)
  400f76:	849a      	strh	r2, [r3, #36]	; 0x24
			mBusRegs[MBUS_REG_PNLRNGH] = memBuff[EE_REG_PNLRNG3 - EE_REG_BASE];
  400f78:	7efb      	ldrb	r3, [r7, #27]
  400f7a:	b29a      	uxth	r2, r3
  400f7c:	4b3d      	ldr	r3, [pc, #244]	; (401074 <InitVars+0x274>)
  400f7e:	84da      	strh	r2, [r3, #38]	; 0x26
			mBusRegs[MBUS_REG_PNLRNGH] = (mBusRegs[MBUS_REG_PNLRNGH]<<8) | memBuff[EE_REG_PNLRNG2 - EE_REG_BASE];
  400f80:	4b3c      	ldr	r3, [pc, #240]	; (401074 <InitVars+0x274>)
  400f82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
  400f84:	021b      	lsls	r3, r3, #8
  400f86:	b21a      	sxth	r2, r3
  400f88:	7ebb      	ldrb	r3, [r7, #26]
  400f8a:	b21b      	sxth	r3, r3
  400f8c:	4313      	orrs	r3, r2
  400f8e:	b21b      	sxth	r3, r3
  400f90:	b29a      	uxth	r2, r3
  400f92:	4b38      	ldr	r3, [pc, #224]	; (401074 <InitVars+0x274>)
  400f94:	84da      	strh	r2, [r3, #38]	; 0x26

			/* Update BKPARAM1L and BKPARAM1H Regs */
			mBusRegs[MBUS_REG_BKPARAM1L] = memBuff[EE_REG_BKPARAM11 - EE_REG_BASE];
  400f96:	7f7b      	ldrb	r3, [r7, #29]
  400f98:	b29a      	uxth	r2, r3
  400f9a:	4b36      	ldr	r3, [pc, #216]	; (401074 <InitVars+0x274>)
  400f9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			mBusRegs[MBUS_REG_BKPARAM1L] = (mBusRegs[MBUS_REG_BKPARAM1L]<<8) | memBuff[EE_REG_BKPARAM10 - EE_REG_BASE];
  400fa0:	4b34      	ldr	r3, [pc, #208]	; (401074 <InitVars+0x274>)
  400fa2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
  400fa6:	021b      	lsls	r3, r3, #8
  400fa8:	b21a      	sxth	r2, r3
  400faa:	7f3b      	ldrb	r3, [r7, #28]
  400fac:	b21b      	sxth	r3, r3
  400fae:	4313      	orrs	r3, r2
  400fb0:	b21b      	sxth	r3, r3
  400fb2:	b29a      	uxth	r2, r3
  400fb4:	4b2f      	ldr	r3, [pc, #188]	; (401074 <InitVars+0x274>)
  400fb6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			mBusRegs[MBUS_REG_BKPARAM1H] = memBuff[EE_REG_BKPARAM13 - EE_REG_BASE];
  400fba:	7ffb      	ldrb	r3, [r7, #31]
  400fbc:	b29a      	uxth	r2, r3
  400fbe:	4b2d      	ldr	r3, [pc, #180]	; (401074 <InitVars+0x274>)
  400fc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			mBusRegs[MBUS_REG_BKPARAM1H] = (mBusRegs[MBUS_REG_BKPARAM1H]<<8) | memBuff[EE_REG_BKPARAM12 - EE_REG_BASE];
  400fc4:	4b2b      	ldr	r3, [pc, #172]	; (401074 <InitVars+0x274>)
  400fc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
  400fca:	021b      	lsls	r3, r3, #8
  400fcc:	b21a      	sxth	r2, r3
  400fce:	7fbb      	ldrb	r3, [r7, #30]
  400fd0:	b21b      	sxth	r3, r3
  400fd2:	4313      	orrs	r3, r2
  400fd4:	b21b      	sxth	r3, r3
  400fd6:	b29a      	uxth	r2, r3
  400fd8:	4b26      	ldr	r3, [pc, #152]	; (401074 <InitVars+0x274>)
  400fda:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

			/* Update BKPARAM2L and BKPARAM2H Regs */
			mBusRegs[MBUS_REG_BKPARAM2L] = memBuff[EE_REG_BKPARAM21 - EE_REG_BASE];
  400fde:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
  400fe2:	b29a      	uxth	r2, r3
  400fe4:	4b23      	ldr	r3, [pc, #140]	; (401074 <InitVars+0x274>)
  400fe6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			mBusRegs[MBUS_REG_BKPARAM2L] = (mBusRegs[MBUS_REG_BKPARAM2L]<<8) | memBuff[EE_REG_BKPARAM20 - EE_REG_BASE];
  400fea:	4b22      	ldr	r3, [pc, #136]	; (401074 <InitVars+0x274>)
  400fec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
  400ff0:	021b      	lsls	r3, r3, #8
  400ff2:	b21a      	sxth	r2, r3
  400ff4:	f897 3020 	ldrb.w	r3, [r7, #32]
  400ff8:	b21b      	sxth	r3, r3
  400ffa:	4313      	orrs	r3, r2
  400ffc:	b21b      	sxth	r3, r3
  400ffe:	b29a      	uxth	r2, r3
  401000:	4b1c      	ldr	r3, [pc, #112]	; (401074 <InitVars+0x274>)
  401002:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			mBusRegs[MBUS_REG_BKPARAM2H] = memBuff[EE_REG_BKPARAM23 - EE_REG_BASE];
  401006:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40100a:	b29a      	uxth	r2, r3
  40100c:	4b19      	ldr	r3, [pc, #100]	; (401074 <InitVars+0x274>)
  40100e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
			mBusRegs[MBUS_REG_BKPARAM2H] = (mBusRegs[MBUS_REG_BKPARAM2H]<<8) | memBuff[EE_REG_BKPARAM22 - EE_REG_BASE];
  401012:	4b18      	ldr	r3, [pc, #96]	; (401074 <InitVars+0x274>)
  401014:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
  401018:	021b      	lsls	r3, r3, #8
  40101a:	b21a      	sxth	r2, r3
  40101c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  401020:	b21b      	sxth	r3, r3
  401022:	4313      	orrs	r3, r2
  401024:	b21b      	sxth	r3, r3
  401026:	b29a      	uxth	r2, r3
  401028:	4b12      	ldr	r3, [pc, #72]	; (401074 <InitVars+0x274>)
  40102a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

			/* Cleaning Mode Direction Reg */
			mBusRegs[MBUS_REG_CLMODEDIR] = memBuff[EE_REG_CLMODEDIR - EE_REG_BASE];
  40102e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
  401032:	b29a      	uxth	r2, r3
  401034:	4b0f      	ldr	r3, [pc, #60]	; (401074 <InitVars+0x274>)
  401036:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
			
			/* MODBUS Slave Address Register */
			mBusRegs[MBUS_REG_SLA] = memBuff[EE_REG_SLA - EE_REG_BASE];
  40103a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
  40103e:	b29a      	uxth	r2, r3
  401040:	4b0c      	ldr	r3, [pc, #48]	; (401074 <InitVars+0x274>)
  401042:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

			/* Init local vars */
			ptr = (uint16_t*)&lat;
  401046:	4b0c      	ldr	r3, [pc, #48]	; (401078 <InitVars+0x278>)
  401048:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_LATH];
  40104a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40104c:	3302      	adds	r3, #2
  40104e:	4a09      	ldr	r2, [pc, #36]	; (401074 <InitVars+0x274>)
  401050:	8a52      	ldrh	r2, [r2, #18]
  401052:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_LATL];
  401054:	4b07      	ldr	r3, [pc, #28]	; (401074 <InitVars+0x274>)
  401056:	8a1a      	ldrh	r2, [r3, #16]
  401058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40105a:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&lon;
  40105c:	4b07      	ldr	r3, [pc, #28]	; (40107c <InitVars+0x27c>)
  40105e:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_LONH];
  401060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401062:	3302      	adds	r3, #2
  401064:	4a03      	ldr	r2, [pc, #12]	; (401074 <InitVars+0x274>)
  401066:	8ad2      	ldrh	r2, [r2, #22]
  401068:	e00a      	b.n	401080 <InitVars+0x280>
  40106a:	bf00      	nop
  40106c:	40018000 	.word	0x40018000
  401070:	0040028d 	.word	0x0040028d
  401074:	2000048c 	.word	0x2000048c
  401078:	2000000c 	.word	0x2000000c
  40107c:	20000010 	.word	0x20000010
  401080:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_LONL];
  401082:	4b26      	ldr	r3, [pc, #152]	; (40111c <InitVars+0x31c>)
  401084:	8a9a      	ldrh	r2, [r3, #20]
  401086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401088:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&timeZone;
  40108a:	4b25      	ldr	r3, [pc, #148]	; (401120 <InitVars+0x320>)
  40108c:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_TZH];
  40108e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401090:	3302      	adds	r3, #2
  401092:	4a22      	ldr	r2, [pc, #136]	; (40111c <InitVars+0x31c>)
  401094:	8b52      	ldrh	r2, [r2, #26]
  401096:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_TZL];
  401098:	4b20      	ldr	r3, [pc, #128]	; (40111c <InitVars+0x31c>)
  40109a:	8b1a      	ldrh	r2, [r3, #24]
  40109c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40109e:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&width;
  4010a0:	4b20      	ldr	r3, [pc, #128]	; (401124 <InitVars+0x324>)
  4010a2:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_WIDTHH];
  4010a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010a6:	3302      	adds	r3, #2
  4010a8:	4a1c      	ldr	r2, [pc, #112]	; (40111c <InitVars+0x31c>)
  4010aa:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
  4010ae:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_WIDTHL];
  4010b0:	4b1a      	ldr	r3, [pc, #104]	; (40111c <InitVars+0x31c>)
  4010b2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
  4010b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010b8:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&dist;
  4010ba:	4b1b      	ldr	r3, [pc, #108]	; (401128 <InitVars+0x328>)
  4010bc:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_DISTH];
  4010be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010c0:	3302      	adds	r3, #2
  4010c2:	4a16      	ldr	r2, [pc, #88]	; (40111c <InitVars+0x31c>)
  4010c4:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
  4010c6:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_DISTL];
  4010c8:	4b14      	ldr	r3, [pc, #80]	; (40111c <InitVars+0x31c>)
  4010ca:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
  4010cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010ce:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&pvAngleRng;
  4010d0:	4b16      	ldr	r3, [pc, #88]	; (40112c <InitVars+0x32c>)
  4010d2:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_PNLRNGH];
  4010d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010d6:	3302      	adds	r3, #2
  4010d8:	4a10      	ldr	r2, [pc, #64]	; (40111c <InitVars+0x31c>)
  4010da:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
  4010dc:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_PNLRNGL];
  4010de:	4b0f      	ldr	r3, [pc, #60]	; (40111c <InitVars+0x31c>)
  4010e0:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
  4010e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010e4:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&bkTrkParam1;
  4010e6:	4b12      	ldr	r3, [pc, #72]	; (401130 <InitVars+0x330>)
  4010e8:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_BKPARAM1H];
  4010ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010ec:	3302      	adds	r3, #2
  4010ee:	4a0b      	ldr	r2, [pc, #44]	; (40111c <InitVars+0x31c>)
  4010f0:	f8b2 2046 	ldrh.w	r2, [r2, #70]	; 0x46
  4010f4:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_BKPARAM1L];
  4010f6:	4b09      	ldr	r3, [pc, #36]	; (40111c <InitVars+0x31c>)
  4010f8:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
  4010fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010fe:	801a      	strh	r2, [r3, #0]
			ptr = (uint16_t*)&bkTrkParam2;
  401100:	4b0c      	ldr	r3, [pc, #48]	; (401134 <InitVars+0x334>)
  401102:	62fb      	str	r3, [r7, #44]	; 0x2c
			ptr[1] = mBusRegs[MBUS_REG_BKPARAM2H];
  401104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401106:	3302      	adds	r3, #2
  401108:	4a04      	ldr	r2, [pc, #16]	; (40111c <InitVars+0x31c>)
  40110a:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
  40110e:	801a      	strh	r2, [r3, #0]
			ptr[0] = mBusRegs[MBUS_REG_BKPARAM2L];
  401110:	4b02      	ldr	r3, [pc, #8]	; (40111c <InitVars+0x31c>)
  401112:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
  401116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401118:	801a      	strh	r2, [r3, #0]
			memBuff[0] = 0xAB;
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_DEFCONFIG, memBuff, 1);

			
		}
}
  40111a:	e0ef      	b.n	4012fc <InitVars+0x4fc>
  40111c:	2000048c 	.word	0x2000048c
  401120:	20000014 	.word	0x20000014
  401124:	2000001c 	.word	0x2000001c
  401128:	20000018 	.word	0x20000018
  40112c:	20000020 	.word	0x20000020
  401130:	20000024 	.word	0x20000024
  401134:	20000028 	.word	0x20000028
		}
		else
	#endif
		{
			/* First time programming, write default configuration to EEPROM */
			lat = 17.46608f; 
  401138:	4b72      	ldr	r3, [pc, #456]	; (401304 <InitVars+0x504>)
  40113a:	4a73      	ldr	r2, [pc, #460]	; (401308 <InitVars+0x508>)
  40113c:	601a      	str	r2, [r3, #0]
			lon = 78.44009f;
  40113e:	4b73      	ldr	r3, [pc, #460]	; (40130c <InitVars+0x50c>)
  401140:	4a73      	ldr	r2, [pc, #460]	; (401310 <InitVars+0x510>)
  401142:	601a      	str	r2, [r3, #0]
			timeZone = 5.5f;
  401144:	4b73      	ldr	r3, [pc, #460]	; (401314 <InitVars+0x514>)
  401146:	4a74      	ldr	r2, [pc, #464]	; (401318 <InitVars+0x518>)
  401148:	601a      	str	r2, [r3, #0]
			dist = 5.0f;
  40114a:	4b74      	ldr	r3, [pc, #464]	; (40131c <InitVars+0x51c>)
  40114c:	4a74      	ldr	r2, [pc, #464]	; (401320 <InitVars+0x520>)
  40114e:	601a      	str	r2, [r3, #0]
			width = 2.0f;
  401150:	4b74      	ldr	r3, [pc, #464]	; (401324 <InitVars+0x524>)
  401152:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401156:	601a      	str	r2, [r3, #0]
			/* Panels will track +/-pvAngleRng degrees. */
			pvAngleRng = 43;
  401158:	4b73      	ldr	r3, [pc, #460]	; (401328 <InitVars+0x528>)
  40115a:	4a74      	ldr	r2, [pc, #464]	; (40132c <InitVars+0x52c>)
  40115c:	601a      	str	r2, [r3, #0]
			//#warning "Backtracking Parameters uninitialized"
			/* Backtracking parameters */
			bkTrkParam1 = 0.028989f;
  40115e:	4b74      	ldr	r3, [pc, #464]	; (401330 <InitVars+0x530>)
  401160:	4a74      	ldr	r2, [pc, #464]	; (401334 <InitVars+0x534>)
  401162:	601a      	str	r2, [r3, #0]
			bkTrkParam2 = 1.575f;
  401164:	4b74      	ldr	r3, [pc, #464]	; (401338 <InitVars+0x538>)
  401166:	4a75      	ldr	r2, [pc, #468]	; (40133c <InitVars+0x53c>)
  401168:	601a      	str	r2, [r3, #0]
			/* Init MODBUS Regs */
			ptr = (uint16_t*)&lat;
  40116a:	4b66      	ldr	r3, [pc, #408]	; (401304 <InitVars+0x504>)
  40116c:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_LATH] = ptr[1];
  40116e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401170:	885a      	ldrh	r2, [r3, #2]
  401172:	4b73      	ldr	r3, [pc, #460]	; (401340 <InitVars+0x540>)
  401174:	825a      	strh	r2, [r3, #18]
			mBusRegs[MBUS_REG_LATL] = ptr[0];
  401176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401178:	881a      	ldrh	r2, [r3, #0]
  40117a:	4b71      	ldr	r3, [pc, #452]	; (401340 <InitVars+0x540>)
  40117c:	821a      	strh	r2, [r3, #16]
		
			ptr = (uint16_t*)&lon;
  40117e:	4b63      	ldr	r3, [pc, #396]	; (40130c <InitVars+0x50c>)
  401180:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_LONH] = ptr[1];
  401182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401184:	885a      	ldrh	r2, [r3, #2]
  401186:	4b6e      	ldr	r3, [pc, #440]	; (401340 <InitVars+0x540>)
  401188:	82da      	strh	r2, [r3, #22]
			mBusRegs[MBUS_REG_LONL] = ptr[0];
  40118a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40118c:	881a      	ldrh	r2, [r3, #0]
  40118e:	4b6c      	ldr	r3, [pc, #432]	; (401340 <InitVars+0x540>)
  401190:	829a      	strh	r2, [r3, #20]

			ptr = (uint16_t*)&timeZone;
  401192:	4b60      	ldr	r3, [pc, #384]	; (401314 <InitVars+0x514>)
  401194:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_TZH] = ptr[1];
  401196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401198:	885a      	ldrh	r2, [r3, #2]
  40119a:	4b69      	ldr	r3, [pc, #420]	; (401340 <InitVars+0x540>)
  40119c:	835a      	strh	r2, [r3, #26]
			mBusRegs[MBUS_REG_TZL] = ptr[0];
  40119e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011a0:	881a      	ldrh	r2, [r3, #0]
  4011a2:	4b67      	ldr	r3, [pc, #412]	; (401340 <InitVars+0x540>)
  4011a4:	831a      	strh	r2, [r3, #24]

			ptr = (uint16_t*)&width;
  4011a6:	4b5f      	ldr	r3, [pc, #380]	; (401324 <InitVars+0x524>)
  4011a8:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_WIDTHH] = ptr[1];
  4011aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011ac:	885a      	ldrh	r2, [r3, #2]
  4011ae:	4b64      	ldr	r3, [pc, #400]	; (401340 <InitVars+0x540>)
  4011b0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			mBusRegs[MBUS_REG_WIDTHL] = ptr[0];
  4011b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011b6:	881a      	ldrh	r2, [r3, #0]
  4011b8:	4b61      	ldr	r3, [pc, #388]	; (401340 <InitVars+0x540>)
  4011ba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

			ptr = (uint16_t*)&dist;
  4011be:	4b57      	ldr	r3, [pc, #348]	; (40131c <InitVars+0x51c>)
  4011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_DISTH] = ptr[1];
  4011c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011c4:	885a      	ldrh	r2, [r3, #2]
  4011c6:	4b5e      	ldr	r3, [pc, #376]	; (401340 <InitVars+0x540>)
  4011c8:	87da      	strh	r2, [r3, #62]	; 0x3e
			mBusRegs[MBUS_REG_DISTL] = ptr[0];
  4011ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011cc:	881a      	ldrh	r2, [r3, #0]
  4011ce:	4b5c      	ldr	r3, [pc, #368]	; (401340 <InitVars+0x540>)
  4011d0:	879a      	strh	r2, [r3, #60]	; 0x3c

			ptr = (uint16_t*)&pvAngleRng;
  4011d2:	4b55      	ldr	r3, [pc, #340]	; (401328 <InitVars+0x528>)
  4011d4:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_PNLRNGH] = ptr[1];
  4011d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011d8:	885a      	ldrh	r2, [r3, #2]
  4011da:	4b59      	ldr	r3, [pc, #356]	; (401340 <InitVars+0x540>)
  4011dc:	84da      	strh	r2, [r3, #38]	; 0x26
			mBusRegs[MBUS_REG_PNLRNGL] = ptr[0];
  4011de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011e0:	881a      	ldrh	r2, [r3, #0]
  4011e2:	4b57      	ldr	r3, [pc, #348]	; (401340 <InitVars+0x540>)
  4011e4:	849a      	strh	r2, [r3, #36]	; 0x24

			ptr = (uint16_t*)&bkTrkParam1;
  4011e6:	4b52      	ldr	r3, [pc, #328]	; (401330 <InitVars+0x530>)
  4011e8:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_BKPARAM1H] = ptr[1];
  4011ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011ec:	885a      	ldrh	r2, [r3, #2]
  4011ee:	4b54      	ldr	r3, [pc, #336]	; (401340 <InitVars+0x540>)
  4011f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			mBusRegs[MBUS_REG_BKPARAM1L] = ptr[0];
  4011f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011f6:	881a      	ldrh	r2, [r3, #0]
  4011f8:	4b51      	ldr	r3, [pc, #324]	; (401340 <InitVars+0x540>)
  4011fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

			ptr = (uint16_t*)&bkTrkParam2;
  4011fe:	4b4e      	ldr	r3, [pc, #312]	; (401338 <InitVars+0x538>)
  401200:	62fb      	str	r3, [r7, #44]	; 0x2c
			mBusRegs[MBUS_REG_BKPARAM2H] = ptr[1];
  401202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401204:	885a      	ldrh	r2, [r3, #2]
  401206:	4b4e      	ldr	r3, [pc, #312]	; (401340 <InitVars+0x540>)
  401208:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
			mBusRegs[MBUS_REG_BKPARAM2L] = ptr[0];
  40120c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40120e:	881a      	ldrh	r2, [r3, #0]
  401210:	4b4b      	ldr	r3, [pc, #300]	; (401340 <InitVars+0x540>)
  401212:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			/* Cleaning Mode Direction Reg */
			mBusRegs[MBUS_REG_CLMODEDIR] = 0;
  401216:	4b4a      	ldr	r3, [pc, #296]	; (401340 <InitVars+0x540>)
  401218:	2200      	movs	r2, #0
  40121a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
			/* MODBUS Slave Address Register */
			mBusRegs[MBUS_REG_SLA] = 1;
  40121e:	4b48      	ldr	r3, [pc, #288]	; (401340 <InitVars+0x540>)
  401220:	2201      	movs	r2, #1
  401222:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

			/* Update EEPROM */
			ptr8 = (uint8_t *)&lat;
  401226:	4b37      	ldr	r3, [pc, #220]	; (401304 <InitVars+0x504>)
  401228:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_LAT0, ptr8, 4);
  40122a:	2304      	movs	r3, #4
  40122c:	9300      	str	r3, [sp, #0]
  40122e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401230:	2200      	movs	r2, #0
  401232:	2150      	movs	r1, #80	; 0x50
  401234:	4843      	ldr	r0, [pc, #268]	; (401344 <InitVars+0x544>)
  401236:	4c44      	ldr	r4, [pc, #272]	; (401348 <InitVars+0x548>)
  401238:	47a0      	blx	r4

			ptr8 = (uint8_t *)&lon;
  40123a:	4b34      	ldr	r3, [pc, #208]	; (40130c <InitVars+0x50c>)
  40123c:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_LON0, ptr8, 4);
  40123e:	2304      	movs	r3, #4
  401240:	9300      	str	r3, [sp, #0]
  401242:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401244:	2204      	movs	r2, #4
  401246:	2150      	movs	r1, #80	; 0x50
  401248:	483e      	ldr	r0, [pc, #248]	; (401344 <InitVars+0x544>)
  40124a:	4c3f      	ldr	r4, [pc, #252]	; (401348 <InitVars+0x548>)
  40124c:	47a0      	blx	r4

			ptr8 = (uint8_t *)&timeZone;
  40124e:	4b31      	ldr	r3, [pc, #196]	; (401314 <InitVars+0x514>)
  401250:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_TZ0, ptr8, 4);
  401252:	2304      	movs	r3, #4
  401254:	9300      	str	r3, [sp, #0]
  401256:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401258:	2208      	movs	r2, #8
  40125a:	2150      	movs	r1, #80	; 0x50
  40125c:	4839      	ldr	r0, [pc, #228]	; (401344 <InitVars+0x544>)
  40125e:	4c3a      	ldr	r4, [pc, #232]	; (401348 <InitVars+0x548>)
  401260:	47a0      	blx	r4

			ptr8 = (uint8_t *)&width;
  401262:	4b30      	ldr	r3, [pc, #192]	; (401324 <InitVars+0x524>)
  401264:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_WIDTH0, ptr8, 4);
  401266:	2304      	movs	r3, #4
  401268:	9300      	str	r3, [sp, #0]
  40126a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40126c:	2210      	movs	r2, #16
  40126e:	2150      	movs	r1, #80	; 0x50
  401270:	4834      	ldr	r0, [pc, #208]	; (401344 <InitVars+0x544>)
  401272:	4c35      	ldr	r4, [pc, #212]	; (401348 <InitVars+0x548>)
  401274:	47a0      	blx	r4

			ptr8 = (uint8_t *)&dist;
  401276:	4b29      	ldr	r3, [pc, #164]	; (40131c <InitVars+0x51c>)
  401278:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_DIST0, ptr8, 4);
  40127a:	2304      	movs	r3, #4
  40127c:	9300      	str	r3, [sp, #0]
  40127e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401280:	220c      	movs	r2, #12
  401282:	2150      	movs	r1, #80	; 0x50
  401284:	482f      	ldr	r0, [pc, #188]	; (401344 <InitVars+0x544>)
  401286:	4c30      	ldr	r4, [pc, #192]	; (401348 <InitVars+0x548>)
  401288:	47a0      	blx	r4

			ptr8 = (uint8_t *)&pvAngleRng;
  40128a:	4b27      	ldr	r3, [pc, #156]	; (401328 <InitVars+0x528>)
  40128c:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_PNLRNG0, ptr8, 4);
  40128e:	2304      	movs	r3, #4
  401290:	9300      	str	r3, [sp, #0]
  401292:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401294:	2214      	movs	r2, #20
  401296:	2150      	movs	r1, #80	; 0x50
  401298:	482a      	ldr	r0, [pc, #168]	; (401344 <InitVars+0x544>)
  40129a:	4c2b      	ldr	r4, [pc, #172]	; (401348 <InitVars+0x548>)
  40129c:	47a0      	blx	r4

			ptr8 = (uint8_t *)&bkTrkParam1;
  40129e:	4b24      	ldr	r3, [pc, #144]	; (401330 <InitVars+0x530>)
  4012a0:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_BKPARAM10, ptr8, 4);
  4012a2:	2304      	movs	r3, #4
  4012a4:	9300      	str	r3, [sp, #0]
  4012a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4012a8:	2218      	movs	r2, #24
  4012aa:	2150      	movs	r1, #80	; 0x50
  4012ac:	4825      	ldr	r0, [pc, #148]	; (401344 <InitVars+0x544>)
  4012ae:	4c26      	ldr	r4, [pc, #152]	; (401348 <InitVars+0x548>)
  4012b0:	47a0      	blx	r4

			ptr8 = (uint8_t *)&bkTrkParam2;
  4012b2:	4b21      	ldr	r3, [pc, #132]	; (401338 <InitVars+0x538>)
  4012b4:	62bb      	str	r3, [r7, #40]	; 0x28
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_BKPARAM20, ptr8, 4);
  4012b6:	2304      	movs	r3, #4
  4012b8:	9300      	str	r3, [sp, #0]
  4012ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4012bc:	221c      	movs	r2, #28
  4012be:	2150      	movs	r1, #80	; 0x50
  4012c0:	4820      	ldr	r0, [pc, #128]	; (401344 <InitVars+0x544>)
  4012c2:	4c21      	ldr	r4, [pc, #132]	; (401348 <InitVars+0x548>)
  4012c4:	47a0      	blx	r4

			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_CLMODEDIR, (uint8_t*)&mBusRegs[MBUS_REG_CLMODEDIR], 1);
  4012c6:	2301      	movs	r3, #1
  4012c8:	9300      	str	r3, [sp, #0]
  4012ca:	4b20      	ldr	r3, [pc, #128]	; (40134c <InitVars+0x54c>)
  4012cc:	2220      	movs	r2, #32
  4012ce:	2150      	movs	r1, #80	; 0x50
  4012d0:	481c      	ldr	r0, [pc, #112]	; (401344 <InitVars+0x544>)
  4012d2:	4c1d      	ldr	r4, [pc, #116]	; (401348 <InitVars+0x548>)
  4012d4:	47a0      	blx	r4
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_SLA, (uint8_t*)&mBusRegs[MBUS_REG_SLA], 1);
  4012d6:	2301      	movs	r3, #1
  4012d8:	9300      	str	r3, [sp, #0]
  4012da:	4b1d      	ldr	r3, [pc, #116]	; (401350 <InitVars+0x550>)
  4012dc:	2221      	movs	r2, #33	; 0x21
  4012de:	2150      	movs	r1, #80	; 0x50
  4012e0:	4818      	ldr	r0, [pc, #96]	; (401344 <InitVars+0x544>)
  4012e2:	4c19      	ldr	r4, [pc, #100]	; (401348 <InitVars+0x548>)
  4012e4:	47a0      	blx	r4
			//BaudRate, Parity

			memBuff[0] = 0xAB;
  4012e6:	23ab      	movs	r3, #171	; 0xab
  4012e8:	713b      	strb	r3, [r7, #4]
			WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_DEFCONFIG, memBuff, 1);
  4012ea:	1d3a      	adds	r2, r7, #4
  4012ec:	2301      	movs	r3, #1
  4012ee:	9300      	str	r3, [sp, #0]
  4012f0:	4613      	mov	r3, r2
  4012f2:	2222      	movs	r2, #34	; 0x22
  4012f4:	2150      	movs	r1, #80	; 0x50
  4012f6:	4813      	ldr	r0, [pc, #76]	; (401344 <InitVars+0x544>)
  4012f8:	4c13      	ldr	r4, [pc, #76]	; (401348 <InitVars+0x548>)
  4012fa:	47a0      	blx	r4

			
		}
}
  4012fc:	bf00      	nop
  4012fe:	3734      	adds	r7, #52	; 0x34
  401300:	46bd      	mov	sp, r7
  401302:	bd90      	pop	{r4, r7, pc}
  401304:	2000000c 	.word	0x2000000c
  401308:	418bba88 	.word	0x418bba88
  40130c:	20000010 	.word	0x20000010
  401310:	429ce153 	.word	0x429ce153
  401314:	20000014 	.word	0x20000014
  401318:	40b00000 	.word	0x40b00000
  40131c:	20000018 	.word	0x20000018
  401320:	40a00000 	.word	0x40a00000
  401324:	2000001c 	.word	0x2000001c
  401328:	20000020 	.word	0x20000020
  40132c:	422c0000 	.word	0x422c0000
  401330:	20000024 	.word	0x20000024
  401334:	3ced7a57 	.word	0x3ced7a57
  401338:	20000028 	.word	0x20000028
  40133c:	3fc9999a 	.word	0x3fc9999a
  401340:	2000048c 	.word	0x2000048c
  401344:	40018000 	.word	0x40018000
  401348:	004001cd 	.word	0x004001cd
  40134c:	200004d8 	.word	0x200004d8
  401350:	200004da 	.word	0x200004da

00401354 <InitTWI>:

static void InitTWI(void)
{
  401354:	b580      	push	{r7, lr}
  401356:	b084      	sub	sp, #16
  401358:	af00      	add	r7, sp, #0
	twi_options_t twiSettings = {
		sysclk_get_peripheral_hz(),
  40135a:	4b0c      	ldr	r3, [pc, #48]	; (40138c <InitTWI+0x38>)
  40135c:	4798      	blx	r3
  40135e:	4603      	mov	r3, r0
		}
}

static void InitTWI(void)
{
	twi_options_t twiSettings = {
  401360:	607b      	str	r3, [r7, #4]
  401362:	4b0b      	ldr	r3, [pc, #44]	; (401390 <InitTWI+0x3c>)
  401364:	60bb      	str	r3, [r7, #8]
  401366:	2300      	movs	r3, #0
  401368:	733b      	strb	r3, [r7, #12]
  40136a:	2300      	movs	r3, #0
  40136c:	737b      	strb	r3, [r7, #13]
		400000,
		0,
		0
	};
	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_TWI_ID);
  40136e:	2013      	movs	r0, #19
  401370:	4b08      	ldr	r3, [pc, #32]	; (401394 <InitTWI+0x40>)
  401372:	4798      	blx	r3

	/* Enable TWI master mode */
	twi_enable_master_mode(BOARD_TWI);
  401374:	4808      	ldr	r0, [pc, #32]	; (401398 <InitTWI+0x44>)
  401376:	4b09      	ldr	r3, [pc, #36]	; (40139c <InitTWI+0x48>)
  401378:	4798      	blx	r3

	/* Initialize TWI peripheral */
	twi_master_init(BOARD_TWI, &twiSettings);
  40137a:	1d3b      	adds	r3, r7, #4
  40137c:	4619      	mov	r1, r3
  40137e:	4806      	ldr	r0, [pc, #24]	; (401398 <InitTWI+0x44>)
  401380:	4b07      	ldr	r3, [pc, #28]	; (4013a0 <InitTWI+0x4c>)
  401382:	4798      	blx	r3
}
  401384:	bf00      	nop
  401386:	3710      	adds	r7, #16
  401388:	46bd      	mov	sp, r7
  40138a:	bd80      	pop	{r7, pc}
  40138c:	00400cd1 	.word	0x00400cd1
  401390:	00061a80 	.word	0x00061a80
  401394:	00400ce5 	.word	0x00400ce5
  401398:	40018000 	.word	0x40018000
  40139c:	004035d5 	.word	0x004035d5
  4013a0:	004035f9 	.word	0x004035f9

004013a4 <PVTrack>:
// 	//InitTWI();
// 	twiPort = freertos_twi_master_init(BOARD_TWI, &settings);
// }

void PVTrack(void)
{
  4013a4:	b580      	push	{r7, lr}
  4013a6:	b084      	sub	sp, #16
  4013a8:	af00      	add	r7, sp, #0
//     while(ccStatus)
//     {
//         vTaskDelay(pdMS_TO_TICKS(10));
//     }
    
    taskENTER_CRITICAL();
  4013aa:	4b42      	ldr	r3, [pc, #264]	; (4014b4 <PVTrack+0x110>)
  4013ac:	4798      	blx	r3
    
    /* Read RTC */
	#ifndef DS3231_USE_RTOS_API
		DSGetTime(BOARD_TWI, (uint16_t *)&mBusRegs[MBUS_REG_SEC]);
  4013ae:	4942      	ldr	r1, [pc, #264]	; (4014b8 <PVTrack+0x114>)
  4013b0:	4842      	ldr	r0, [pc, #264]	; (4014bc <PVTrack+0x118>)
  4013b2:	4b43      	ldr	r3, [pc, #268]	; (4014c0 <PVTrack+0x11c>)
  4013b4:	4798      	blx	r3
		DSGetFullDate(BOARD_TWI, (uint16_t *)&mBusRegs[MBUS_REG_DAY]);
  4013b6:	4943      	ldr	r1, [pc, #268]	; (4014c4 <PVTrack+0x120>)
  4013b8:	4840      	ldr	r0, [pc, #256]	; (4014bc <PVTrack+0x118>)
  4013ba:	4b43      	ldr	r3, [pc, #268]	; (4014c8 <PVTrack+0x124>)
  4013bc:	4798      	blx	r3
		DSGetTimeTo(twiPort, (uint16_t *)&mBusRegs[MBUS_REG_SEC], 50);
		DSGetFullDateTo(twiPort, (uint16_t *)&mBusRegs[MBUS_REG_DAY], 50);
	#endif
    
    /* Clacluate PV Angle from time */
    pvAngle = GetPvAngle();
  4013be:	4b43      	ldr	r3, [pc, #268]	; (4014cc <PVTrack+0x128>)
  4013c0:	4798      	blx	r3
  4013c2:	4603      	mov	r3, r0
  4013c4:	607b      	str	r3, [r7, #4]
    ptr = (uint16_t*)&pvAngle;
  4013c6:	1d3b      	adds	r3, r7, #4
  4013c8:	60fb      	str	r3, [r7, #12]
    mBusRegs[MBUS_REG_PVANGLEH] = ptr[1];
  4013ca:	68fb      	ldr	r3, [r7, #12]
  4013cc:	885a      	ldrh	r2, [r3, #2]
  4013ce:	4b3a      	ldr	r3, [pc, #232]	; (4014b8 <PVTrack+0x114>)
  4013d0:	845a      	strh	r2, [r3, #34]	; 0x22
    mBusRegs[MBUS_REG_PVANGLEL] = ptr[0];
  4013d2:	68fb      	ldr	r3, [r7, #12]
  4013d4:	881a      	ldrh	r2, [r3, #0]
  4013d6:	4b38      	ldr	r3, [pc, #224]	; (4014b8 <PVTrack+0x114>)
  4013d8:	841a      	strh	r2, [r3, #32]
		LogBuff[0] = ',';
		ConsoleWrite((uint8_t *)LogBuff, 1);
    #endif
    
    /* If not backtracking */
    if(!bkTrkFlg)
  4013da:	4b3d      	ldr	r3, [pc, #244]	; (4014d0 <PVTrack+0x12c>)
  4013dc:	781b      	ldrb	r3, [r3, #0]
  4013de:	2b00      	cmp	r3, #0
  4013e0:	d11c      	bne.n	40141c <PVTrack+0x78>
        #ifdef LOG_EN
            sprintf(LogBuff,"NA\r\n");
			ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
        #endif
        /* If Angle between +/- pvAngleRng deg */
        if(pvAngle>= -pvAngleRng && pvAngle <= pvAngleRng)
  4013e2:	4b3c      	ldr	r3, [pc, #240]	; (4014d4 <PVTrack+0x130>)
  4013e4:	681b      	ldr	r3, [r3, #0]
  4013e6:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  4013ea:	6879      	ldr	r1, [r7, #4]
  4013ec:	4b3a      	ldr	r3, [pc, #232]	; (4014d8 <PVTrack+0x134>)
  4013ee:	4610      	mov	r0, r2
  4013f0:	4798      	blx	r3
  4013f2:	4603      	mov	r3, r0
  4013f4:	2b00      	cmp	r3, #0
  4013f6:	d00d      	beq.n	401414 <PVTrack+0x70>
  4013f8:	687a      	ldr	r2, [r7, #4]
  4013fa:	4b36      	ldr	r3, [pc, #216]	; (4014d4 <PVTrack+0x130>)
  4013fc:	6819      	ldr	r1, [r3, #0]
  4013fe:	4b36      	ldr	r3, [pc, #216]	; (4014d8 <PVTrack+0x134>)
  401400:	4610      	mov	r0, r2
  401402:	4798      	blx	r3
  401404:	4603      	mov	r3, r0
  401406:	2b00      	cmp	r3, #0
  401408:	d004      	beq.n	401414 <PVTrack+0x70>
        {
            /* Rotate Motor */
            #ifndef LOG_EN
                GotoAngle(pvAngle);
  40140a:	687b      	ldr	r3, [r7, #4]
  40140c:	4618      	mov	r0, r3
  40140e:	4b33      	ldr	r3, [pc, #204]	; (4014dc <PVTrack+0x138>)
  401410:	4798      	blx	r3
  401412:	e046      	b.n	4014a2 <PVTrack+0xfe>
            #endif
        }
        else
        {
            bkTrkFlg = 1;
  401414:	4b2e      	ldr	r3, [pc, #184]	; (4014d0 <PVTrack+0x12c>)
  401416:	2201      	movs	r2, #1
  401418:	701a      	strb	r2, [r3, #0]
  40141a:	e042      	b.n	4014a2 <PVTrack+0xfe>
        }
    }
    else
    {
        if(pvAngle>= -90 && pvAngle <= 90)
  40141c:	687a      	ldr	r2, [r7, #4]
  40141e:	4b30      	ldr	r3, [pc, #192]	; (4014e0 <PVTrack+0x13c>)
  401420:	4930      	ldr	r1, [pc, #192]	; (4014e4 <PVTrack+0x140>)
  401422:	4610      	mov	r0, r2
  401424:	4798      	blx	r3
  401426:	4603      	mov	r3, r0
  401428:	2b00      	cmp	r3, #0
  40142a:	d023      	beq.n	401474 <PVTrack+0xd0>
  40142c:	687a      	ldr	r2, [r7, #4]
  40142e:	4b2a      	ldr	r3, [pc, #168]	; (4014d8 <PVTrack+0x134>)
  401430:	492d      	ldr	r1, [pc, #180]	; (4014e8 <PVTrack+0x144>)
  401432:	4610      	mov	r0, r2
  401434:	4798      	blx	r3
  401436:	4603      	mov	r3, r0
  401438:	2b00      	cmp	r3, #0
  40143a:	d01b      	beq.n	401474 <PVTrack+0xd0>
        {
            bkTrkAngle = GetPvBackTrackAngle(pvAngle);
  40143c:	687b      	ldr	r3, [r7, #4]
  40143e:	4618      	mov	r0, r3
  401440:	4b2a      	ldr	r3, [pc, #168]	; (4014ec <PVTrack+0x148>)
  401442:	4798      	blx	r3
  401444:	60b8      	str	r0, [r7, #8]
            
            /* If bkTrkAngle is within +/- given range */ 
            if(bkTrkAngle>= -pvAngleRng && bkTrkAngle <= pvAngleRng)
  401446:	4b23      	ldr	r3, [pc, #140]	; (4014d4 <PVTrack+0x130>)
  401448:	681b      	ldr	r3, [r3, #0]
  40144a:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  40144e:	4b22      	ldr	r3, [pc, #136]	; (4014d8 <PVTrack+0x134>)
  401450:	68b9      	ldr	r1, [r7, #8]
  401452:	4610      	mov	r0, r2
  401454:	4798      	blx	r3
  401456:	4603      	mov	r3, r0
  401458:	2b00      	cmp	r3, #0
  40145a:	d00b      	beq.n	401474 <PVTrack+0xd0>
  40145c:	4b1d      	ldr	r3, [pc, #116]	; (4014d4 <PVTrack+0x130>)
  40145e:	681a      	ldr	r2, [r3, #0]
  401460:	4b1d      	ldr	r3, [pc, #116]	; (4014d8 <PVTrack+0x134>)
  401462:	4611      	mov	r1, r2
  401464:	68b8      	ldr	r0, [r7, #8]
  401466:	4798      	blx	r3
  401468:	4603      	mov	r3, r0
  40146a:	2b00      	cmp	r3, #0
  40146c:	d002      	beq.n	401474 <PVTrack+0xd0>
					ConsoleWrite((uint8_t *)LogBuff, 2);
                #endif
                
                /* Rotate Motor */
                #ifndef LOG_EN
                    GotoAngle(bkTrkAngle);
  40146e:	68b8      	ldr	r0, [r7, #8]
  401470:	4b1a      	ldr	r3, [pc, #104]	; (4014dc <PVTrack+0x138>)
  401472:	4798      	blx	r3
            {
                sprintf(LogBuff,"NA\r\n");
				ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
            }
        #endif
        if(pvAngle>= -pvAngleRng && pvAngle <= pvAngleRng)
  401474:	4b17      	ldr	r3, [pc, #92]	; (4014d4 <PVTrack+0x130>)
  401476:	681b      	ldr	r3, [r3, #0]
  401478:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  40147c:	6879      	ldr	r1, [r7, #4]
  40147e:	4b16      	ldr	r3, [pc, #88]	; (4014d8 <PVTrack+0x134>)
  401480:	4610      	mov	r0, r2
  401482:	4798      	blx	r3
  401484:	4603      	mov	r3, r0
  401486:	2b00      	cmp	r3, #0
  401488:	d00b      	beq.n	4014a2 <PVTrack+0xfe>
  40148a:	687a      	ldr	r2, [r7, #4]
  40148c:	4b11      	ldr	r3, [pc, #68]	; (4014d4 <PVTrack+0x130>)
  40148e:	6819      	ldr	r1, [r3, #0]
  401490:	4b11      	ldr	r3, [pc, #68]	; (4014d8 <PVTrack+0x134>)
  401492:	4610      	mov	r0, r2
  401494:	4798      	blx	r3
  401496:	4603      	mov	r3, r0
  401498:	2b00      	cmp	r3, #0
  40149a:	d002      	beq.n	4014a2 <PVTrack+0xfe>
        {
            bkTrkFlg = 0;
  40149c:	4b0c      	ldr	r3, [pc, #48]	; (4014d0 <PVTrack+0x12c>)
  40149e:	2200      	movs	r2, #0
  4014a0:	701a      	strb	r2, [r3, #0]
        }
    }
          
    /* Clear any required flags */
    minCtr = 0;
  4014a2:	4b13      	ldr	r3, [pc, #76]	; (4014f0 <PVTrack+0x14c>)
  4014a4:	2200      	movs	r2, #0
  4014a6:	701a      	strb	r2, [r3, #0]
    taskEXIT_CRITICAL();
  4014a8:	4b12      	ldr	r3, [pc, #72]	; (4014f4 <PVTrack+0x150>)
  4014aa:	4798      	blx	r3
    
    /* Enable Charge Ctrlr */
    //ccEn = 1;
} 
  4014ac:	bf00      	nop
  4014ae:	3710      	adds	r7, #16
  4014b0:	46bd      	mov	sp, r7
  4014b2:	bd80      	pop	{r7, pc}
  4014b4:	00405449 	.word	0x00405449
  4014b8:	2000048c 	.word	0x2000048c
  4014bc:	40018000 	.word	0x40018000
  4014c0:	004002f5 	.word	0x004002f5
  4014c4:	20000492 	.word	0x20000492
  4014c8:	004003b5 	.word	0x004003b5
  4014cc:	00401a19 	.word	0x00401a19
  4014d0:	200004dc 	.word	0x200004dc
  4014d4:	20000020 	.word	0x20000020
  4014d8:	0040b279 	.word	0x0040b279
  4014dc:	004014f9 	.word	0x004014f9
  4014e0:	0040b28d 	.word	0x0040b28d
  4014e4:	c2b40000 	.word	0xc2b40000
  4014e8:	42b40000 	.word	0x42b40000
  4014ec:	0040273d 	.word	0x0040273d
  4014f0:	200004dd 	.word	0x200004dd
  4014f4:	00405469 	.word	0x00405469

004014f8 <GotoAngle>:

void GotoAngle(float pvAngle)
{
  4014f8:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
  4014fc:	b08c      	sub	sp, #48	; 0x30
  4014fe:	af00      	add	r7, sp, #0
  401500:	6078      	str	r0, [r7, #4]
    uint16_t *ptr;
    int16_t accVals[3] = {};
  401502:	f107 0314 	add.w	r3, r7, #20
  401506:	2200      	movs	r2, #0
  401508:	601a      	str	r2, [r3, #0]
  40150a:	809a      	strh	r2, [r3, #4]
    float oriVals[3], error = 0;
  40150c:	f04f 0300 	mov.w	r3, #0
  401510:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t p = 0;
  401512:	2300      	movs	r3, #0
  401514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    float oriX, prevOri = 0;
  401518:	f04f 0300 	mov.w	r3, #0
  40151c:	623b      	str	r3, [r7, #32]
    
	#ifndef ICM20648_USE_RTOS_API
		ICMReadAccDataAll(BOARD_TWI, ICM_ADDR,(uint16_t*)accVals);
  40151e:	f107 0314 	add.w	r3, r7, #20
  401522:	461a      	mov	r2, r3
  401524:	2169      	movs	r1, #105	; 0x69
  401526:	4885      	ldr	r0, [pc, #532]	; (40173c <GotoAngle+0x244>)
  401528:	4b85      	ldr	r3, [pc, #532]	; (401740 <GotoAngle+0x248>)
  40152a:	4798      	blx	r3
	#else
		ICMReadAccDataAllTo(twiPort, ICM_ADDR,(uint16_t*)accVals, 50);
	#endif

    GetOrientation(accVals, oriVals);
  40152c:	f107 0208 	add.w	r2, r7, #8
  401530:	f107 0314 	add.w	r3, r7, #20
  401534:	4611      	mov	r1, r2
  401536:	4618      	mov	r0, r3
  401538:	4b82      	ldr	r3, [pc, #520]	; (401744 <GotoAngle+0x24c>)
  40153a:	4798      	blx	r3
        PrintFlt(oriVals[0]);
        sprintf(LogBuff,"\r\n");
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
    #endif
    
    error = pvAngle - oriVals[0];
  40153c:	68ba      	ldr	r2, [r7, #8]
  40153e:	4b82      	ldr	r3, [pc, #520]	; (401748 <GotoAngle+0x250>)
  401540:	4611      	mov	r1, r2
  401542:	6878      	ldr	r0, [r7, #4]
  401544:	4798      	blx	r3
  401546:	4603      	mov	r3, r0
  401548:	62fb      	str	r3, [r7, #44]	; 0x2c
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
        PrintFlt(error);
        sprintf(LogBuff,"\r\n");
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
    #endif
    if(error > 0)
  40154a:	4b80      	ldr	r3, [pc, #512]	; (40174c <GotoAngle+0x254>)
  40154c:	f04f 0100 	mov.w	r1, #0
  401550:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  401552:	4798      	blx	r3
  401554:	4603      	mov	r3, r0
  401556:	2b00      	cmp	r3, #0
  401558:	d006      	beq.n	401568 <GotoAngle+0x70>
        //Set Anti Clockwise Direction
        #ifdef DEBUG_EN
            sprintf(LogBuff,"ACLK\r\n");
			ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
        #endif
        gpio_set_pin_low(PIN_MOTOR_IN1_IDX);
  40155a:	2020      	movs	r0, #32
  40155c:	4b7c      	ldr	r3, [pc, #496]	; (401750 <GotoAngle+0x258>)
  40155e:	4798      	blx	r3
		gpio_set_pin_high(PIN_MOTOR_IN2_IDX);
  401560:	2021      	movs	r0, #33	; 0x21
  401562:	4b7c      	ldr	r3, [pc, #496]	; (401754 <GotoAngle+0x25c>)
  401564:	4798      	blx	r3
  401566:	e005      	b.n	401574 <GotoAngle+0x7c>
        //Set Clockwise Direction
        #ifdef DEBUG_EN
            sprintf(LogBuff,"CLK\r\n");
			ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
        #endif
        gpio_set_pin_high(PIN_MOTOR_IN1_IDX);
  401568:	2020      	movs	r0, #32
  40156a:	4b7a      	ldr	r3, [pc, #488]	; (401754 <GotoAngle+0x25c>)
  40156c:	4798      	blx	r3
        gpio_set_pin_low(PIN_MOTOR_IN2_IDX);
  40156e:	2021      	movs	r0, #33	; 0x21
  401570:	4b77      	ldr	r3, [pc, #476]	; (401750 <GotoAngle+0x258>)
  401572:	4798      	blx	r3
    }
    
    //If error greater than +/- 1.0f
    if(!((error >=-INCLINATION_ERROR)&&(error<INCLINATION_ERROR)))
  401574:	2301      	movs	r3, #1
  401576:	461c      	mov	r4, r3
  401578:	4b77      	ldr	r3, [pc, #476]	; (401758 <GotoAngle+0x260>)
  40157a:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
  40157e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  401580:	4798      	blx	r3
  401582:	4603      	mov	r3, r0
  401584:	2b00      	cmp	r3, #0
  401586:	d101      	bne.n	40158c <GotoAngle+0x94>
  401588:	2300      	movs	r3, #0
  40158a:	461c      	mov	r4, r3
  40158c:	b2e3      	uxtb	r3, r4
  40158e:	f083 0301 	eor.w	r3, r3, #1
  401592:	b2db      	uxtb	r3, r3
  401594:	2b00      	cmp	r3, #0
  401596:	d112      	bne.n	4015be <GotoAngle+0xc6>
  401598:	2301      	movs	r3, #1
  40159a:	461c      	mov	r4, r3
  40159c:	4b6f      	ldr	r3, [pc, #444]	; (40175c <GotoAngle+0x264>)
  40159e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4015a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4015a4:	4798      	blx	r3
  4015a6:	4603      	mov	r3, r0
  4015a8:	2b00      	cmp	r3, #0
  4015aa:	d101      	bne.n	4015b0 <GotoAngle+0xb8>
  4015ac:	2300      	movs	r3, #0
  4015ae:	461c      	mov	r4, r3
  4015b0:	b2e3      	uxtb	r3, r4
  4015b2:	f083 0301 	eor.w	r3, r3, #1
  4015b6:	b2db      	uxtb	r3, r3
  4015b8:	2b00      	cmp	r3, #0
  4015ba:	f000 8086 	beq.w	4016ca <GotoAngle+0x1d2>
    {
        /* Turn Motor On */
        #ifndef MOTOR_CTRL_A4955
			gpio_set_pin_high(PIN_MOTOR_RST_IDX);
		#else
			gpio_set_pin_high(PIN_MOTOR_SLP_IDX);
  4015be:	2022      	movs	r0, #34	; 0x22
  4015c0:	4b64      	ldr	r3, [pc, #400]	; (401754 <GotoAngle+0x25c>)
  4015c2:	4798      	blx	r3
            sprintf(LogBuff,"ON\r\n");
			ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));    
        #endif
    }
    
    while(!((error >=-INCLINATION_ERROR)&&(error<INCLINATION_ERROR)))
  4015c4:	e081      	b.n	4016ca <GotoAngle+0x1d2>
    {
        prevOri = 0;
  4015c6:	f04f 0300 	mov.w	r3, #0
  4015ca:	623b      	str	r3, [r7, #32]
        for(p = 0; p < 8; p++)
  4015cc:	2300      	movs	r3, #0
  4015ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4015d2:	e058      	b.n	401686 <GotoAngle+0x18e>
        {
            #ifndef ICM20648_USE_RTOS_API
				ICMReadAccDataAll(BOARD_TWI, ICM_ADDR,(uint16_t*)accVals);
  4015d4:	f107 0314 	add.w	r3, r7, #20
  4015d8:	461a      	mov	r2, r3
  4015da:	2169      	movs	r1, #105	; 0x69
  4015dc:	4857      	ldr	r0, [pc, #348]	; (40173c <GotoAngle+0x244>)
  4015de:	4b58      	ldr	r3, [pc, #352]	; (401740 <GotoAngle+0x248>)
  4015e0:	4798      	blx	r3
			#else
				ICMReadAccDataAllTo(twiPort, ICM_ADDR,(uint16_t*)accVals, 50);
			#endif
            GetOrientation(accVals, oriVals);
  4015e2:	f107 0208 	add.w	r2, r7, #8
  4015e6:	f107 0314 	add.w	r3, r7, #20
  4015ea:	4611      	mov	r1, r2
  4015ec:	4618      	mov	r0, r3
  4015ee:	4b55      	ldr	r3, [pc, #340]	; (401744 <GotoAngle+0x24c>)
  4015f0:	4798      	blx	r3
            oriX = prevOri + ((oriVals[0] - prevOri)/((float)(p+1)));
  4015f2:	68ba      	ldr	r2, [r7, #8]
  4015f4:	4b54      	ldr	r3, [pc, #336]	; (401748 <GotoAngle+0x250>)
  4015f6:	6a39      	ldr	r1, [r7, #32]
  4015f8:	4610      	mov	r0, r2
  4015fa:	4798      	blx	r3
  4015fc:	4603      	mov	r3, r0
  4015fe:	461c      	mov	r4, r3
  401600:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401604:	1c5a      	adds	r2, r3, #1
  401606:	4b56      	ldr	r3, [pc, #344]	; (401760 <GotoAngle+0x268>)
  401608:	4610      	mov	r0, r2
  40160a:	4798      	blx	r3
  40160c:	4602      	mov	r2, r0
  40160e:	4b55      	ldr	r3, [pc, #340]	; (401764 <GotoAngle+0x26c>)
  401610:	4611      	mov	r1, r2
  401612:	4620      	mov	r0, r4
  401614:	4798      	blx	r3
  401616:	4603      	mov	r3, r0
  401618:	461a      	mov	r2, r3
  40161a:	4b53      	ldr	r3, [pc, #332]	; (401768 <GotoAngle+0x270>)
  40161c:	6a39      	ldr	r1, [r7, #32]
  40161e:	4610      	mov	r0, r2
  401620:	4798      	blx	r3
  401622:	4603      	mov	r3, r0
  401624:	627b      	str	r3, [r7, #36]	; 0x24
        	prevOri = oriX;
  401626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401628:	623b      	str	r3, [r7, #32]
            delay_ms(40);
  40162a:	4b50      	ldr	r3, [pc, #320]	; (40176c <GotoAngle+0x274>)
  40162c:	4798      	blx	r3
  40162e:	4603      	mov	r3, r0
  401630:	f04f 0400 	mov.w	r4, #0
  401634:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401638:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  40163c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401640:	4643      	mov	r3, r8
  401642:	464c      	mov	r4, r9
  401644:	00a6      	lsls	r6, r4, #2
  401646:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40164a:	009d      	lsls	r5, r3, #2
  40164c:	195b      	adds	r3, r3, r5
  40164e:	eb44 0406 	adc.w	r4, r4, r6
  401652:	f243 61af 	movw	r1, #13999	; 0x36af
  401656:	f04f 0200 	mov.w	r2, #0
  40165a:	eb13 0b01 	adds.w	fp, r3, r1
  40165e:	eb44 0c02 	adc.w	ip, r4, r2
  401662:	4658      	mov	r0, fp
  401664:	4661      	mov	r1, ip
  401666:	4c42      	ldr	r4, [pc, #264]	; (401770 <GotoAngle+0x278>)
  401668:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40166c:	f04f 0300 	mov.w	r3, #0
  401670:	47a0      	blx	r4
  401672:	4603      	mov	r3, r0
  401674:	460c      	mov	r4, r1
  401676:	4618      	mov	r0, r3
  401678:	4b3e      	ldr	r3, [pc, #248]	; (401774 <GotoAngle+0x27c>)
  40167a:	4798      	blx	r3
    }
    
    while(!((error >=-INCLINATION_ERROR)&&(error<INCLINATION_ERROR)))
    {
        prevOri = 0;
        for(p = 0; p < 8; p++)
  40167c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401680:	3301      	adds	r3, #1
  401682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401686:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40168a:	2b07      	cmp	r3, #7
  40168c:	d9a2      	bls.n	4015d4 <GotoAngle+0xdc>
            GetOrientation(accVals, oriVals);
            oriX = prevOri + ((oriVals[0] - prevOri)/((float)(p+1)));
        	prevOri = oriX;
            delay_ms(40);
        }
        oriVals[0] = oriX;
  40168e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401690:	60bb      	str	r3, [r7, #8]
			LogBuff[0] = '\r';
			LogBuff[1] = '\n';
			ConsoleWrite((uint8_t *)LogBuff, 2);
        #endif
        
        error = pvAngle - oriVals[0];
  401692:	68ba      	ldr	r2, [r7, #8]
  401694:	4b2c      	ldr	r3, [pc, #176]	; (401748 <GotoAngle+0x250>)
  401696:	4611      	mov	r1, r2
  401698:	6878      	ldr	r0, [r7, #4]
  40169a:	4798      	blx	r3
  40169c:	4603      	mov	r3, r0
  40169e:	62fb      	str	r3, [r7, #44]	; 0x2c
        
        if(error > 0)
  4016a0:	4b2a      	ldr	r3, [pc, #168]	; (40174c <GotoAngle+0x254>)
  4016a2:	f04f 0100 	mov.w	r1, #0
  4016a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4016a8:	4798      	blx	r3
  4016aa:	4603      	mov	r3, r0
  4016ac:	2b00      	cmp	r3, #0
  4016ae:	d006      	beq.n	4016be <GotoAngle+0x1c6>
                sprintf(LogBuff,"ACLK\r\n");
				ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
            #endif
			#ifndef MOTOR_CTRL_A4955
			#else
				gpio_set_pin_low(PIN_MOTOR_IN1_IDX);
  4016b0:	2020      	movs	r0, #32
  4016b2:	4b27      	ldr	r3, [pc, #156]	; (401750 <GotoAngle+0x258>)
  4016b4:	4798      	blx	r3
				gpio_set_pin_high(PIN_MOTOR_IN2_IDX);
  4016b6:	2021      	movs	r0, #33	; 0x21
  4016b8:	4b26      	ldr	r3, [pc, #152]	; (401754 <GotoAngle+0x25c>)
  4016ba:	4798      	blx	r3
  4016bc:	e005      	b.n	4016ca <GotoAngle+0x1d2>
                sprintf(LogBuff,"CLK\r\n");
				ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
            #endif
			#ifndef MOTOR_CTRL_A4955
			#else
				gpio_set_pin_high(PIN_MOTOR_IN1_IDX);
  4016be:	2020      	movs	r0, #32
  4016c0:	4b24      	ldr	r3, [pc, #144]	; (401754 <GotoAngle+0x25c>)
  4016c2:	4798      	blx	r3
				gpio_set_pin_low(PIN_MOTOR_IN2_IDX);
  4016c4:	2021      	movs	r0, #33	; 0x21
  4016c6:	4b22      	ldr	r3, [pc, #136]	; (401750 <GotoAngle+0x258>)
  4016c8:	4798      	blx	r3
            sprintf(LogBuff,"ON\r\n");
			ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));    
        #endif
    }
    
    while(!((error >=-INCLINATION_ERROR)&&(error<INCLINATION_ERROR)))
  4016ca:	2301      	movs	r3, #1
  4016cc:	461c      	mov	r4, r3
  4016ce:	4b22      	ldr	r3, [pc, #136]	; (401758 <GotoAngle+0x260>)
  4016d0:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
  4016d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4016d6:	4798      	blx	r3
  4016d8:	4603      	mov	r3, r0
  4016da:	2b00      	cmp	r3, #0
  4016dc:	d101      	bne.n	4016e2 <GotoAngle+0x1ea>
  4016de:	2300      	movs	r3, #0
  4016e0:	461c      	mov	r4, r3
  4016e2:	b2e3      	uxtb	r3, r4
  4016e4:	f083 0301 	eor.w	r3, r3, #1
  4016e8:	b2db      	uxtb	r3, r3
  4016ea:	2b00      	cmp	r3, #0
  4016ec:	f47f af6b 	bne.w	4015c6 <GotoAngle+0xce>
  4016f0:	2301      	movs	r3, #1
  4016f2:	461c      	mov	r4, r3
  4016f4:	4b19      	ldr	r3, [pc, #100]	; (40175c <GotoAngle+0x264>)
  4016f6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4016fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4016fc:	4798      	blx	r3
  4016fe:	4603      	mov	r3, r0
  401700:	2b00      	cmp	r3, #0
  401702:	d101      	bne.n	401708 <GotoAngle+0x210>
  401704:	2300      	movs	r3, #0
  401706:	461c      	mov	r4, r3
  401708:	b2e3      	uxtb	r3, r4
  40170a:	f083 0301 	eor.w	r3, r3, #1
  40170e:	b2db      	uxtb	r3, r3
  401710:	2b00      	cmp	r3, #0
  401712:	f47f af58 	bne.w	4015c6 <GotoAngle+0xce>

    /* Turn Motor Off */
	#ifndef MOTOR_CTRL_A4955
		gpio_set_pin_low(PIN_MOTOR_RST_IDX);
	#else
		gpio_set_pin_low(PIN_MOTOR_SLP_IDX);
  401716:	2022      	movs	r0, #34	; 0x22
  401718:	4b0d      	ldr	r3, [pc, #52]	; (401750 <GotoAngle+0x258>)
  40171a:	4798      	blx	r3
    #ifdef DEBUG_EN
        sprintf(LogBuff,"OFF\r\n");
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
    #endif
    
    ptr = (uint16_t*)&oriVals[0];
  40171c:	f107 0308 	add.w	r3, r7, #8
  401720:	61fb      	str	r3, [r7, #28]
    mBusRegs[MBUS_REG_ANXH] = ptr[1];
  401722:	69fb      	ldr	r3, [r7, #28]
  401724:	885a      	ldrh	r2, [r3, #2]
  401726:	4b14      	ldr	r3, [pc, #80]	; (401778 <GotoAngle+0x280>)
  401728:	83da      	strh	r2, [r3, #30]
    mBusRegs[MBUS_REG_ANXL] = ptr[0];
  40172a:	69fb      	ldr	r3, [r7, #28]
  40172c:	881a      	ldrh	r2, [r3, #0]
  40172e:	4b12      	ldr	r3, [pc, #72]	; (401778 <GotoAngle+0x280>)
  401730:	839a      	strh	r2, [r3, #28]
}
  401732:	bf00      	nop
  401734:	3730      	adds	r7, #48	; 0x30
  401736:	46bd      	mov	sp, r7
  401738:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
  40173c:	40018000 	.word	0x40018000
  401740:	004005ed 	.word	0x004005ed
  401744:	00401889 	.word	0x00401889
  401748:	0040ad15 	.word	0x0040ad15
  40174c:	0040b2a1 	.word	0x0040b2a1
  401750:	00404545 	.word	0x00404545
  401754:	00404515 	.word	0x00404515
  401758:	0040b28d 	.word	0x0040b28d
  40175c:	0040b265 	.word	0x0040b265
  401760:	0040ae81 	.word	0x0040ae81
  401764:	0040b091 	.word	0x0040b091
  401768:	0040ad19 	.word	0x0040ad19
  40176c:	00400cbd 	.word	0x00400cbd
  401770:	0040b301 	.word	0x0040b301
  401774:	20000001 	.word	0x20000001
  401778:	2000048c 	.word	0x2000048c

0040177c <TestCode>:

void TestCode(void)
{
  40177c:	b580      	push	{r7, lr}
  40177e:	b088      	sub	sp, #32
  401780:	af00      	add	r7, sp, #0
    int16_t accVals[3] = {0, 0, 0};
  401782:	2300      	movs	r3, #0
  401784:	82bb      	strh	r3, [r7, #20]
  401786:	2300      	movs	r3, #0
  401788:	82fb      	strh	r3, [r7, #22]
  40178a:	2300      	movs	r3, #0
  40178c:	833b      	strh	r3, [r7, #24]
    float oriVals[3], pvAngle=0;
  40178e:	f04f 0300 	mov.w	r3, #0
  401792:	607b      	str	r3, [r7, #4]
    uint16_t *ptr;
    #ifndef DS3231_USE_RTOS_API
		DSGetTime(BOARD_TWI, (uint16_t *)&mBusRegs[MBUS_REG_SEC]);
  401794:	4930      	ldr	r1, [pc, #192]	; (401858 <TestCode+0xdc>)
  401796:	4831      	ldr	r0, [pc, #196]	; (40185c <TestCode+0xe0>)
  401798:	4b31      	ldr	r3, [pc, #196]	; (401860 <TestCode+0xe4>)
  40179a:	4798      	blx	r3
		DSGetFullDate(BOARD_TWI, (uint16_t *)&mBusRegs[MBUS_REG_DAY]);
  40179c:	4931      	ldr	r1, [pc, #196]	; (401864 <TestCode+0xe8>)
  40179e:	482f      	ldr	r0, [pc, #188]	; (40185c <TestCode+0xe0>)
  4017a0:	4b31      	ldr	r3, [pc, #196]	; (401868 <TestCode+0xec>)
  4017a2:	4798      	blx	r3
		(((mBusRegs[MBUS_REG_SEC]>>4)*10) + (mBusRegs[MBUS_REG_SEC]&0x000F)));
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
    #endif

	#ifndef ICM20648_USE_RTOS_API
		ICMReadAccDataAll(BOARD_TWI, ICM_ADDR,(uint16_t*)accVals);
  4017a4:	f107 0314 	add.w	r3, r7, #20
  4017a8:	461a      	mov	r2, r3
  4017aa:	2169      	movs	r1, #105	; 0x69
  4017ac:	482b      	ldr	r0, [pc, #172]	; (40185c <TestCode+0xe0>)
  4017ae:	4b2f      	ldr	r3, [pc, #188]	; (40186c <TestCode+0xf0>)
  4017b0:	4798      	blx	r3
	#else
		ICMReadAccDataAllTo(twiPort, ICM_ADDR,(uint16_t*)accVals, 50);
	#endif
    GetOrientation(accVals, oriVals);
  4017b2:	f107 0208 	add.w	r2, r7, #8
  4017b6:	f107 0314 	add.w	r3, r7, #20
  4017ba:	4611      	mov	r1, r2
  4017bc:	4618      	mov	r0, r3
  4017be:	4b2c      	ldr	r3, [pc, #176]	; (401870 <TestCode+0xf4>)
  4017c0:	4798      	blx	r3
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
        PrintFlt(oriVals[0]);
        sprintf(LogBuff,"\r\n");
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
    #endif
    ptr = (uint16_t*)&oriVals[0];
  4017c2:	f107 0308 	add.w	r3, r7, #8
  4017c6:	61fb      	str	r3, [r7, #28]
    mBusRegs[MBUS_REG_ANXH] = ptr[1];
  4017c8:	69fb      	ldr	r3, [r7, #28]
  4017ca:	885a      	ldrh	r2, [r3, #2]
  4017cc:	4b22      	ldr	r3, [pc, #136]	; (401858 <TestCode+0xdc>)
  4017ce:	83da      	strh	r2, [r3, #30]
    mBusRegs[MBUS_REG_ANXL] = ptr[0];
  4017d0:	69fb      	ldr	r3, [r7, #28]
  4017d2:	881a      	ldrh	r2, [r3, #0]
  4017d4:	4b20      	ldr	r3, [pc, #128]	; (401858 <TestCode+0xdc>)
  4017d6:	839a      	strh	r2, [r3, #28]
    pvAngle = GetPvAngle();
  4017d8:	4b26      	ldr	r3, [pc, #152]	; (401874 <TestCode+0xf8>)
  4017da:	4798      	blx	r3
  4017dc:	4603      	mov	r3, r0
  4017de:	607b      	str	r3, [r7, #4]
    ptr = (uint16_t*)&pvAngle;
  4017e0:	1d3b      	adds	r3, r7, #4
  4017e2:	61fb      	str	r3, [r7, #28]
    mBusRegs[MBUS_REG_PVANGLEH] = ptr[1];
  4017e4:	69fb      	ldr	r3, [r7, #28]
  4017e6:	885a      	ldrh	r2, [r3, #2]
  4017e8:	4b1b      	ldr	r3, [pc, #108]	; (401858 <TestCode+0xdc>)
  4017ea:	845a      	strh	r2, [r3, #34]	; 0x22
    mBusRegs[MBUS_REG_PVANGLEL] = ptr[0];
  4017ec:	69fb      	ldr	r3, [r7, #28]
  4017ee:	881a      	ldrh	r2, [r3, #0]
  4017f0:	4b19      	ldr	r3, [pc, #100]	; (401858 <TestCode+0xdc>)
  4017f2:	841a      	strh	r2, [r3, #32]
    
	/* Manual Motor Control Mode */
	if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_MAN)
  4017f4:	4b18      	ldr	r3, [pc, #96]	; (401858 <TestCode+0xdc>)
  4017f6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
  4017f8:	2b01      	cmp	r3, #1
  4017fa:	d11c      	bne.n	401836 <TestCode+0xba>
	{
		/* Set Motor Direction */
		if(mBusRegs[MBUS_REG_MOTDR])
  4017fc:	4b16      	ldr	r3, [pc, #88]	; (401858 <TestCode+0xdc>)
  4017fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
  401800:	2b00      	cmp	r3, #0
  401802:	d006      	beq.n	401812 <TestCode+0x96>
		{
			gpio_set_pin_low(PIN_MOTOR_IN1_IDX);
  401804:	2020      	movs	r0, #32
  401806:	4b1c      	ldr	r3, [pc, #112]	; (401878 <TestCode+0xfc>)
  401808:	4798      	blx	r3
			gpio_set_pin_high(PIN_MOTOR_IN2_IDX);
  40180a:	2021      	movs	r0, #33	; 0x21
  40180c:	4b1b      	ldr	r3, [pc, #108]	; (40187c <TestCode+0x100>)
  40180e:	4798      	blx	r3
  401810:	e005      	b.n	40181e <TestCode+0xa2>
		}
		else
		{
			gpio_set_pin_high(PIN_MOTOR_IN1_IDX);
  401812:	2020      	movs	r0, #32
  401814:	4b19      	ldr	r3, [pc, #100]	; (40187c <TestCode+0x100>)
  401816:	4798      	blx	r3
			gpio_set_pin_low(PIN_MOTOR_IN2_IDX);
  401818:	2021      	movs	r0, #33	; 0x21
  40181a:	4b17      	ldr	r3, [pc, #92]	; (401878 <TestCode+0xfc>)
  40181c:	4798      	blx	r3
		}

		/* Turn Motor On / Off */
		if(mBusRegs[MBUS_REG_MOTON])
  40181e:	4b0e      	ldr	r3, [pc, #56]	; (401858 <TestCode+0xdc>)
  401820:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
  401822:	2b00      	cmp	r3, #0
  401824:	d003      	beq.n	40182e <TestCode+0xb2>
			//Disable Charge Ctrlr
			//ccEn = 0;
			/* Turn Motor On */
			#ifndef MOTOR_CTRL_A4955
			#else
				gpio_set_pin_high(PIN_MOTOR_SLP_IDX);
  401826:	2022      	movs	r0, #34	; 0x22
  401828:	4b14      	ldr	r3, [pc, #80]	; (40187c <TestCode+0x100>)
  40182a:	4798      	blx	r3
    /* Cleaning Motor Control Mode */
    else if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_CLEAN)
    {
		CleaningMode();
    }
}
  40182c:	e010      	b.n	401850 <TestCode+0xd4>
			//Enable Charge Ctrlr
			//ccEn = 1;
			/* Turn Motor Off */
			#ifndef MOTOR_CTRL_A4955
			#else
				gpio_set_pin_low(PIN_MOTOR_SLP_IDX);
  40182e:	2022      	movs	r0, #34	; 0x22
  401830:	4b11      	ldr	r3, [pc, #68]	; (401878 <TestCode+0xfc>)
  401832:	4798      	blx	r3
    /* Cleaning Motor Control Mode */
    else if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_CLEAN)
    {
		CleaningMode();
    }
}
  401834:	e00c      	b.n	401850 <TestCode+0xd4>
				gpio_set_pin_low(PIN_MOTOR_SLP_IDX);
			#endif
		}
	}
	/* Wind Speed Motor Control Mode */
	else if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_WINDSPD)
  401836:	4b08      	ldr	r3, [pc, #32]	; (401858 <TestCode+0xdc>)
  401838:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
  40183a:	2b02      	cmp	r3, #2
  40183c:	d102      	bne.n	401844 <TestCode+0xc8>
	{
		WindSpeedMode();
  40183e:	4b10      	ldr	r3, [pc, #64]	; (401880 <TestCode+0x104>)
  401840:	4798      	blx	r3
    /* Cleaning Motor Control Mode */
    else if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_CLEAN)
    {
		CleaningMode();
    }
}
  401842:	e005      	b.n	401850 <TestCode+0xd4>
	else if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_WINDSPD)
	{
		WindSpeedMode();
	}
    /* Cleaning Motor Control Mode */
    else if(mBusRegs[MBUS_REG_OPMODE] == TRKR_OPMODE_CLEAN)
  401844:	4b04      	ldr	r3, [pc, #16]	; (401858 <TestCode+0xdc>)
  401846:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
  401848:	2b03      	cmp	r3, #3
  40184a:	d101      	bne.n	401850 <TestCode+0xd4>
    {
		CleaningMode();
  40184c:	4b0d      	ldr	r3, [pc, #52]	; (401884 <TestCode+0x108>)
  40184e:	4798      	blx	r3
    }
}
  401850:	bf00      	nop
  401852:	3720      	adds	r7, #32
  401854:	46bd      	mov	sp, r7
  401856:	bd80      	pop	{r7, pc}
  401858:	2000048c 	.word	0x2000048c
  40185c:	40018000 	.word	0x40018000
  401860:	004002f5 	.word	0x004002f5
  401864:	20000492 	.word	0x20000492
  401868:	004003b5 	.word	0x004003b5
  40186c:	004005ed 	.word	0x004005ed
  401870:	00401889 	.word	0x00401889
  401874:	00401a19 	.word	0x00401a19
  401878:	00404545 	.word	0x00404545
  40187c:	00404515 	.word	0x00404515
  401880:	00402921 	.word	0x00402921
  401884:	00402ab9 	.word	0x00402ab9

00401888 <GetOrientation>:
        ConsoleWrite((uint8_t *)buff2, strlen(buff2));
    }
#endif

void GetOrientation(int16_t *acc, float *orientation)
{
  401888:	b5f0      	push	{r4, r5, r6, r7, lr}
  40188a:	b087      	sub	sp, #28
  40188c:	af00      	add	r7, sp, #0
  40188e:	6078      	str	r0, [r7, #4]
  401890:	6039      	str	r1, [r7, #0]
    float accFlt[3];
    accFlt[0] = ((float)acc[0])/32768.0f;
  401892:	687b      	ldr	r3, [r7, #4]
  401894:	f9b3 2000 	ldrsh.w	r2, [r3]
  401898:	4b55      	ldr	r3, [pc, #340]	; (4019f0 <GetOrientation+0x168>)
  40189a:	4610      	mov	r0, r2
  40189c:	4798      	blx	r3
  40189e:	4602      	mov	r2, r0
  4018a0:	4b54      	ldr	r3, [pc, #336]	; (4019f4 <GetOrientation+0x16c>)
  4018a2:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
  4018a6:	4610      	mov	r0, r2
  4018a8:	4798      	blx	r3
  4018aa:	4603      	mov	r3, r0
  4018ac:	60fb      	str	r3, [r7, #12]
    accFlt[1] = ((float)acc[1])/32768.0f;
  4018ae:	687b      	ldr	r3, [r7, #4]
  4018b0:	3302      	adds	r3, #2
  4018b2:	f9b3 2000 	ldrsh.w	r2, [r3]
  4018b6:	4b4e      	ldr	r3, [pc, #312]	; (4019f0 <GetOrientation+0x168>)
  4018b8:	4610      	mov	r0, r2
  4018ba:	4798      	blx	r3
  4018bc:	4602      	mov	r2, r0
  4018be:	4b4d      	ldr	r3, [pc, #308]	; (4019f4 <GetOrientation+0x16c>)
  4018c0:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
  4018c4:	4610      	mov	r0, r2
  4018c6:	4798      	blx	r3
  4018c8:	4603      	mov	r3, r0
  4018ca:	613b      	str	r3, [r7, #16]
    accFlt[2] = ((float)acc[2])/32768.0f;
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	3304      	adds	r3, #4
  4018d0:	f9b3 2000 	ldrsh.w	r2, [r3]
  4018d4:	4b46      	ldr	r3, [pc, #280]	; (4019f0 <GetOrientation+0x168>)
  4018d6:	4610      	mov	r0, r2
  4018d8:	4798      	blx	r3
  4018da:	4602      	mov	r2, r0
  4018dc:	4b45      	ldr	r3, [pc, #276]	; (4019f4 <GetOrientation+0x16c>)
  4018de:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
  4018e2:	4610      	mov	r0, r2
  4018e4:	4798      	blx	r3
  4018e6:	4603      	mov	r3, r0
  4018e8:	617b      	str	r3, [r7, #20]
    
    //Equation 25 (Rotate Across X Axis)
    orientation[0] = atan2(accFlt[1], accFlt[2]);
  4018ea:	693a      	ldr	r2, [r7, #16]
  4018ec:	4b42      	ldr	r3, [pc, #264]	; (4019f8 <GetOrientation+0x170>)
  4018ee:	4610      	mov	r0, r2
  4018f0:	4798      	blx	r3
  4018f2:	4604      	mov	r4, r0
  4018f4:	460d      	mov	r5, r1
  4018f6:	697a      	ldr	r2, [r7, #20]
  4018f8:	4b3f      	ldr	r3, [pc, #252]	; (4019f8 <GetOrientation+0x170>)
  4018fa:	4610      	mov	r0, r2
  4018fc:	4798      	blx	r3
  4018fe:	4602      	mov	r2, r0
  401900:	460b      	mov	r3, r1
  401902:	4620      	mov	r0, r4
  401904:	4629      	mov	r1, r5
  401906:	4c3d      	ldr	r4, [pc, #244]	; (4019fc <GetOrientation+0x174>)
  401908:	47a0      	blx	r4
  40190a:	460a      	mov	r2, r1
  40190c:	4601      	mov	r1, r0
  40190e:	4b3c      	ldr	r3, [pc, #240]	; (401a00 <GetOrientation+0x178>)
  401910:	4608      	mov	r0, r1
  401912:	4611      	mov	r1, r2
  401914:	4798      	blx	r3
  401916:	4602      	mov	r2, r0
  401918:	683b      	ldr	r3, [r7, #0]
  40191a:	601a      	str	r2, [r3, #0]
    //Radian to degrees conversion
    orientation[0] = (180.0f * orientation[0])/(float)M_PI;
  40191c:	683b      	ldr	r3, [r7, #0]
  40191e:	681a      	ldr	r2, [r3, #0]
  401920:	4b38      	ldr	r3, [pc, #224]	; (401a04 <GetOrientation+0x17c>)
  401922:	4939      	ldr	r1, [pc, #228]	; (401a08 <GetOrientation+0x180>)
  401924:	4610      	mov	r0, r2
  401926:	4798      	blx	r3
  401928:	4603      	mov	r3, r0
  40192a:	461a      	mov	r2, r3
  40192c:	4b31      	ldr	r3, [pc, #196]	; (4019f4 <GetOrientation+0x16c>)
  40192e:	4937      	ldr	r1, [pc, #220]	; (401a0c <GetOrientation+0x184>)
  401930:	4610      	mov	r0, r2
  401932:	4798      	blx	r3
  401934:	4603      	mov	r3, r0
  401936:	461a      	mov	r2, r3
  401938:	683b      	ldr	r3, [r7, #0]
  40193a:	601a      	str	r2, [r3, #0]
    
    //Equation 26 (Rotate Across Y Axis)
    orientation[1] = sqrt(accFlt[1]*accFlt[1] + accFlt[2]*accFlt[2]);
  40193c:	683b      	ldr	r3, [r7, #0]
  40193e:	1d1c      	adds	r4, r3, #4
  401940:	693a      	ldr	r2, [r7, #16]
  401942:	6939      	ldr	r1, [r7, #16]
  401944:	4b2f      	ldr	r3, [pc, #188]	; (401a04 <GetOrientation+0x17c>)
  401946:	4610      	mov	r0, r2
  401948:	4798      	blx	r3
  40194a:	4603      	mov	r3, r0
  40194c:	461d      	mov	r5, r3
  40194e:	697a      	ldr	r2, [r7, #20]
  401950:	6979      	ldr	r1, [r7, #20]
  401952:	4b2c      	ldr	r3, [pc, #176]	; (401a04 <GetOrientation+0x17c>)
  401954:	4610      	mov	r0, r2
  401956:	4798      	blx	r3
  401958:	4603      	mov	r3, r0
  40195a:	461a      	mov	r2, r3
  40195c:	4b2c      	ldr	r3, [pc, #176]	; (401a10 <GetOrientation+0x188>)
  40195e:	4611      	mov	r1, r2
  401960:	4628      	mov	r0, r5
  401962:	4798      	blx	r3
  401964:	4603      	mov	r3, r0
  401966:	461a      	mov	r2, r3
  401968:	4b23      	ldr	r3, [pc, #140]	; (4019f8 <GetOrientation+0x170>)
  40196a:	4610      	mov	r0, r2
  40196c:	4798      	blx	r3
  40196e:	4602      	mov	r2, r0
  401970:	460b      	mov	r3, r1
  401972:	4610      	mov	r0, r2
  401974:	4619      	mov	r1, r3
  401976:	4b27      	ldr	r3, [pc, #156]	; (401a14 <GetOrientation+0x18c>)
  401978:	4798      	blx	r3
  40197a:	460a      	mov	r2, r1
  40197c:	4601      	mov	r1, r0
  40197e:	4b20      	ldr	r3, [pc, #128]	; (401a00 <GetOrientation+0x178>)
  401980:	4608      	mov	r0, r1
  401982:	4611      	mov	r1, r2
  401984:	4798      	blx	r3
  401986:	4603      	mov	r3, r0
  401988:	6023      	str	r3, [r4, #0]
    orientation[1] = atan2(-accFlt[0], orientation[1]); 
  40198a:	683b      	ldr	r3, [r7, #0]
  40198c:	1d1c      	adds	r4, r3, #4
  40198e:	68fb      	ldr	r3, [r7, #12]
  401990:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  401994:	4b18      	ldr	r3, [pc, #96]	; (4019f8 <GetOrientation+0x170>)
  401996:	4610      	mov	r0, r2
  401998:	4798      	blx	r3
  40199a:	4605      	mov	r5, r0
  40199c:	460e      	mov	r6, r1
  40199e:	683b      	ldr	r3, [r7, #0]
  4019a0:	3304      	adds	r3, #4
  4019a2:	681a      	ldr	r2, [r3, #0]
  4019a4:	4b14      	ldr	r3, [pc, #80]	; (4019f8 <GetOrientation+0x170>)
  4019a6:	4610      	mov	r0, r2
  4019a8:	4798      	blx	r3
  4019aa:	4602      	mov	r2, r0
  4019ac:	460b      	mov	r3, r1
  4019ae:	4628      	mov	r0, r5
  4019b0:	4631      	mov	r1, r6
  4019b2:	4d12      	ldr	r5, [pc, #72]	; (4019fc <GetOrientation+0x174>)
  4019b4:	47a8      	blx	r5
  4019b6:	460a      	mov	r2, r1
  4019b8:	4601      	mov	r1, r0
  4019ba:	4b11      	ldr	r3, [pc, #68]	; (401a00 <GetOrientation+0x178>)
  4019bc:	4608      	mov	r0, r1
  4019be:	4611      	mov	r1, r2
  4019c0:	4798      	blx	r3
  4019c2:	4603      	mov	r3, r0
  4019c4:	6023      	str	r3, [r4, #0]
    //Radian to degrees conversion
    orientation[1] = (180.0f * orientation[1])/(float)M_PI;
  4019c6:	683b      	ldr	r3, [r7, #0]
  4019c8:	1d1c      	adds	r4, r3, #4
  4019ca:	683b      	ldr	r3, [r7, #0]
  4019cc:	3304      	adds	r3, #4
  4019ce:	681a      	ldr	r2, [r3, #0]
  4019d0:	4b0c      	ldr	r3, [pc, #48]	; (401a04 <GetOrientation+0x17c>)
  4019d2:	490d      	ldr	r1, [pc, #52]	; (401a08 <GetOrientation+0x180>)
  4019d4:	4610      	mov	r0, r2
  4019d6:	4798      	blx	r3
  4019d8:	4603      	mov	r3, r0
  4019da:	461a      	mov	r2, r3
  4019dc:	4b05      	ldr	r3, [pc, #20]	; (4019f4 <GetOrientation+0x16c>)
  4019de:	490b      	ldr	r1, [pc, #44]	; (401a0c <GetOrientation+0x184>)
  4019e0:	4610      	mov	r0, r2
  4019e2:	4798      	blx	r3
  4019e4:	4603      	mov	r3, r0
  4019e6:	6023      	str	r3, [r4, #0]
}
  4019e8:	bf00      	nop
  4019ea:	371c      	adds	r7, #28
  4019ec:	46bd      	mov	sp, r7
  4019ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4019f0:	0040ae81 	.word	0x0040ae81
  4019f4:	0040b091 	.word	0x0040b091
  4019f8:	0040a615 	.word	0x0040a615
  4019fc:	00407d75 	.word	0x00407d75
  401a00:	0040ac6d 	.word	0x0040ac6d
  401a04:	0040af29 	.word	0x0040af29
  401a08:	43340000 	.word	0x43340000
  401a0c:	40490fdb 	.word	0x40490fdb
  401a10:	0040ad19 	.word	0x0040ad19
  401a14:	00407d79 	.word	0x00407d79

00401a18 <GetPvAngle>:

float GetPvAngle(void)
{
  401a18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401a1c:	b0af      	sub	sp, #188	; 0xbc
  401a1e:	af00      	add	r7, sp, #0
	float e, f, g, h, i, j, k, l, m, n, o, p;
	float q, r, s, t;
	float timeInSecs;
    
    //BCD to Int Conversion
    date = ((mBusRegs[MBUS_REG_DD]>>4)*10) + (mBusRegs[MBUS_REG_DD]&0x000F); 
  401a20:	4b4a      	ldr	r3, [pc, #296]	; (401b4c <GetPvAngle+0x134>)
  401a22:	891b      	ldrh	r3, [r3, #8]
  401a24:	091b      	lsrs	r3, r3, #4
  401a26:	b29b      	uxth	r3, r3
  401a28:	461a      	mov	r2, r3
  401a2a:	0092      	lsls	r2, r2, #2
  401a2c:	4413      	add	r3, r2
  401a2e:	005b      	lsls	r3, r3, #1
  401a30:	b29a      	uxth	r2, r3
  401a32:	4b46      	ldr	r3, [pc, #280]	; (401b4c <GetPvAngle+0x134>)
  401a34:	891b      	ldrh	r3, [r3, #8]
  401a36:	f003 030f 	and.w	r3, r3, #15
  401a3a:	b29b      	uxth	r3, r3
  401a3c:	4413      	add	r3, r2
  401a3e:	b29b      	uxth	r3, r3
  401a40:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
    mon = ((mBusRegs[MBUS_REG_MM]>>4)*10) + (mBusRegs[MBUS_REG_MM]&0x000F); 
  401a44:	4b41      	ldr	r3, [pc, #260]	; (401b4c <GetPvAngle+0x134>)
  401a46:	895b      	ldrh	r3, [r3, #10]
  401a48:	091b      	lsrs	r3, r3, #4
  401a4a:	b29b      	uxth	r3, r3
  401a4c:	461a      	mov	r2, r3
  401a4e:	0092      	lsls	r2, r2, #2
  401a50:	4413      	add	r3, r2
  401a52:	005b      	lsls	r3, r3, #1
  401a54:	b29a      	uxth	r2, r3
  401a56:	4b3d      	ldr	r3, [pc, #244]	; (401b4c <GetPvAngle+0x134>)
  401a58:	895b      	ldrh	r3, [r3, #10]
  401a5a:	f003 030f 	and.w	r3, r3, #15
  401a5e:	b29b      	uxth	r3, r3
  401a60:	4413      	add	r3, r2
  401a62:	b29b      	uxth	r3, r3
  401a64:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
    year = ((mBusRegs[MBUS_REG_YY]>>4)*10) + (mBusRegs[MBUS_REG_YY]&0x000F); 
  401a68:	4b38      	ldr	r3, [pc, #224]	; (401b4c <GetPvAngle+0x134>)
  401a6a:	899b      	ldrh	r3, [r3, #12]
  401a6c:	091b      	lsrs	r3, r3, #4
  401a6e:	b29b      	uxth	r3, r3
  401a70:	461a      	mov	r2, r3
  401a72:	0092      	lsls	r2, r2, #2
  401a74:	4413      	add	r3, r2
  401a76:	005b      	lsls	r3, r3, #1
  401a78:	b29a      	uxth	r2, r3
  401a7a:	4b34      	ldr	r3, [pc, #208]	; (401b4c <GetPvAngle+0x134>)
  401a7c:	899b      	ldrh	r3, [r3, #12]
  401a7e:	f003 030f 	and.w	r3, r3, #15
  401a82:	b29b      	uxth	r3, r3
  401a84:	4413      	add	r3, r2
  401a86:	b29b      	uxth	r3, r3
  401a88:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
    year += 2000;
  401a8c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
  401a90:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
  401a94:	b29b      	uxth	r3, r3
  401a96:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
    hrs = ((mBusRegs[MBUS_REG_HRS]>>4)*10) + (mBusRegs[MBUS_REG_HRS]&0x000F); 
  401a9a:	4b2c      	ldr	r3, [pc, #176]	; (401b4c <GetPvAngle+0x134>)
  401a9c:	889b      	ldrh	r3, [r3, #4]
  401a9e:	091b      	lsrs	r3, r3, #4
  401aa0:	b29b      	uxth	r3, r3
  401aa2:	461a      	mov	r2, r3
  401aa4:	0092      	lsls	r2, r2, #2
  401aa6:	4413      	add	r3, r2
  401aa8:	005b      	lsls	r3, r3, #1
  401aaa:	b29a      	uxth	r2, r3
  401aac:	4b27      	ldr	r3, [pc, #156]	; (401b4c <GetPvAngle+0x134>)
  401aae:	889b      	ldrh	r3, [r3, #4]
  401ab0:	f003 030f 	and.w	r3, r3, #15
  401ab4:	b29b      	uxth	r3, r3
  401ab6:	4413      	add	r3, r2
  401ab8:	b29b      	uxth	r3, r3
  401aba:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
    min = ((mBusRegs[MBUS_REG_MIN]>>4)*10) + (mBusRegs[MBUS_REG_MIN]&0x000F); 
  401abe:	4b23      	ldr	r3, [pc, #140]	; (401b4c <GetPvAngle+0x134>)
  401ac0:	885b      	ldrh	r3, [r3, #2]
  401ac2:	091b      	lsrs	r3, r3, #4
  401ac4:	b29b      	uxth	r3, r3
  401ac6:	461a      	mov	r2, r3
  401ac8:	0092      	lsls	r2, r2, #2
  401aca:	4413      	add	r3, r2
  401acc:	005b      	lsls	r3, r3, #1
  401ace:	b29a      	uxth	r2, r3
  401ad0:	4b1e      	ldr	r3, [pc, #120]	; (401b4c <GetPvAngle+0x134>)
  401ad2:	885b      	ldrh	r3, [r3, #2]
  401ad4:	f003 030f 	and.w	r3, r3, #15
  401ad8:	b29b      	uxth	r3, r3
  401ada:	4413      	add	r3, r2
  401adc:	b29b      	uxth	r3, r3
  401ade:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    sec = ((mBusRegs[MBUS_REG_SEC]>>4)*10) + (mBusRegs[MBUS_REG_SEC]&0x000F); 
  401ae2:	4b1a      	ldr	r3, [pc, #104]	; (401b4c <GetPvAngle+0x134>)
  401ae4:	881b      	ldrh	r3, [r3, #0]
  401ae6:	091b      	lsrs	r3, r3, #4
  401ae8:	b29b      	uxth	r3, r3
  401aea:	461a      	mov	r2, r3
  401aec:	0092      	lsls	r2, r2, #2
  401aee:	4413      	add	r3, r2
  401af0:	005b      	lsls	r3, r3, #1
  401af2:	b29a      	uxth	r2, r3
  401af4:	4b15      	ldr	r3, [pc, #84]	; (401b4c <GetPvAngle+0x134>)
  401af6:	881b      	ldrh	r3, [r3, #0]
  401af8:	f003 030f 	and.w	r3, r3, #15
  401afc:	b29b      	uxth	r3, r3
  401afe:	4413      	add	r3, r2
  401b00:	b29b      	uxth	r3, r3
  401b02:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
    #ifdef LOG_EN
        sprintf(LogBuff,"%d,%d,%d,", hrs, min, sec);
		ConsoleWrite((uint8_t *)LogBuff, strlen(LogBuff));
    #endif
    
    timeInSecs = (hrs*3600 + min*60 + sec)/86400.0f;
  401b06:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
  401b0a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
  401b0e:	fb02 f103 	mul.w	r1, r2, r3
  401b12:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	; 0xa6
  401b16:	4613      	mov	r3, r2
  401b18:	011b      	lsls	r3, r3, #4
  401b1a:	1a9b      	subs	r3, r3, r2
  401b1c:	009b      	lsls	r3, r3, #2
  401b1e:	18ca      	adds	r2, r1, r3
  401b20:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
  401b24:	441a      	add	r2, r3
  401b26:	4b0a      	ldr	r3, [pc, #40]	; (401b50 <GetPvAngle+0x138>)
  401b28:	4610      	mov	r0, r2
  401b2a:	4798      	blx	r3
  401b2c:	4602      	mov	r2, r0
  401b2e:	4b09      	ldr	r3, [pc, #36]	; (401b54 <GetPvAngle+0x13c>)
  401b30:	4909      	ldr	r1, [pc, #36]	; (401b58 <GetPvAngle+0x140>)
  401b32:	4610      	mov	r0, r2
  401b34:	4798      	blx	r3
  401b36:	4603      	mov	r3, r0
  401b38:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    //Angle Calcualation Algorithm
	if (mon <= 2)
  401b3c:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
  401b40:	2b02      	cmp	r3, #2
  401b42:	dc0b      	bgt.n	401b5c <GetPvAngle+0x144>
	{
		x1 = 1;
  401b44:	2301      	movs	r3, #1
  401b46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  401b4a:	e00a      	b.n	401b62 <GetPvAngle+0x14a>
  401b4c:	2000048c 	.word	0x2000048c
  401b50:	0040ae81 	.word	0x0040ae81
  401b54:	0040b091 	.word	0x0040b091
  401b58:	47a8c000 	.word	0x47a8c000
	}
	else
	{
		x1 = 0;
  401b5c:	2300      	movs	r3, #0
  401b5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}
	x2 = 12 * x1;
  401b62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
  401b66:	4613      	mov	r3, r2
  401b68:	005b      	lsls	r3, r3, #1
  401b6a:	4413      	add	r3, r2
  401b6c:	009b      	lsls	r3, r3, #2
  401b6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	x3 = x2 - 3;
  401b72:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
  401b76:	3b03      	subs	r3, #3
  401b78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	x4 = mon + x3;
  401b7c:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	; 0xac
  401b80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  401b84:	4413      	add	r3, r2
  401b86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	x5 = 4800 - x1;
  401b8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401b8e:	f5c3 5396 	rsb	r3, r3, #4800	; 0x12c0
  401b92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	x7 = x5 + year;
  401b96:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	; 0xaa
  401b9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
  401b9e:	4413      	add	r3, r2
  401ba0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	y0 = 153*x4;
  401ba4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
  401ba8:	4613      	mov	r3, r2
  401baa:	00db      	lsls	r3, r3, #3
  401bac:	4413      	add	r3, r2
  401bae:	011a      	lsls	r2, r3, #4
  401bb0:	4413      	add	r3, r2
  401bb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	y1 = y0 + 2;
  401bb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
  401bba:	3302      	adds	r3, #2
  401bbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	y2 = y1 / 5.0f;
  401bc0:	4b8a      	ldr	r3, [pc, #552]	; (401dec <GetPvAngle+0x3d4>)
  401bc2:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
  401bc6:	4798      	blx	r3
  401bc8:	4602      	mov	r2, r0
  401bca:	4b89      	ldr	r3, [pc, #548]	; (401df0 <GetPvAngle+0x3d8>)
  401bcc:	4989      	ldr	r1, [pc, #548]	; (401df4 <GetPvAngle+0x3dc>)
  401bce:	4610      	mov	r0, r2
  401bd0:	4798      	blx	r3
  401bd2:	4603      	mov	r3, r0
  401bd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	y3 = date + y2;
  401bd8:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	; 0xae
  401bdc:	4b83      	ldr	r3, [pc, #524]	; (401dec <GetPvAngle+0x3d4>)
  401bde:	4610      	mov	r0, r2
  401be0:	4798      	blx	r3
  401be2:	4602      	mov	r2, r0
  401be4:	4b84      	ldr	r3, [pc, #528]	; (401df8 <GetPvAngle+0x3e0>)
  401be6:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
  401bea:	4610      	mov	r0, r2
  401bec:	4798      	blx	r3
  401bee:	4603      	mov	r3, r0
  401bf0:	67fb      	str	r3, [r7, #124]	; 0x7c
	y4 = 365 * x7;
  401bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  401bf6:	f240 126d 	movw	r2, #365	; 0x16d
  401bfa:	fb02 f303 	mul.w	r3, r2, r3
  401bfe:	67bb      	str	r3, [r7, #120]	; 0x78
	y5 = y3 + y4;
  401c00:	4b7a      	ldr	r3, [pc, #488]	; (401dec <GetPvAngle+0x3d4>)
  401c02:	6fb8      	ldr	r0, [r7, #120]	; 0x78
  401c04:	4798      	blx	r3
  401c06:	4602      	mov	r2, r0
  401c08:	4b7b      	ldr	r3, [pc, #492]	; (401df8 <GetPvAngle+0x3e0>)
  401c0a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
  401c0c:	4610      	mov	r0, r2
  401c0e:	4798      	blx	r3
  401c10:	4603      	mov	r3, r0
  401c12:	677b      	str	r3, [r7, #116]	; 0x74
	y6 = x7 / 4.0f;
  401c14:	4b75      	ldr	r3, [pc, #468]	; (401dec <GetPvAngle+0x3d4>)
  401c16:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
  401c1a:	4798      	blx	r3
  401c1c:	4602      	mov	r2, r0
  401c1e:	4b74      	ldr	r3, [pc, #464]	; (401df0 <GetPvAngle+0x3d8>)
  401c20:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  401c24:	4610      	mov	r0, r2
  401c26:	4798      	blx	r3
  401c28:	4603      	mov	r3, r0
  401c2a:	673b      	str	r3, [r7, #112]	; 0x70
	y7 = y5 + y6;
  401c2c:	4b72      	ldr	r3, [pc, #456]	; (401df8 <GetPvAngle+0x3e0>)
  401c2e:	6f39      	ldr	r1, [r7, #112]	; 0x70
  401c30:	6f78      	ldr	r0, [r7, #116]	; 0x74
  401c32:	4798      	blx	r3
  401c34:	4603      	mov	r3, r0
  401c36:	66fb      	str	r3, [r7, #108]	; 0x6c
	y8 = x7 / 100.0f;
  401c38:	4b6c      	ldr	r3, [pc, #432]	; (401dec <GetPvAngle+0x3d4>)
  401c3a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
  401c3e:	4798      	blx	r3
  401c40:	4602      	mov	r2, r0
  401c42:	4b6b      	ldr	r3, [pc, #428]	; (401df0 <GetPvAngle+0x3d8>)
  401c44:	496d      	ldr	r1, [pc, #436]	; (401dfc <GetPvAngle+0x3e4>)
  401c46:	4610      	mov	r0, r2
  401c48:	4798      	blx	r3
  401c4a:	4603      	mov	r3, r0
  401c4c:	66bb      	str	r3, [r7, #104]	; 0x68
	y9 = y7 - y8;
  401c4e:	4b6c      	ldr	r3, [pc, #432]	; (401e00 <GetPvAngle+0x3e8>)
  401c50:	6eb9      	ldr	r1, [r7, #104]	; 0x68
  401c52:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
  401c54:	4798      	blx	r3
  401c56:	4603      	mov	r3, r0
  401c58:	667b      	str	r3, [r7, #100]	; 0x64
	y10 = x7 / 400.0f;
  401c5a:	4b64      	ldr	r3, [pc, #400]	; (401dec <GetPvAngle+0x3d4>)
  401c5c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
  401c60:	4798      	blx	r3
  401c62:	4602      	mov	r2, r0
  401c64:	4b62      	ldr	r3, [pc, #392]	; (401df0 <GetPvAngle+0x3d8>)
  401c66:	4967      	ldr	r1, [pc, #412]	; (401e04 <GetPvAngle+0x3ec>)
  401c68:	4610      	mov	r0, r2
  401c6a:	4798      	blx	r3
  401c6c:	4603      	mov	r3, r0
  401c6e:	663b      	str	r3, [r7, #96]	; 0x60
	y11 = y9 + y10;
  401c70:	4b61      	ldr	r3, [pc, #388]	; (401df8 <GetPvAngle+0x3e0>)
  401c72:	6e39      	ldr	r1, [r7, #96]	; 0x60
  401c74:	6e78      	ldr	r0, [r7, #100]	; 0x64
  401c76:	4798      	blx	r3
  401c78:	4603      	mov	r3, r0
  401c7a:	65fb      	str	r3, [r7, #92]	; 0x5c

	x9 = y11 - 32045;
  401c7c:	4b60      	ldr	r3, [pc, #384]	; (401e00 <GetPvAngle+0x3e8>)
  401c7e:	4962      	ldr	r1, [pc, #392]	; (401e08 <GetPvAngle+0x3f0>)
  401c80:	6df8      	ldr	r0, [r7, #92]	; 0x5c
  401c82:	4798      	blx	r3
  401c84:	4603      	mov	r3, r0
  401c86:	65bb      	str	r3, [r7, #88]	; 0x58
	y12 = hrs - 12;
  401c88:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
  401c8c:	3b0c      	subs	r3, #12
  401c8e:	657b      	str	r3, [r7, #84]	; 0x54
	y13 = y12 / 24.0f;
  401c90:	4b56      	ldr	r3, [pc, #344]	; (401dec <GetPvAngle+0x3d4>)
  401c92:	6d78      	ldr	r0, [r7, #84]	; 0x54
  401c94:	4798      	blx	r3
  401c96:	4602      	mov	r2, r0
  401c98:	4b55      	ldr	r3, [pc, #340]	; (401df0 <GetPvAngle+0x3d8>)
  401c9a:	495c      	ldr	r1, [pc, #368]	; (401e0c <GetPvAngle+0x3f4>)
  401c9c:	4610      	mov	r0, r2
  401c9e:	4798      	blx	r3
  401ca0:	4603      	mov	r3, r0
  401ca2:	653b      	str	r3, [r7, #80]	; 0x50
	y14 = min / 1440.0f;
  401ca4:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	; 0xa6
  401ca8:	4b50      	ldr	r3, [pc, #320]	; (401dec <GetPvAngle+0x3d4>)
  401caa:	4610      	mov	r0, r2
  401cac:	4798      	blx	r3
  401cae:	4602      	mov	r2, r0
  401cb0:	4b4f      	ldr	r3, [pc, #316]	; (401df0 <GetPvAngle+0x3d8>)
  401cb2:	4957      	ldr	r1, [pc, #348]	; (401e10 <GetPvAngle+0x3f8>)
  401cb4:	4610      	mov	r0, r2
  401cb6:	4798      	blx	r3
  401cb8:	4603      	mov	r3, r0
  401cba:	64fb      	str	r3, [r7, #76]	; 0x4c
	y15 = y13 + y14;
  401cbc:	4b4e      	ldr	r3, [pc, #312]	; (401df8 <GetPvAngle+0x3e0>)
  401cbe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
  401cc0:	6d38      	ldr	r0, [r7, #80]	; 0x50
  401cc2:	4798      	blx	r3
  401cc4:	4603      	mov	r3, r0
  401cc6:	64bb      	str	r3, [r7, #72]	; 0x48
	y16 = sec / 86400.0f;
  401cc8:	f9b7 20a4 	ldrsh.w	r2, [r7, #164]	; 0xa4
  401ccc:	4b47      	ldr	r3, [pc, #284]	; (401dec <GetPvAngle+0x3d4>)
  401cce:	4610      	mov	r0, r2
  401cd0:	4798      	blx	r3
  401cd2:	4602      	mov	r2, r0
  401cd4:	4b46      	ldr	r3, [pc, #280]	; (401df0 <GetPvAngle+0x3d8>)
  401cd6:	494f      	ldr	r1, [pc, #316]	; (401e14 <GetPvAngle+0x3fc>)
  401cd8:	4610      	mov	r0, r2
  401cda:	4798      	blx	r3
  401cdc:	4603      	mov	r3, r0
  401cde:	647b      	str	r3, [r7, #68]	; 0x44
	x13 = y15 + y16;
  401ce0:	4b45      	ldr	r3, [pc, #276]	; (401df8 <GetPvAngle+0x3e0>)
  401ce2:	6c79      	ldr	r1, [r7, #68]	; 0x44
  401ce4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
  401ce6:	4798      	blx	r3
  401ce8:	4603      	mov	r3, r0
  401cea:	643b      	str	r3, [r7, #64]	; 0x40

	e = x9 + x13;
  401cec:	4b42      	ldr	r3, [pc, #264]	; (401df8 <GetPvAngle+0x3e0>)
  401cee:	6c39      	ldr	r1, [r7, #64]	; 0x40
  401cf0:	6db8      	ldr	r0, [r7, #88]	; 0x58
  401cf2:	4798      	blx	r3
  401cf4:	4603      	mov	r3, r0
  401cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
	f = (e - 2451545.0f) / 36525.0f;
  401cf8:	4b41      	ldr	r3, [pc, #260]	; (401e00 <GetPvAngle+0x3e8>)
  401cfa:	4947      	ldr	r1, [pc, #284]	; (401e18 <GetPvAngle+0x400>)
  401cfc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
  401cfe:	4798      	blx	r3
  401d00:	4603      	mov	r3, r0
  401d02:	461a      	mov	r2, r3
  401d04:	4b3a      	ldr	r3, [pc, #232]	; (401df0 <GetPvAngle+0x3d8>)
  401d06:	4945      	ldr	r1, [pc, #276]	; (401e1c <GetPvAngle+0x404>)
  401d08:	4610      	mov	r0, r2
  401d0a:	4798      	blx	r3
  401d0c:	4603      	mov	r3, r0
  401d0e:	63bb      	str	r3, [r7, #56]	; 0x38
	g = ((int)(280.46646f + f*(36000.76983f + f*0.0003032f))) % 360; //mod
  401d10:	4b43      	ldr	r3, [pc, #268]	; (401e20 <GetPvAngle+0x408>)
  401d12:	4944      	ldr	r1, [pc, #272]	; (401e24 <GetPvAngle+0x40c>)
  401d14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  401d16:	4798      	blx	r3
  401d18:	4603      	mov	r3, r0
  401d1a:	461a      	mov	r2, r3
  401d1c:	4b36      	ldr	r3, [pc, #216]	; (401df8 <GetPvAngle+0x3e0>)
  401d1e:	4942      	ldr	r1, [pc, #264]	; (401e28 <GetPvAngle+0x410>)
  401d20:	4610      	mov	r0, r2
  401d22:	4798      	blx	r3
  401d24:	4603      	mov	r3, r0
  401d26:	461a      	mov	r2, r3
  401d28:	4b3d      	ldr	r3, [pc, #244]	; (401e20 <GetPvAngle+0x408>)
  401d2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  401d2c:	4610      	mov	r0, r2
  401d2e:	4798      	blx	r3
  401d30:	4603      	mov	r3, r0
  401d32:	461a      	mov	r2, r3
  401d34:	4b30      	ldr	r3, [pc, #192]	; (401df8 <GetPvAngle+0x3e0>)
  401d36:	493d      	ldr	r1, [pc, #244]	; (401e2c <GetPvAngle+0x414>)
  401d38:	4610      	mov	r0, r2
  401d3a:	4798      	blx	r3
  401d3c:	4603      	mov	r3, r0
  401d3e:	461a      	mov	r2, r3
  401d40:	4b3b      	ldr	r3, [pc, #236]	; (401e30 <GetPvAngle+0x418>)
  401d42:	4610      	mov	r0, r2
  401d44:	4798      	blx	r3
  401d46:	4603      	mov	r3, r0
  401d48:	4a3a      	ldr	r2, [pc, #232]	; (401e34 <GetPvAngle+0x41c>)
  401d4a:	fb83 1202 	smull	r1, r2, r3, r2
  401d4e:	441a      	add	r2, r3
  401d50:	1211      	asrs	r1, r2, #8
  401d52:	17da      	asrs	r2, r3, #31
  401d54:	1a8a      	subs	r2, r1, r2
  401d56:	f44f 71b4 	mov.w	r1, #360	; 0x168
  401d5a:	fb01 f202 	mul.w	r2, r1, r2
  401d5e:	1a9a      	subs	r2, r3, r2
  401d60:	4b22      	ldr	r3, [pc, #136]	; (401dec <GetPvAngle+0x3d4>)
  401d62:	4610      	mov	r0, r2
  401d64:	4798      	blx	r3
  401d66:	4603      	mov	r3, r0
  401d68:	637b      	str	r3, [r7, #52]	; 0x34
	h = 357.52911f + f*(35999.05029f - 0.0001537f*f);
  401d6a:	4b2d      	ldr	r3, [pc, #180]	; (401e20 <GetPvAngle+0x408>)
  401d6c:	4932      	ldr	r1, [pc, #200]	; (401e38 <GetPvAngle+0x420>)
  401d6e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  401d70:	4798      	blx	r3
  401d72:	4603      	mov	r3, r0
  401d74:	461a      	mov	r2, r3
  401d76:	4b22      	ldr	r3, [pc, #136]	; (401e00 <GetPvAngle+0x3e8>)
  401d78:	4611      	mov	r1, r2
  401d7a:	4830      	ldr	r0, [pc, #192]	; (401e3c <GetPvAngle+0x424>)
  401d7c:	4798      	blx	r3
  401d7e:	4603      	mov	r3, r0
  401d80:	461a      	mov	r2, r3
  401d82:	4b27      	ldr	r3, [pc, #156]	; (401e20 <GetPvAngle+0x408>)
  401d84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  401d86:	4610      	mov	r0, r2
  401d88:	4798      	blx	r3
  401d8a:	4603      	mov	r3, r0
  401d8c:	461a      	mov	r2, r3
  401d8e:	4b1a      	ldr	r3, [pc, #104]	; (401df8 <GetPvAngle+0x3e0>)
  401d90:	492b      	ldr	r1, [pc, #172]	; (401e40 <GetPvAngle+0x428>)
  401d92:	4610      	mov	r0, r2
  401d94:	4798      	blx	r3
  401d96:	4603      	mov	r3, r0
  401d98:	633b      	str	r3, [r7, #48]	; 0x30
	i = 0.016708634f - f*(0.000042037f + 0.0000001267f*f);
  401d9a:	4b21      	ldr	r3, [pc, #132]	; (401e20 <GetPvAngle+0x408>)
  401d9c:	4929      	ldr	r1, [pc, #164]	; (401e44 <GetPvAngle+0x42c>)
  401d9e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  401da0:	4798      	blx	r3
  401da2:	4603      	mov	r3, r0
  401da4:	461a      	mov	r2, r3
  401da6:	4b14      	ldr	r3, [pc, #80]	; (401df8 <GetPvAngle+0x3e0>)
  401da8:	4927      	ldr	r1, [pc, #156]	; (401e48 <GetPvAngle+0x430>)
  401daa:	4610      	mov	r0, r2
  401dac:	4798      	blx	r3
  401dae:	4603      	mov	r3, r0
  401db0:	461a      	mov	r2, r3
  401db2:	4b1b      	ldr	r3, [pc, #108]	; (401e20 <GetPvAngle+0x408>)
  401db4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  401db6:	4610      	mov	r0, r2
  401db8:	4798      	blx	r3
  401dba:	4603      	mov	r3, r0
  401dbc:	461a      	mov	r2, r3
  401dbe:	4b10      	ldr	r3, [pc, #64]	; (401e00 <GetPvAngle+0x3e8>)
  401dc0:	4611      	mov	r1, r2
  401dc2:	4822      	ldr	r0, [pc, #136]	; (401e4c <GetPvAngle+0x434>)
  401dc4:	4798      	blx	r3
  401dc6:	4603      	mov	r3, r0
  401dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
	j = sin(Rad(h))*(1.914602f - f*(0.004817f + 0.000014f*f));
  401dca:	6b38      	ldr	r0, [r7, #48]	; 0x30
  401dcc:	4b20      	ldr	r3, [pc, #128]	; (401e50 <GetPvAngle+0x438>)
  401dce:	4798      	blx	r3
  401dd0:	4602      	mov	r2, r0
  401dd2:	4b20      	ldr	r3, [pc, #128]	; (401e54 <GetPvAngle+0x43c>)
  401dd4:	4610      	mov	r0, r2
  401dd6:	4798      	blx	r3
  401dd8:	4603      	mov	r3, r0
  401dda:	460c      	mov	r4, r1
  401ddc:	4618      	mov	r0, r3
  401dde:	4621      	mov	r1, r4
  401de0:	4b1d      	ldr	r3, [pc, #116]	; (401e58 <GetPvAngle+0x440>)
  401de2:	4798      	blx	r3
  401de4:	4605      	mov	r5, r0
  401de6:	460e      	mov	r6, r1
  401de8:	4b0d      	ldr	r3, [pc, #52]	; (401e20 <GetPvAngle+0x408>)
  401dea:	e037      	b.n	401e5c <GetPvAngle+0x444>
  401dec:	0040ae81 	.word	0x0040ae81
  401df0:	0040b091 	.word	0x0040b091
  401df4:	40a00000 	.word	0x40a00000
  401df8:	0040ad19 	.word	0x0040ad19
  401dfc:	42c80000 	.word	0x42c80000
  401e00:	0040ad15 	.word	0x0040ad15
  401e04:	43c80000 	.word	0x43c80000
  401e08:	46fa5a00 	.word	0x46fa5a00
  401e0c:	41c00000 	.word	0x41c00000
  401e10:	44b40000 	.word	0x44b40000
  401e14:	47a8c000 	.word	0x47a8c000
  401e18:	4a15a164 	.word	0x4a15a164
  401e1c:	470ead00 	.word	0x470ead00
  401e20:	0040af29 	.word	0x0040af29
  401e24:	399ef6d1 	.word	0x399ef6d1
  401e28:	470ca0c5 	.word	0x470ca0c5
  401e2c:	438c3bb5 	.word	0x438c3bb5
  401e30:	0040b2b5 	.word	0x0040b2b5
  401e34:	b60b60b7 	.word	0xb60b60b7
  401e38:	39212a88 	.word	0x39212a88
  401e3c:	470c9f0d 	.word	0x470c9f0d
  401e40:	43b2c3ba 	.word	0x43b2c3ba
  401e44:	34080b08 	.word	0x34080b08
  401e48:	383050e3 	.word	0x383050e3
  401e4c:	3c88e08c 	.word	0x3c88e08c
  401e50:	004028b1 	.word	0x004028b1
  401e54:	0040a615 	.word	0x0040a615
  401e58:	00407b31 	.word	0x00407b31
  401e5c:	4994      	ldr	r1, [pc, #592]	; (4020b0 <GetPvAngle+0x698>)
  401e5e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  401e60:	4798      	blx	r3
  401e62:	4603      	mov	r3, r0
  401e64:	461a      	mov	r2, r3
  401e66:	4b93      	ldr	r3, [pc, #588]	; (4020b4 <GetPvAngle+0x69c>)
  401e68:	4993      	ldr	r1, [pc, #588]	; (4020b8 <GetPvAngle+0x6a0>)
  401e6a:	4610      	mov	r0, r2
  401e6c:	4798      	blx	r3
  401e6e:	4603      	mov	r3, r0
  401e70:	461a      	mov	r2, r3
  401e72:	4b92      	ldr	r3, [pc, #584]	; (4020bc <GetPvAngle+0x6a4>)
  401e74:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  401e76:	4610      	mov	r0, r2
  401e78:	4798      	blx	r3
  401e7a:	4603      	mov	r3, r0
  401e7c:	461a      	mov	r2, r3
  401e7e:	4b90      	ldr	r3, [pc, #576]	; (4020c0 <GetPvAngle+0x6a8>)
  401e80:	4611      	mov	r1, r2
  401e82:	4890      	ldr	r0, [pc, #576]	; (4020c4 <GetPvAngle+0x6ac>)
  401e84:	4798      	blx	r3
  401e86:	4603      	mov	r3, r0
  401e88:	461a      	mov	r2, r3
  401e8a:	4b8f      	ldr	r3, [pc, #572]	; (4020c8 <GetPvAngle+0x6b0>)
  401e8c:	4610      	mov	r0, r2
  401e8e:	4798      	blx	r3
  401e90:	4602      	mov	r2, r0
  401e92:	460b      	mov	r3, r1
  401e94:	4c8d      	ldr	r4, [pc, #564]	; (4020cc <GetPvAngle+0x6b4>)
  401e96:	4628      	mov	r0, r5
  401e98:	4631      	mov	r1, r6
  401e9a:	47a0      	blx	r4
  401e9c:	4603      	mov	r3, r0
  401e9e:	460c      	mov	r4, r1
  401ea0:	4619      	mov	r1, r3
  401ea2:	4622      	mov	r2, r4
  401ea4:	4b8a      	ldr	r3, [pc, #552]	; (4020d0 <GetPvAngle+0x6b8>)
  401ea6:	4608      	mov	r0, r1
  401ea8:	4611      	mov	r1, r2
  401eaa:	4798      	blx	r3
  401eac:	4603      	mov	r3, r0
  401eae:	62bb      	str	r3, [r7, #40]	; 0x28
	j = j + sin(Rad(2 * h))*(0.019993f - 0.000101f*f);
  401eb0:	4b85      	ldr	r3, [pc, #532]	; (4020c8 <GetPvAngle+0x6b0>)
  401eb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  401eb4:	4798      	blx	r3
  401eb6:	4605      	mov	r5, r0
  401eb8:	460e      	mov	r6, r1
  401eba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401ebc:	4b7d      	ldr	r3, [pc, #500]	; (4020b4 <GetPvAngle+0x69c>)
  401ebe:	4611      	mov	r1, r2
  401ec0:	4610      	mov	r0, r2
  401ec2:	4798      	blx	r3
  401ec4:	4603      	mov	r3, r0
  401ec6:	4618      	mov	r0, r3
  401ec8:	4b82      	ldr	r3, [pc, #520]	; (4020d4 <GetPvAngle+0x6bc>)
  401eca:	4798      	blx	r3
  401ecc:	4602      	mov	r2, r0
  401ece:	4b7e      	ldr	r3, [pc, #504]	; (4020c8 <GetPvAngle+0x6b0>)
  401ed0:	4610      	mov	r0, r2
  401ed2:	4798      	blx	r3
  401ed4:	4603      	mov	r3, r0
  401ed6:	460c      	mov	r4, r1
  401ed8:	4618      	mov	r0, r3
  401eda:	4621      	mov	r1, r4
  401edc:	4b7e      	ldr	r3, [pc, #504]	; (4020d8 <GetPvAngle+0x6c0>)
  401ede:	4798      	blx	r3
  401ee0:	4680      	mov	r8, r0
  401ee2:	4689      	mov	r9, r1
  401ee4:	4b75      	ldr	r3, [pc, #468]	; (4020bc <GetPvAngle+0x6a4>)
  401ee6:	497d      	ldr	r1, [pc, #500]	; (4020dc <GetPvAngle+0x6c4>)
  401ee8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  401eea:	4798      	blx	r3
  401eec:	4603      	mov	r3, r0
  401eee:	461a      	mov	r2, r3
  401ef0:	4b73      	ldr	r3, [pc, #460]	; (4020c0 <GetPvAngle+0x6a8>)
  401ef2:	4611      	mov	r1, r2
  401ef4:	487a      	ldr	r0, [pc, #488]	; (4020e0 <GetPvAngle+0x6c8>)
  401ef6:	4798      	blx	r3
  401ef8:	4603      	mov	r3, r0
  401efa:	461a      	mov	r2, r3
  401efc:	4b72      	ldr	r3, [pc, #456]	; (4020c8 <GetPvAngle+0x6b0>)
  401efe:	4610      	mov	r0, r2
  401f00:	4798      	blx	r3
  401f02:	4602      	mov	r2, r0
  401f04:	460b      	mov	r3, r1
  401f06:	4c71      	ldr	r4, [pc, #452]	; (4020cc <GetPvAngle+0x6b4>)
  401f08:	4640      	mov	r0, r8
  401f0a:	4649      	mov	r1, r9
  401f0c:	47a0      	blx	r4
  401f0e:	4603      	mov	r3, r0
  401f10:	460c      	mov	r4, r1
  401f12:	461a      	mov	r2, r3
  401f14:	4623      	mov	r3, r4
  401f16:	4c73      	ldr	r4, [pc, #460]	; (4020e4 <GetPvAngle+0x6cc>)
  401f18:	4628      	mov	r0, r5
  401f1a:	4631      	mov	r1, r6
  401f1c:	47a0      	blx	r4
  401f1e:	4603      	mov	r3, r0
  401f20:	460c      	mov	r4, r1
  401f22:	4619      	mov	r1, r3
  401f24:	4622      	mov	r2, r4
  401f26:	4b6a      	ldr	r3, [pc, #424]	; (4020d0 <GetPvAngle+0x6b8>)
  401f28:	4608      	mov	r0, r1
  401f2a:	4611      	mov	r1, r2
  401f2c:	4798      	blx	r3
  401f2e:	4603      	mov	r3, r0
  401f30:	62bb      	str	r3, [r7, #40]	; 0x28
	j = j + sin(Rad(3 * h))*0.000289f;
  401f32:	4b65      	ldr	r3, [pc, #404]	; (4020c8 <GetPvAngle+0x6b0>)
  401f34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  401f36:	4798      	blx	r3
  401f38:	4605      	mov	r5, r0
  401f3a:	460e      	mov	r6, r1
  401f3c:	4b5f      	ldr	r3, [pc, #380]	; (4020bc <GetPvAngle+0x6a4>)
  401f3e:	496a      	ldr	r1, [pc, #424]	; (4020e8 <GetPvAngle+0x6d0>)
  401f40:	6b38      	ldr	r0, [r7, #48]	; 0x30
  401f42:	4798      	blx	r3
  401f44:	4603      	mov	r3, r0
  401f46:	4618      	mov	r0, r3
  401f48:	4b62      	ldr	r3, [pc, #392]	; (4020d4 <GetPvAngle+0x6bc>)
  401f4a:	4798      	blx	r3
  401f4c:	4602      	mov	r2, r0
  401f4e:	4b5e      	ldr	r3, [pc, #376]	; (4020c8 <GetPvAngle+0x6b0>)
  401f50:	4610      	mov	r0, r2
  401f52:	4798      	blx	r3
  401f54:	4603      	mov	r3, r0
  401f56:	460c      	mov	r4, r1
  401f58:	4618      	mov	r0, r3
  401f5a:	4621      	mov	r1, r4
  401f5c:	4b5e      	ldr	r3, [pc, #376]	; (4020d8 <GetPvAngle+0x6c0>)
  401f5e:	4798      	blx	r3
  401f60:	4c5a      	ldr	r4, [pc, #360]	; (4020cc <GetPvAngle+0x6b4>)
  401f62:	a34f      	add	r3, pc, #316	; (adr r3, 4020a0 <GetPvAngle+0x688>)
  401f64:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f68:	47a0      	blx	r4
  401f6a:	4603      	mov	r3, r0
  401f6c:	460c      	mov	r4, r1
  401f6e:	461a      	mov	r2, r3
  401f70:	4623      	mov	r3, r4
  401f72:	4c5c      	ldr	r4, [pc, #368]	; (4020e4 <GetPvAngle+0x6cc>)
  401f74:	4628      	mov	r0, r5
  401f76:	4631      	mov	r1, r6
  401f78:	47a0      	blx	r4
  401f7a:	4603      	mov	r3, r0
  401f7c:	460c      	mov	r4, r1
  401f7e:	4619      	mov	r1, r3
  401f80:	4622      	mov	r2, r4
  401f82:	4b53      	ldr	r3, [pc, #332]	; (4020d0 <GetPvAngle+0x6b8>)
  401f84:	4608      	mov	r0, r1
  401f86:	4611      	mov	r1, r2
  401f88:	4798      	blx	r3
  401f8a:	4603      	mov	r3, r0
  401f8c:	62bb      	str	r3, [r7, #40]	; 0x28
	k = g + j;
  401f8e:	4b49      	ldr	r3, [pc, #292]	; (4020b4 <GetPvAngle+0x69c>)
  401f90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  401f92:	6b78      	ldr	r0, [r7, #52]	; 0x34
  401f94:	4798      	blx	r3
  401f96:	4603      	mov	r3, r0
  401f98:	627b      	str	r3, [r7, #36]	; 0x24
	l = k - 0.00569f - 0.00478f*sin(Rad(125.04f - 1934.136f*f));
  401f9a:	4b49      	ldr	r3, [pc, #292]	; (4020c0 <GetPvAngle+0x6a8>)
  401f9c:	4953      	ldr	r1, [pc, #332]	; (4020ec <GetPvAngle+0x6d4>)
  401f9e:	6a78      	ldr	r0, [r7, #36]	; 0x24
  401fa0:	4798      	blx	r3
  401fa2:	4603      	mov	r3, r0
  401fa4:	461a      	mov	r2, r3
  401fa6:	4b48      	ldr	r3, [pc, #288]	; (4020c8 <GetPvAngle+0x6b0>)
  401fa8:	4610      	mov	r0, r2
  401faa:	4798      	blx	r3
  401fac:	4605      	mov	r5, r0
  401fae:	460e      	mov	r6, r1
  401fb0:	4b42      	ldr	r3, [pc, #264]	; (4020bc <GetPvAngle+0x6a4>)
  401fb2:	494f      	ldr	r1, [pc, #316]	; (4020f0 <GetPvAngle+0x6d8>)
  401fb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  401fb6:	4798      	blx	r3
  401fb8:	4603      	mov	r3, r0
  401fba:	461a      	mov	r2, r3
  401fbc:	4b40      	ldr	r3, [pc, #256]	; (4020c0 <GetPvAngle+0x6a8>)
  401fbe:	4611      	mov	r1, r2
  401fc0:	484c      	ldr	r0, [pc, #304]	; (4020f4 <GetPvAngle+0x6dc>)
  401fc2:	4798      	blx	r3
  401fc4:	4603      	mov	r3, r0
  401fc6:	4618      	mov	r0, r3
  401fc8:	4b42      	ldr	r3, [pc, #264]	; (4020d4 <GetPvAngle+0x6bc>)
  401fca:	4798      	blx	r3
  401fcc:	4602      	mov	r2, r0
  401fce:	4b3e      	ldr	r3, [pc, #248]	; (4020c8 <GetPvAngle+0x6b0>)
  401fd0:	4610      	mov	r0, r2
  401fd2:	4798      	blx	r3
  401fd4:	4603      	mov	r3, r0
  401fd6:	460c      	mov	r4, r1
  401fd8:	4618      	mov	r0, r3
  401fda:	4621      	mov	r1, r4
  401fdc:	4b3e      	ldr	r3, [pc, #248]	; (4020d8 <GetPvAngle+0x6c0>)
  401fde:	4798      	blx	r3
  401fe0:	4c3a      	ldr	r4, [pc, #232]	; (4020cc <GetPvAngle+0x6b4>)
  401fe2:	a331      	add	r3, pc, #196	; (adr r3, 4020a8 <GetPvAngle+0x690>)
  401fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
  401fe8:	47a0      	blx	r4
  401fea:	4603      	mov	r3, r0
  401fec:	460c      	mov	r4, r1
  401fee:	461a      	mov	r2, r3
  401ff0:	4623      	mov	r3, r4
  401ff2:	4c41      	ldr	r4, [pc, #260]	; (4020f8 <GetPvAngle+0x6e0>)
  401ff4:	4628      	mov	r0, r5
  401ff6:	4631      	mov	r1, r6
  401ff8:	47a0      	blx	r4
  401ffa:	4603      	mov	r3, r0
  401ffc:	460c      	mov	r4, r1
  401ffe:	4619      	mov	r1, r3
  402000:	4622      	mov	r2, r4
  402002:	4b33      	ldr	r3, [pc, #204]	; (4020d0 <GetPvAngle+0x6b8>)
  402004:	4608      	mov	r0, r1
  402006:	4611      	mov	r1, r2
  402008:	4798      	blx	r3
  40200a:	4603      	mov	r3, r0
  40200c:	623b      	str	r3, [r7, #32]
	m = 23 + (26 + ((21.448f - f*(46.815f + f*(0.00059f - f*0.001813f)))) / 60.0f) / 60.0f;
  40200e:	4b2b      	ldr	r3, [pc, #172]	; (4020bc <GetPvAngle+0x6a4>)
  402010:	493a      	ldr	r1, [pc, #232]	; (4020fc <GetPvAngle+0x6e4>)
  402012:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  402014:	4798      	blx	r3
  402016:	4603      	mov	r3, r0
  402018:	461a      	mov	r2, r3
  40201a:	4b29      	ldr	r3, [pc, #164]	; (4020c0 <GetPvAngle+0x6a8>)
  40201c:	4611      	mov	r1, r2
  40201e:	4838      	ldr	r0, [pc, #224]	; (402100 <GetPvAngle+0x6e8>)
  402020:	4798      	blx	r3
  402022:	4603      	mov	r3, r0
  402024:	461a      	mov	r2, r3
  402026:	4b25      	ldr	r3, [pc, #148]	; (4020bc <GetPvAngle+0x6a4>)
  402028:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  40202a:	4610      	mov	r0, r2
  40202c:	4798      	blx	r3
  40202e:	4603      	mov	r3, r0
  402030:	461a      	mov	r2, r3
  402032:	4b20      	ldr	r3, [pc, #128]	; (4020b4 <GetPvAngle+0x69c>)
  402034:	4933      	ldr	r1, [pc, #204]	; (402104 <GetPvAngle+0x6ec>)
  402036:	4610      	mov	r0, r2
  402038:	4798      	blx	r3
  40203a:	4603      	mov	r3, r0
  40203c:	461a      	mov	r2, r3
  40203e:	4b1f      	ldr	r3, [pc, #124]	; (4020bc <GetPvAngle+0x6a4>)
  402040:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  402042:	4610      	mov	r0, r2
  402044:	4798      	blx	r3
  402046:	4603      	mov	r3, r0
  402048:	461a      	mov	r2, r3
  40204a:	4b1d      	ldr	r3, [pc, #116]	; (4020c0 <GetPvAngle+0x6a8>)
  40204c:	4611      	mov	r1, r2
  40204e:	482e      	ldr	r0, [pc, #184]	; (402108 <GetPvAngle+0x6f0>)
  402050:	4798      	blx	r3
  402052:	4603      	mov	r3, r0
  402054:	461a      	mov	r2, r3
  402056:	4b2d      	ldr	r3, [pc, #180]	; (40210c <GetPvAngle+0x6f4>)
  402058:	492d      	ldr	r1, [pc, #180]	; (402110 <GetPvAngle+0x6f8>)
  40205a:	4610      	mov	r0, r2
  40205c:	4798      	blx	r3
  40205e:	4603      	mov	r3, r0
  402060:	461a      	mov	r2, r3
  402062:	4b14      	ldr	r3, [pc, #80]	; (4020b4 <GetPvAngle+0x69c>)
  402064:	492b      	ldr	r1, [pc, #172]	; (402114 <GetPvAngle+0x6fc>)
  402066:	4610      	mov	r0, r2
  402068:	4798      	blx	r3
  40206a:	4603      	mov	r3, r0
  40206c:	461a      	mov	r2, r3
  40206e:	4b27      	ldr	r3, [pc, #156]	; (40210c <GetPvAngle+0x6f4>)
  402070:	4927      	ldr	r1, [pc, #156]	; (402110 <GetPvAngle+0x6f8>)
  402072:	4610      	mov	r0, r2
  402074:	4798      	blx	r3
  402076:	4603      	mov	r3, r0
  402078:	461a      	mov	r2, r3
  40207a:	4b0e      	ldr	r3, [pc, #56]	; (4020b4 <GetPvAngle+0x69c>)
  40207c:	4926      	ldr	r1, [pc, #152]	; (402118 <GetPvAngle+0x700>)
  40207e:	4610      	mov	r0, r2
  402080:	4798      	blx	r3
  402082:	4603      	mov	r3, r0
  402084:	61fb      	str	r3, [r7, #28]
	n = m + 0.00256f*cos(Rad(125.04f - 1934.136f*f));
  402086:	4b10      	ldr	r3, [pc, #64]	; (4020c8 <GetPvAngle+0x6b0>)
  402088:	69f8      	ldr	r0, [r7, #28]
  40208a:	4798      	blx	r3
  40208c:	4605      	mov	r5, r0
  40208e:	460e      	mov	r6, r1
  402090:	4b0a      	ldr	r3, [pc, #40]	; (4020bc <GetPvAngle+0x6a4>)
  402092:	4917      	ldr	r1, [pc, #92]	; (4020f0 <GetPvAngle+0x6d8>)
  402094:	6bb8      	ldr	r0, [r7, #56]	; 0x38
  402096:	4798      	blx	r3
  402098:	4603      	mov	r3, r0
  40209a:	e03f      	b.n	40211c <GetPvAngle+0x704>
  40209c:	f3af 8000 	nop.w
  4020a0:	80000000 	.word	0x80000000
  4020a4:	3f32f09d 	.word	0x3f32f09d
  4020a8:	80000000 	.word	0x80000000
  4020ac:	3f739431 	.word	0x3f739431
  4020b0:	376ae18b 	.word	0x376ae18b
  4020b4:	0040ad19 	.word	0x0040ad19
  4020b8:	3b9dd7ed 	.word	0x3b9dd7ed
  4020bc:	0040af29 	.word	0x0040af29
  4020c0:	0040ad15 	.word	0x0040ad15
  4020c4:	3ff511ae 	.word	0x3ff511ae
  4020c8:	0040a615 	.word	0x0040a615
  4020cc:	0040a6bd 	.word	0x0040a6bd
  4020d0:	0040ac6d 	.word	0x0040ac6d
  4020d4:	004028b1 	.word	0x004028b1
  4020d8:	00407b31 	.word	0x00407b31
  4020dc:	38d3cff6 	.word	0x38d3cff6
  4020e0:	3ca3c85c 	.word	0x3ca3c85c
  4020e4:	0040a359 	.word	0x0040a359
  4020e8:	40400000 	.word	0x40400000
  4020ec:	3bba732e 	.word	0x3bba732e
  4020f0:	44f1c45a 	.word	0x44f1c45a
  4020f4:	42fa147b 	.word	0x42fa147b
  4020f8:	0040a355 	.word	0x0040a355
  4020fc:	3aeda22f 	.word	0x3aeda22f
  402100:	3a1aaa3b 	.word	0x3a1aaa3b
  402104:	423b428f 	.word	0x423b428f
  402108:	41ab9581 	.word	0x41ab9581
  40210c:	0040b091 	.word	0x0040b091
  402110:	42700000 	.word	0x42700000
  402114:	41d00000 	.word	0x41d00000
  402118:	41b80000 	.word	0x41b80000
  40211c:	461a      	mov	r2, r3
  40211e:	4ba2      	ldr	r3, [pc, #648]	; (4023a8 <GetPvAngle+0x990>)
  402120:	4611      	mov	r1, r2
  402122:	48a2      	ldr	r0, [pc, #648]	; (4023ac <GetPvAngle+0x994>)
  402124:	4798      	blx	r3
  402126:	4603      	mov	r3, r0
  402128:	4618      	mov	r0, r3
  40212a:	4ba1      	ldr	r3, [pc, #644]	; (4023b0 <GetPvAngle+0x998>)
  40212c:	4798      	blx	r3
  40212e:	4602      	mov	r2, r0
  402130:	4ba0      	ldr	r3, [pc, #640]	; (4023b4 <GetPvAngle+0x99c>)
  402132:	4610      	mov	r0, r2
  402134:	4798      	blx	r3
  402136:	4603      	mov	r3, r0
  402138:	460c      	mov	r4, r1
  40213a:	4618      	mov	r0, r3
  40213c:	4621      	mov	r1, r4
  40213e:	4b9e      	ldr	r3, [pc, #632]	; (4023b8 <GetPvAngle+0x9a0>)
  402140:	4798      	blx	r3
  402142:	4c9e      	ldr	r4, [pc, #632]	; (4023bc <GetPvAngle+0x9a4>)
  402144:	a396      	add	r3, pc, #600	; (adr r3, 4023a0 <GetPvAngle+0x988>)
  402146:	e9d3 2300 	ldrd	r2, r3, [r3]
  40214a:	47a0      	blx	r4
  40214c:	4603      	mov	r3, r0
  40214e:	460c      	mov	r4, r1
  402150:	461a      	mov	r2, r3
  402152:	4623      	mov	r3, r4
  402154:	4c9a      	ldr	r4, [pc, #616]	; (4023c0 <GetPvAngle+0x9a8>)
  402156:	4628      	mov	r0, r5
  402158:	4631      	mov	r1, r6
  40215a:	47a0      	blx	r4
  40215c:	4603      	mov	r3, r0
  40215e:	460c      	mov	r4, r1
  402160:	4619      	mov	r1, r3
  402162:	4622      	mov	r2, r4
  402164:	4b97      	ldr	r3, [pc, #604]	; (4023c4 <GetPvAngle+0x9ac>)
  402166:	4608      	mov	r0, r1
  402168:	4611      	mov	r1, r2
  40216a:	4798      	blx	r3
  40216c:	4603      	mov	r3, r0
  40216e:	61bb      	str	r3, [r7, #24]
	o = Deg(asin(sin(Rad(n))*sin(Rad(l))));
  402170:	69b8      	ldr	r0, [r7, #24]
  402172:	4b8f      	ldr	r3, [pc, #572]	; (4023b0 <GetPvAngle+0x998>)
  402174:	4798      	blx	r3
  402176:	4602      	mov	r2, r0
  402178:	4b8e      	ldr	r3, [pc, #568]	; (4023b4 <GetPvAngle+0x99c>)
  40217a:	4610      	mov	r0, r2
  40217c:	4798      	blx	r3
  40217e:	4603      	mov	r3, r0
  402180:	460c      	mov	r4, r1
  402182:	4618      	mov	r0, r3
  402184:	4621      	mov	r1, r4
  402186:	4b90      	ldr	r3, [pc, #576]	; (4023c8 <GetPvAngle+0x9b0>)
  402188:	4798      	blx	r3
  40218a:	4605      	mov	r5, r0
  40218c:	460e      	mov	r6, r1
  40218e:	6a38      	ldr	r0, [r7, #32]
  402190:	4b87      	ldr	r3, [pc, #540]	; (4023b0 <GetPvAngle+0x998>)
  402192:	4798      	blx	r3
  402194:	4602      	mov	r2, r0
  402196:	4b87      	ldr	r3, [pc, #540]	; (4023b4 <GetPvAngle+0x99c>)
  402198:	4610      	mov	r0, r2
  40219a:	4798      	blx	r3
  40219c:	4603      	mov	r3, r0
  40219e:	460c      	mov	r4, r1
  4021a0:	4618      	mov	r0, r3
  4021a2:	4621      	mov	r1, r4
  4021a4:	4b88      	ldr	r3, [pc, #544]	; (4023c8 <GetPvAngle+0x9b0>)
  4021a6:	4798      	blx	r3
  4021a8:	4602      	mov	r2, r0
  4021aa:	460b      	mov	r3, r1
  4021ac:	4c83      	ldr	r4, [pc, #524]	; (4023bc <GetPvAngle+0x9a4>)
  4021ae:	4628      	mov	r0, r5
  4021b0:	4631      	mov	r1, r6
  4021b2:	47a0      	blx	r4
  4021b4:	4603      	mov	r3, r0
  4021b6:	460c      	mov	r4, r1
  4021b8:	4618      	mov	r0, r3
  4021ba:	4621      	mov	r1, r4
  4021bc:	4b83      	ldr	r3, [pc, #524]	; (4023cc <GetPvAngle+0x9b4>)
  4021be:	4798      	blx	r3
  4021c0:	460a      	mov	r2, r1
  4021c2:	4601      	mov	r1, r0
  4021c4:	4b7f      	ldr	r3, [pc, #508]	; (4023c4 <GetPvAngle+0x9ac>)
  4021c6:	4608      	mov	r0, r1
  4021c8:	4611      	mov	r1, r2
  4021ca:	4798      	blx	r3
  4021cc:	4603      	mov	r3, r0
  4021ce:	4618      	mov	r0, r3
  4021d0:	4b7f      	ldr	r3, [pc, #508]	; (4023d0 <GetPvAngle+0x9b8>)
  4021d2:	4798      	blx	r3
  4021d4:	6178      	str	r0, [r7, #20]
	p = tan(Rad(n / 2))*tan(Rad(n / 2));
  4021d6:	4b7f      	ldr	r3, [pc, #508]	; (4023d4 <GetPvAngle+0x9bc>)
  4021d8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4021dc:	69b8      	ldr	r0, [r7, #24]
  4021de:	4798      	blx	r3
  4021e0:	4603      	mov	r3, r0
  4021e2:	4618      	mov	r0, r3
  4021e4:	4b72      	ldr	r3, [pc, #456]	; (4023b0 <GetPvAngle+0x998>)
  4021e6:	4798      	blx	r3
  4021e8:	4602      	mov	r2, r0
  4021ea:	4b72      	ldr	r3, [pc, #456]	; (4023b4 <GetPvAngle+0x99c>)
  4021ec:	4610      	mov	r0, r2
  4021ee:	4798      	blx	r3
  4021f0:	4603      	mov	r3, r0
  4021f2:	460c      	mov	r4, r1
  4021f4:	4618      	mov	r0, r3
  4021f6:	4621      	mov	r1, r4
  4021f8:	4b77      	ldr	r3, [pc, #476]	; (4023d8 <GetPvAngle+0x9c0>)
  4021fa:	4798      	blx	r3
  4021fc:	4605      	mov	r5, r0
  4021fe:	460e      	mov	r6, r1
  402200:	4b74      	ldr	r3, [pc, #464]	; (4023d4 <GetPvAngle+0x9bc>)
  402202:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402206:	69b8      	ldr	r0, [r7, #24]
  402208:	4798      	blx	r3
  40220a:	4603      	mov	r3, r0
  40220c:	4618      	mov	r0, r3
  40220e:	4b68      	ldr	r3, [pc, #416]	; (4023b0 <GetPvAngle+0x998>)
  402210:	4798      	blx	r3
  402212:	4602      	mov	r2, r0
  402214:	4b67      	ldr	r3, [pc, #412]	; (4023b4 <GetPvAngle+0x99c>)
  402216:	4610      	mov	r0, r2
  402218:	4798      	blx	r3
  40221a:	4603      	mov	r3, r0
  40221c:	460c      	mov	r4, r1
  40221e:	4618      	mov	r0, r3
  402220:	4621      	mov	r1, r4
  402222:	4b6d      	ldr	r3, [pc, #436]	; (4023d8 <GetPvAngle+0x9c0>)
  402224:	4798      	blx	r3
  402226:	4602      	mov	r2, r0
  402228:	460b      	mov	r3, r1
  40222a:	4c64      	ldr	r4, [pc, #400]	; (4023bc <GetPvAngle+0x9a4>)
  40222c:	4628      	mov	r0, r5
  40222e:	4631      	mov	r1, r6
  402230:	47a0      	blx	r4
  402232:	4603      	mov	r3, r0
  402234:	460c      	mov	r4, r1
  402236:	4619      	mov	r1, r3
  402238:	4622      	mov	r2, r4
  40223a:	4b62      	ldr	r3, [pc, #392]	; (4023c4 <GetPvAngle+0x9ac>)
  40223c:	4608      	mov	r0, r1
  40223e:	4611      	mov	r1, r2
  402240:	4798      	blx	r3
  402242:	4603      	mov	r3, r0
  402244:	613b      	str	r3, [r7, #16]
	q = 4.0f * Deg(p*sin(2.0f * Rad(g)) - 2.0f * i*sin(Rad(h)) + 4.0f * i*p*sin(Rad(h))*cos(2.0f * Rad(g)) - 0.5f*p*p*sin(4.0f * Rad(g)) - 1.25f*i*i*sin(2.0f * Rad(h)));
  402246:	4b5b      	ldr	r3, [pc, #364]	; (4023b4 <GetPvAngle+0x99c>)
  402248:	6938      	ldr	r0, [r7, #16]
  40224a:	4798      	blx	r3
  40224c:	4605      	mov	r5, r0
  40224e:	460e      	mov	r6, r1
  402250:	6b78      	ldr	r0, [r7, #52]	; 0x34
  402252:	4b57      	ldr	r3, [pc, #348]	; (4023b0 <GetPvAngle+0x998>)
  402254:	4798      	blx	r3
  402256:	4602      	mov	r2, r0
  402258:	4b60      	ldr	r3, [pc, #384]	; (4023dc <GetPvAngle+0x9c4>)
  40225a:	4611      	mov	r1, r2
  40225c:	4610      	mov	r0, r2
  40225e:	4798      	blx	r3
  402260:	4603      	mov	r3, r0
  402262:	461a      	mov	r2, r3
  402264:	4b53      	ldr	r3, [pc, #332]	; (4023b4 <GetPvAngle+0x99c>)
  402266:	4610      	mov	r0, r2
  402268:	4798      	blx	r3
  40226a:	4603      	mov	r3, r0
  40226c:	460c      	mov	r4, r1
  40226e:	4618      	mov	r0, r3
  402270:	4621      	mov	r1, r4
  402272:	4b55      	ldr	r3, [pc, #340]	; (4023c8 <GetPvAngle+0x9b0>)
  402274:	4798      	blx	r3
  402276:	4602      	mov	r2, r0
  402278:	460b      	mov	r3, r1
  40227a:	4c50      	ldr	r4, [pc, #320]	; (4023bc <GetPvAngle+0x9a4>)
  40227c:	4628      	mov	r0, r5
  40227e:	4631      	mov	r1, r6
  402280:	47a0      	blx	r4
  402282:	4603      	mov	r3, r0
  402284:	460c      	mov	r4, r1
  402286:	461d      	mov	r5, r3
  402288:	4626      	mov	r6, r4
  40228a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40228c:	4b53      	ldr	r3, [pc, #332]	; (4023dc <GetPvAngle+0x9c4>)
  40228e:	4611      	mov	r1, r2
  402290:	4610      	mov	r0, r2
  402292:	4798      	blx	r3
  402294:	4603      	mov	r3, r0
  402296:	461a      	mov	r2, r3
  402298:	4b46      	ldr	r3, [pc, #280]	; (4023b4 <GetPvAngle+0x99c>)
  40229a:	4610      	mov	r0, r2
  40229c:	4798      	blx	r3
  40229e:	4680      	mov	r8, r0
  4022a0:	4689      	mov	r9, r1
  4022a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
  4022a4:	4b42      	ldr	r3, [pc, #264]	; (4023b0 <GetPvAngle+0x998>)
  4022a6:	4798      	blx	r3
  4022a8:	4602      	mov	r2, r0
  4022aa:	4b42      	ldr	r3, [pc, #264]	; (4023b4 <GetPvAngle+0x99c>)
  4022ac:	4610      	mov	r0, r2
  4022ae:	4798      	blx	r3
  4022b0:	4603      	mov	r3, r0
  4022b2:	460c      	mov	r4, r1
  4022b4:	4618      	mov	r0, r3
  4022b6:	4621      	mov	r1, r4
  4022b8:	4b43      	ldr	r3, [pc, #268]	; (4023c8 <GetPvAngle+0x9b0>)
  4022ba:	4798      	blx	r3
  4022bc:	4602      	mov	r2, r0
  4022be:	460b      	mov	r3, r1
  4022c0:	4c3e      	ldr	r4, [pc, #248]	; (4023bc <GetPvAngle+0x9a4>)
  4022c2:	4640      	mov	r0, r8
  4022c4:	4649      	mov	r1, r9
  4022c6:	47a0      	blx	r4
  4022c8:	4603      	mov	r3, r0
  4022ca:	460c      	mov	r4, r1
  4022cc:	461a      	mov	r2, r3
  4022ce:	4623      	mov	r3, r4
  4022d0:	4c43      	ldr	r4, [pc, #268]	; (4023e0 <GetPvAngle+0x9c8>)
  4022d2:	4628      	mov	r0, r5
  4022d4:	4631      	mov	r1, r6
  4022d6:	47a0      	blx	r4
  4022d8:	4603      	mov	r3, r0
  4022da:	460c      	mov	r4, r1
  4022dc:	461d      	mov	r5, r3
  4022de:	4626      	mov	r6, r4
  4022e0:	4b40      	ldr	r3, [pc, #256]	; (4023e4 <GetPvAngle+0x9cc>)
  4022e2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  4022e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4022e8:	4798      	blx	r3
  4022ea:	4603      	mov	r3, r0
  4022ec:	461a      	mov	r2, r3
  4022ee:	4b3d      	ldr	r3, [pc, #244]	; (4023e4 <GetPvAngle+0x9cc>)
  4022f0:	6939      	ldr	r1, [r7, #16]
  4022f2:	4610      	mov	r0, r2
  4022f4:	4798      	blx	r3
  4022f6:	4603      	mov	r3, r0
  4022f8:	461a      	mov	r2, r3
  4022fa:	4b2e      	ldr	r3, [pc, #184]	; (4023b4 <GetPvAngle+0x99c>)
  4022fc:	4610      	mov	r0, r2
  4022fe:	4798      	blx	r3
  402300:	4680      	mov	r8, r0
  402302:	4689      	mov	r9, r1
  402304:	6b38      	ldr	r0, [r7, #48]	; 0x30
  402306:	4b2a      	ldr	r3, [pc, #168]	; (4023b0 <GetPvAngle+0x998>)
  402308:	4798      	blx	r3
  40230a:	4602      	mov	r2, r0
  40230c:	4b29      	ldr	r3, [pc, #164]	; (4023b4 <GetPvAngle+0x99c>)
  40230e:	4610      	mov	r0, r2
  402310:	4798      	blx	r3
  402312:	4603      	mov	r3, r0
  402314:	460c      	mov	r4, r1
  402316:	4618      	mov	r0, r3
  402318:	4621      	mov	r1, r4
  40231a:	4b2b      	ldr	r3, [pc, #172]	; (4023c8 <GetPvAngle+0x9b0>)
  40231c:	4798      	blx	r3
  40231e:	4602      	mov	r2, r0
  402320:	460b      	mov	r3, r1
  402322:	4c26      	ldr	r4, [pc, #152]	; (4023bc <GetPvAngle+0x9a4>)
  402324:	4640      	mov	r0, r8
  402326:	4649      	mov	r1, r9
  402328:	47a0      	blx	r4
  40232a:	4603      	mov	r3, r0
  40232c:	460c      	mov	r4, r1
  40232e:	4698      	mov	r8, r3
  402330:	46a1      	mov	r9, r4
  402332:	6b78      	ldr	r0, [r7, #52]	; 0x34
  402334:	4b1e      	ldr	r3, [pc, #120]	; (4023b0 <GetPvAngle+0x998>)
  402336:	4798      	blx	r3
  402338:	4602      	mov	r2, r0
  40233a:	4b28      	ldr	r3, [pc, #160]	; (4023dc <GetPvAngle+0x9c4>)
  40233c:	4611      	mov	r1, r2
  40233e:	4610      	mov	r0, r2
  402340:	4798      	blx	r3
  402342:	4603      	mov	r3, r0
  402344:	461a      	mov	r2, r3
  402346:	4b1b      	ldr	r3, [pc, #108]	; (4023b4 <GetPvAngle+0x99c>)
  402348:	4610      	mov	r0, r2
  40234a:	4798      	blx	r3
  40234c:	4603      	mov	r3, r0
  40234e:	460c      	mov	r4, r1
  402350:	4618      	mov	r0, r3
  402352:	4621      	mov	r1, r4
  402354:	4b18      	ldr	r3, [pc, #96]	; (4023b8 <GetPvAngle+0x9a0>)
  402356:	4798      	blx	r3
  402358:	4602      	mov	r2, r0
  40235a:	460b      	mov	r3, r1
  40235c:	4c17      	ldr	r4, [pc, #92]	; (4023bc <GetPvAngle+0x9a4>)
  40235e:	4640      	mov	r0, r8
  402360:	4649      	mov	r1, r9
  402362:	47a0      	blx	r4
  402364:	4603      	mov	r3, r0
  402366:	460c      	mov	r4, r1
  402368:	461a      	mov	r2, r3
  40236a:	4623      	mov	r3, r4
  40236c:	4c14      	ldr	r4, [pc, #80]	; (4023c0 <GetPvAngle+0x9a8>)
  40236e:	4628      	mov	r0, r5
  402370:	4631      	mov	r1, r6
  402372:	47a0      	blx	r4
  402374:	4603      	mov	r3, r0
  402376:	460c      	mov	r4, r1
  402378:	461d      	mov	r5, r3
  40237a:	4626      	mov	r6, r4
  40237c:	4b19      	ldr	r3, [pc, #100]	; (4023e4 <GetPvAngle+0x9cc>)
  40237e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  402382:	6938      	ldr	r0, [r7, #16]
  402384:	4798      	blx	r3
  402386:	4603      	mov	r3, r0
  402388:	461a      	mov	r2, r3
  40238a:	4b16      	ldr	r3, [pc, #88]	; (4023e4 <GetPvAngle+0x9cc>)
  40238c:	6939      	ldr	r1, [r7, #16]
  40238e:	4610      	mov	r0, r2
  402390:	4798      	blx	r3
  402392:	4603      	mov	r3, r0
  402394:	461a      	mov	r2, r3
  402396:	4b07      	ldr	r3, [pc, #28]	; (4023b4 <GetPvAngle+0x99c>)
  402398:	4610      	mov	r0, r2
  40239a:	e025      	b.n	4023e8 <GetPvAngle+0x9d0>
  40239c:	f3af 8000 	nop.w
  4023a0:	80000000 	.word	0x80000000
  4023a4:	3f64f8b5 	.word	0x3f64f8b5
  4023a8:	0040ad15 	.word	0x0040ad15
  4023ac:	42fa147b 	.word	0x42fa147b
  4023b0:	004028b1 	.word	0x004028b1
  4023b4:	0040a615 	.word	0x0040a615
  4023b8:	00407a9d 	.word	0x00407a9d
  4023bc:	0040a6bd 	.word	0x0040a6bd
  4023c0:	0040a359 	.word	0x0040a359
  4023c4:	0040ac6d 	.word	0x0040ac6d
  4023c8:	00407b31 	.word	0x00407b31
  4023cc:	00407cc5 	.word	0x00407cc5
  4023d0:	004028e9 	.word	0x004028e9
  4023d4:	0040b091 	.word	0x0040b091
  4023d8:	00407bb9 	.word	0x00407bb9
  4023dc:	0040ad19 	.word	0x0040ad19
  4023e0:	0040a355 	.word	0x0040a355
  4023e4:	0040af29 	.word	0x0040af29
  4023e8:	4798      	blx	r3
  4023ea:	4680      	mov	r8, r0
  4023ec:	4689      	mov	r9, r1
  4023ee:	6b78      	ldr	r0, [r7, #52]	; 0x34
  4023f0:	4b9e      	ldr	r3, [pc, #632]	; (40266c <GetPvAngle+0xc54>)
  4023f2:	4798      	blx	r3
  4023f4:	4602      	mov	r2, r0
  4023f6:	4b9e      	ldr	r3, [pc, #632]	; (402670 <GetPvAngle+0xc58>)
  4023f8:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  4023fc:	4610      	mov	r0, r2
  4023fe:	4798      	blx	r3
  402400:	4603      	mov	r3, r0
  402402:	461a      	mov	r2, r3
  402404:	4b9b      	ldr	r3, [pc, #620]	; (402674 <GetPvAngle+0xc5c>)
  402406:	4610      	mov	r0, r2
  402408:	4798      	blx	r3
  40240a:	4603      	mov	r3, r0
  40240c:	460c      	mov	r4, r1
  40240e:	4618      	mov	r0, r3
  402410:	4621      	mov	r1, r4
  402412:	4b99      	ldr	r3, [pc, #612]	; (402678 <GetPvAngle+0xc60>)
  402414:	4798      	blx	r3
  402416:	4602      	mov	r2, r0
  402418:	460b      	mov	r3, r1
  40241a:	4c98      	ldr	r4, [pc, #608]	; (40267c <GetPvAngle+0xc64>)
  40241c:	4640      	mov	r0, r8
  40241e:	4649      	mov	r1, r9
  402420:	47a0      	blx	r4
  402422:	4603      	mov	r3, r0
  402424:	460c      	mov	r4, r1
  402426:	461a      	mov	r2, r3
  402428:	4623      	mov	r3, r4
  40242a:	4c95      	ldr	r4, [pc, #596]	; (402680 <GetPvAngle+0xc68>)
  40242c:	4628      	mov	r0, r5
  40242e:	4631      	mov	r1, r6
  402430:	47a0      	blx	r4
  402432:	4603      	mov	r3, r0
  402434:	460c      	mov	r4, r1
  402436:	461d      	mov	r5, r3
  402438:	4626      	mov	r6, r4
  40243a:	4b8d      	ldr	r3, [pc, #564]	; (402670 <GetPvAngle+0xc58>)
  40243c:	4991      	ldr	r1, [pc, #580]	; (402684 <GetPvAngle+0xc6c>)
  40243e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  402440:	4798      	blx	r3
  402442:	4603      	mov	r3, r0
  402444:	461a      	mov	r2, r3
  402446:	4b8a      	ldr	r3, [pc, #552]	; (402670 <GetPvAngle+0xc58>)
  402448:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  40244a:	4610      	mov	r0, r2
  40244c:	4798      	blx	r3
  40244e:	4603      	mov	r3, r0
  402450:	461a      	mov	r2, r3
  402452:	4b88      	ldr	r3, [pc, #544]	; (402674 <GetPvAngle+0xc5c>)
  402454:	4610      	mov	r0, r2
  402456:	4798      	blx	r3
  402458:	4680      	mov	r8, r0
  40245a:	4689      	mov	r9, r1
  40245c:	6b38      	ldr	r0, [r7, #48]	; 0x30
  40245e:	4b83      	ldr	r3, [pc, #524]	; (40266c <GetPvAngle+0xc54>)
  402460:	4798      	blx	r3
  402462:	4602      	mov	r2, r0
  402464:	4b88      	ldr	r3, [pc, #544]	; (402688 <GetPvAngle+0xc70>)
  402466:	4611      	mov	r1, r2
  402468:	4610      	mov	r0, r2
  40246a:	4798      	blx	r3
  40246c:	4603      	mov	r3, r0
  40246e:	461a      	mov	r2, r3
  402470:	4b80      	ldr	r3, [pc, #512]	; (402674 <GetPvAngle+0xc5c>)
  402472:	4610      	mov	r0, r2
  402474:	4798      	blx	r3
  402476:	4603      	mov	r3, r0
  402478:	460c      	mov	r4, r1
  40247a:	4618      	mov	r0, r3
  40247c:	4621      	mov	r1, r4
  40247e:	4b7e      	ldr	r3, [pc, #504]	; (402678 <GetPvAngle+0xc60>)
  402480:	4798      	blx	r3
  402482:	4602      	mov	r2, r0
  402484:	460b      	mov	r3, r1
  402486:	4c7d      	ldr	r4, [pc, #500]	; (40267c <GetPvAngle+0xc64>)
  402488:	4640      	mov	r0, r8
  40248a:	4649      	mov	r1, r9
  40248c:	47a0      	blx	r4
  40248e:	4603      	mov	r3, r0
  402490:	460c      	mov	r4, r1
  402492:	461a      	mov	r2, r3
  402494:	4623      	mov	r3, r4
  402496:	4c7a      	ldr	r4, [pc, #488]	; (402680 <GetPvAngle+0xc68>)
  402498:	4628      	mov	r0, r5
  40249a:	4631      	mov	r1, r6
  40249c:	47a0      	blx	r4
  40249e:	4603      	mov	r3, r0
  4024a0:	460c      	mov	r4, r1
  4024a2:	4619      	mov	r1, r3
  4024a4:	4622      	mov	r2, r4
  4024a6:	4b79      	ldr	r3, [pc, #484]	; (40268c <GetPvAngle+0xc74>)
  4024a8:	4608      	mov	r0, r1
  4024aa:	4611      	mov	r1, r2
  4024ac:	4798      	blx	r3
  4024ae:	4603      	mov	r3, r0
  4024b0:	4618      	mov	r0, r3
  4024b2:	4b77      	ldr	r3, [pc, #476]	; (402690 <GetPvAngle+0xc78>)
  4024b4:	4798      	blx	r3
  4024b6:	4602      	mov	r2, r0
  4024b8:	4b6d      	ldr	r3, [pc, #436]	; (402670 <GetPvAngle+0xc58>)
  4024ba:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  4024be:	4610      	mov	r0, r2
  4024c0:	4798      	blx	r3
  4024c2:	4603      	mov	r3, r0
  4024c4:	60fb      	str	r3, [r7, #12]
	r = Deg(acos(cos(Rad(90.833f)) / (cos(Rad(lat))*cos(Rad(o))) - tan(Rad(lat))*tan(Rad(o))));
  4024c6:	4873      	ldr	r0, [pc, #460]	; (402694 <GetPvAngle+0xc7c>)
  4024c8:	4b68      	ldr	r3, [pc, #416]	; (40266c <GetPvAngle+0xc54>)
  4024ca:	4798      	blx	r3
  4024cc:	4602      	mov	r2, r0
  4024ce:	4b69      	ldr	r3, [pc, #420]	; (402674 <GetPvAngle+0xc5c>)
  4024d0:	4610      	mov	r0, r2
  4024d2:	4798      	blx	r3
  4024d4:	4603      	mov	r3, r0
  4024d6:	460c      	mov	r4, r1
  4024d8:	4618      	mov	r0, r3
  4024da:	4621      	mov	r1, r4
  4024dc:	4b6e      	ldr	r3, [pc, #440]	; (402698 <GetPvAngle+0xc80>)
  4024de:	4798      	blx	r3
  4024e0:	4605      	mov	r5, r0
  4024e2:	460e      	mov	r6, r1
  4024e4:	4b6d      	ldr	r3, [pc, #436]	; (40269c <GetPvAngle+0xc84>)
  4024e6:	681b      	ldr	r3, [r3, #0]
  4024e8:	4618      	mov	r0, r3
  4024ea:	4b60      	ldr	r3, [pc, #384]	; (40266c <GetPvAngle+0xc54>)
  4024ec:	4798      	blx	r3
  4024ee:	4602      	mov	r2, r0
  4024f0:	4b60      	ldr	r3, [pc, #384]	; (402674 <GetPvAngle+0xc5c>)
  4024f2:	4610      	mov	r0, r2
  4024f4:	4798      	blx	r3
  4024f6:	4603      	mov	r3, r0
  4024f8:	460c      	mov	r4, r1
  4024fa:	4618      	mov	r0, r3
  4024fc:	4621      	mov	r1, r4
  4024fe:	4b66      	ldr	r3, [pc, #408]	; (402698 <GetPvAngle+0xc80>)
  402500:	4798      	blx	r3
  402502:	4680      	mov	r8, r0
  402504:	4689      	mov	r9, r1
  402506:	6978      	ldr	r0, [r7, #20]
  402508:	4b58      	ldr	r3, [pc, #352]	; (40266c <GetPvAngle+0xc54>)
  40250a:	4798      	blx	r3
  40250c:	4602      	mov	r2, r0
  40250e:	4b59      	ldr	r3, [pc, #356]	; (402674 <GetPvAngle+0xc5c>)
  402510:	4610      	mov	r0, r2
  402512:	4798      	blx	r3
  402514:	4603      	mov	r3, r0
  402516:	460c      	mov	r4, r1
  402518:	4618      	mov	r0, r3
  40251a:	4621      	mov	r1, r4
  40251c:	4b5e      	ldr	r3, [pc, #376]	; (402698 <GetPvAngle+0xc80>)
  40251e:	4798      	blx	r3
  402520:	4602      	mov	r2, r0
  402522:	460b      	mov	r3, r1
  402524:	4c55      	ldr	r4, [pc, #340]	; (40267c <GetPvAngle+0xc64>)
  402526:	4640      	mov	r0, r8
  402528:	4649      	mov	r1, r9
  40252a:	47a0      	blx	r4
  40252c:	4603      	mov	r3, r0
  40252e:	460c      	mov	r4, r1
  402530:	461a      	mov	r2, r3
  402532:	4623      	mov	r3, r4
  402534:	4c5a      	ldr	r4, [pc, #360]	; (4026a0 <GetPvAngle+0xc88>)
  402536:	4628      	mov	r0, r5
  402538:	4631      	mov	r1, r6
  40253a:	47a0      	blx	r4
  40253c:	4603      	mov	r3, r0
  40253e:	460c      	mov	r4, r1
  402540:	461d      	mov	r5, r3
  402542:	4626      	mov	r6, r4
  402544:	4b55      	ldr	r3, [pc, #340]	; (40269c <GetPvAngle+0xc84>)
  402546:	681b      	ldr	r3, [r3, #0]
  402548:	4618      	mov	r0, r3
  40254a:	4b48      	ldr	r3, [pc, #288]	; (40266c <GetPvAngle+0xc54>)
  40254c:	4798      	blx	r3
  40254e:	4602      	mov	r2, r0
  402550:	4b48      	ldr	r3, [pc, #288]	; (402674 <GetPvAngle+0xc5c>)
  402552:	4610      	mov	r0, r2
  402554:	4798      	blx	r3
  402556:	4603      	mov	r3, r0
  402558:	460c      	mov	r4, r1
  40255a:	4618      	mov	r0, r3
  40255c:	4621      	mov	r1, r4
  40255e:	4b51      	ldr	r3, [pc, #324]	; (4026a4 <GetPvAngle+0xc8c>)
  402560:	4798      	blx	r3
  402562:	4680      	mov	r8, r0
  402564:	4689      	mov	r9, r1
  402566:	6978      	ldr	r0, [r7, #20]
  402568:	4b40      	ldr	r3, [pc, #256]	; (40266c <GetPvAngle+0xc54>)
  40256a:	4798      	blx	r3
  40256c:	4602      	mov	r2, r0
  40256e:	4b41      	ldr	r3, [pc, #260]	; (402674 <GetPvAngle+0xc5c>)
  402570:	4610      	mov	r0, r2
  402572:	4798      	blx	r3
  402574:	4603      	mov	r3, r0
  402576:	460c      	mov	r4, r1
  402578:	4618      	mov	r0, r3
  40257a:	4621      	mov	r1, r4
  40257c:	4b49      	ldr	r3, [pc, #292]	; (4026a4 <GetPvAngle+0xc8c>)
  40257e:	4798      	blx	r3
  402580:	4602      	mov	r2, r0
  402582:	460b      	mov	r3, r1
  402584:	4c3d      	ldr	r4, [pc, #244]	; (40267c <GetPvAngle+0xc64>)
  402586:	4640      	mov	r0, r8
  402588:	4649      	mov	r1, r9
  40258a:	47a0      	blx	r4
  40258c:	4603      	mov	r3, r0
  40258e:	460c      	mov	r4, r1
  402590:	461a      	mov	r2, r3
  402592:	4623      	mov	r3, r4
  402594:	4c3a      	ldr	r4, [pc, #232]	; (402680 <GetPvAngle+0xc68>)
  402596:	4628      	mov	r0, r5
  402598:	4631      	mov	r1, r6
  40259a:	47a0      	blx	r4
  40259c:	4603      	mov	r3, r0
  40259e:	460c      	mov	r4, r1
  4025a0:	4618      	mov	r0, r3
  4025a2:	4621      	mov	r1, r4
  4025a4:	4b40      	ldr	r3, [pc, #256]	; (4026a8 <GetPvAngle+0xc90>)
  4025a6:	4798      	blx	r3
  4025a8:	460a      	mov	r2, r1
  4025aa:	4601      	mov	r1, r0
  4025ac:	4b37      	ldr	r3, [pc, #220]	; (40268c <GetPvAngle+0xc74>)
  4025ae:	4608      	mov	r0, r1
  4025b0:	4611      	mov	r1, r2
  4025b2:	4798      	blx	r3
  4025b4:	4603      	mov	r3, r0
  4025b6:	4618      	mov	r0, r3
  4025b8:	4b35      	ldr	r3, [pc, #212]	; (402690 <GetPvAngle+0xc78>)
  4025ba:	4798      	blx	r3
  4025bc:	60b8      	str	r0, [r7, #8]
	s = ((int)(timeInSecs * 1440 + q + 4 * lon - 60 * timeZone)) % 1440;
  4025be:	4b2c      	ldr	r3, [pc, #176]	; (402670 <GetPvAngle+0xc58>)
  4025c0:	493a      	ldr	r1, [pc, #232]	; (4026ac <GetPvAngle+0xc94>)
  4025c2:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
  4025c6:	4798      	blx	r3
  4025c8:	4603      	mov	r3, r0
  4025ca:	461a      	mov	r2, r3
  4025cc:	4b2e      	ldr	r3, [pc, #184]	; (402688 <GetPvAngle+0xc70>)
  4025ce:	68f9      	ldr	r1, [r7, #12]
  4025d0:	4610      	mov	r0, r2
  4025d2:	4798      	blx	r3
  4025d4:	4603      	mov	r3, r0
  4025d6:	461c      	mov	r4, r3
  4025d8:	4b35      	ldr	r3, [pc, #212]	; (4026b0 <GetPvAngle+0xc98>)
  4025da:	681a      	ldr	r2, [r3, #0]
  4025dc:	4b24      	ldr	r3, [pc, #144]	; (402670 <GetPvAngle+0xc58>)
  4025de:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  4025e2:	4610      	mov	r0, r2
  4025e4:	4798      	blx	r3
  4025e6:	4603      	mov	r3, r0
  4025e8:	461a      	mov	r2, r3
  4025ea:	4b27      	ldr	r3, [pc, #156]	; (402688 <GetPvAngle+0xc70>)
  4025ec:	4611      	mov	r1, r2
  4025ee:	4620      	mov	r0, r4
  4025f0:	4798      	blx	r3
  4025f2:	4603      	mov	r3, r0
  4025f4:	461c      	mov	r4, r3
  4025f6:	4b2f      	ldr	r3, [pc, #188]	; (4026b4 <GetPvAngle+0xc9c>)
  4025f8:	681a      	ldr	r2, [r3, #0]
  4025fa:	4b1d      	ldr	r3, [pc, #116]	; (402670 <GetPvAngle+0xc58>)
  4025fc:	492e      	ldr	r1, [pc, #184]	; (4026b8 <GetPvAngle+0xca0>)
  4025fe:	4610      	mov	r0, r2
  402600:	4798      	blx	r3
  402602:	4603      	mov	r3, r0
  402604:	461a      	mov	r2, r3
  402606:	4b2d      	ldr	r3, [pc, #180]	; (4026bc <GetPvAngle+0xca4>)
  402608:	4611      	mov	r1, r2
  40260a:	4620      	mov	r0, r4
  40260c:	4798      	blx	r3
  40260e:	4603      	mov	r3, r0
  402610:	461a      	mov	r2, r3
  402612:	4b2b      	ldr	r3, [pc, #172]	; (4026c0 <GetPvAngle+0xca8>)
  402614:	4610      	mov	r0, r2
  402616:	4798      	blx	r3
  402618:	4603      	mov	r3, r0
  40261a:	4a2a      	ldr	r2, [pc, #168]	; (4026c4 <GetPvAngle+0xcac>)
  40261c:	fb83 1202 	smull	r1, r2, r3, r2
  402620:	441a      	add	r2, r3
  402622:	1291      	asrs	r1, r2, #10
  402624:	17da      	asrs	r2, r3, #31
  402626:	1a8a      	subs	r2, r1, r2
  402628:	f44f 61b4 	mov.w	r1, #1440	; 0x5a0
  40262c:	fb01 f202 	mul.w	r2, r1, r2
  402630:	1a9a      	subs	r2, r3, r2
  402632:	4b25      	ldr	r3, [pc, #148]	; (4026c8 <GetPvAngle+0xcb0>)
  402634:	4610      	mov	r0, r2
  402636:	4798      	blx	r3
  402638:	4603      	mov	r3, r0
  40263a:	607b      	str	r3, [r7, #4]
	if ((s / 4.0f) < 0)
  40263c:	4b23      	ldr	r3, [pc, #140]	; (4026cc <GetPvAngle+0xcb4>)
  40263e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  402642:	6878      	ldr	r0, [r7, #4]
  402644:	4798      	blx	r3
  402646:	4603      	mov	r3, r0
  402648:	461a      	mov	r2, r3
  40264a:	4b21      	ldr	r3, [pc, #132]	; (4026d0 <GetPvAngle+0xcb8>)
  40264c:	f04f 0100 	mov.w	r1, #0
  402650:	4610      	mov	r0, r2
  402652:	4798      	blx	r3
  402654:	4603      	mov	r3, r0
  402656:	2b00      	cmp	r3, #0
  402658:	d044      	beq.n	4026e4 <GetPvAngle+0xccc>
	{
		t = (s / 4.0f) + 180.0f;
  40265a:	4b1c      	ldr	r3, [pc, #112]	; (4026cc <GetPvAngle+0xcb4>)
  40265c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  402660:	6878      	ldr	r0, [r7, #4]
  402662:	4798      	blx	r3
  402664:	4603      	mov	r3, r0
  402666:	461a      	mov	r2, r3
  402668:	e034      	b.n	4026d4 <GetPvAngle+0xcbc>
  40266a:	bf00      	nop
  40266c:	004028b1 	.word	0x004028b1
  402670:	0040af29 	.word	0x0040af29
  402674:	0040a615 	.word	0x0040a615
  402678:	00407b31 	.word	0x00407b31
  40267c:	0040a6bd 	.word	0x0040a6bd
  402680:	0040a355 	.word	0x0040a355
  402684:	3fa00000 	.word	0x3fa00000
  402688:	0040ad19 	.word	0x0040ad19
  40268c:	0040ac6d 	.word	0x0040ac6d
  402690:	004028e9 	.word	0x004028e9
  402694:	42b5aa7f 	.word	0x42b5aa7f
  402698:	00407a9d 	.word	0x00407a9d
  40269c:	2000000c 	.word	0x2000000c
  4026a0:	0040a911 	.word	0x0040a911
  4026a4:	00407bb9 	.word	0x00407bb9
  4026a8:	00407c15 	.word	0x00407c15
  4026ac:	44b40000 	.word	0x44b40000
  4026b0:	20000010 	.word	0x20000010
  4026b4:	20000014 	.word	0x20000014
  4026b8:	42700000 	.word	0x42700000
  4026bc:	0040ad15 	.word	0x0040ad15
  4026c0:	0040b2b5 	.word	0x0040b2b5
  4026c4:	b60b60b7 	.word	0xb60b60b7
  4026c8:	0040ae81 	.word	0x0040ae81
  4026cc:	0040b091 	.word	0x0040b091
  4026d0:	0040b265 	.word	0x0040b265
  4026d4:	4b13      	ldr	r3, [pc, #76]	; (402724 <GetPvAngle+0xd0c>)
  4026d6:	4914      	ldr	r1, [pc, #80]	; (402728 <GetPvAngle+0xd10>)
  4026d8:	4610      	mov	r0, r2
  4026da:	4798      	blx	r3
  4026dc:	4603      	mov	r3, r0
  4026de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  4026e2:	e00d      	b.n	402700 <GetPvAngle+0xce8>
	}
	else
	{
		t = (s / 4.0f) - 180.0f;
  4026e4:	4b11      	ldr	r3, [pc, #68]	; (40272c <GetPvAngle+0xd14>)
  4026e6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
  4026ea:	6878      	ldr	r0, [r7, #4]
  4026ec:	4798      	blx	r3
  4026ee:	4603      	mov	r3, r0
  4026f0:	461a      	mov	r2, r3
  4026f2:	4b0f      	ldr	r3, [pc, #60]	; (402730 <GetPvAngle+0xd18>)
  4026f4:	490c      	ldr	r1, [pc, #48]	; (402728 <GetPvAngle+0xd10>)
  4026f6:	4610      	mov	r0, r2
  4026f8:	4798      	blx	r3
  4026fa:	4603      	mov	r3, r0
  4026fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	}
	return (90.0f / r*t);
  402700:	4b0a      	ldr	r3, [pc, #40]	; (40272c <GetPvAngle+0xd14>)
  402702:	68b9      	ldr	r1, [r7, #8]
  402704:	480b      	ldr	r0, [pc, #44]	; (402734 <GetPvAngle+0xd1c>)
  402706:	4798      	blx	r3
  402708:	4603      	mov	r3, r0
  40270a:	461a      	mov	r2, r3
  40270c:	4b0a      	ldr	r3, [pc, #40]	; (402738 <GetPvAngle+0xd20>)
  40270e:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
  402712:	4610      	mov	r0, r2
  402714:	4798      	blx	r3
  402716:	4603      	mov	r3, r0
}
  402718:	4618      	mov	r0, r3
  40271a:	37bc      	adds	r7, #188	; 0xbc
  40271c:	46bd      	mov	sp, r7
  40271e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402722:	bf00      	nop
  402724:	0040ad19 	.word	0x0040ad19
  402728:	43340000 	.word	0x43340000
  40272c:	0040b091 	.word	0x0040b091
  402730:	0040ad15 	.word	0x0040ad15
  402734:	42b40000 	.word	0x42b40000
  402738:	0040af29 	.word	0x0040af29

0040273c <GetPvBackTrackAngle>:

float GetPvBackTrackAngle(float pvAngle)
{
  40273c:	b590      	push	{r4, r7, lr}
  40273e:	b085      	sub	sp, #20
  402740:	af00      	add	r7, sp, #0
  402742:	6078      	str	r0, [r7, #4]
	float a0;
	
	a0 = pvAngle*0.0174603f;
  402744:	4b46      	ldr	r3, [pc, #280]	; (402860 <GetPvBackTrackAngle+0x124>)
  402746:	4947      	ldr	r1, [pc, #284]	; (402864 <GetPvBackTrackAngle+0x128>)
  402748:	6878      	ldr	r0, [r7, #4]
  40274a:	4798      	blx	r3
  40274c:	4603      	mov	r3, r0
  40274e:	60fb      	str	r3, [r7, #12]
	//a0 += 1.575f;
	a0 += bkTrkParam2;
  402750:	4b45      	ldr	r3, [pc, #276]	; (402868 <GetPvBackTrackAngle+0x12c>)
  402752:	681a      	ldr	r2, [r3, #0]
  402754:	4b45      	ldr	r3, [pc, #276]	; (40286c <GetPvBackTrackAngle+0x130>)
  402756:	4611      	mov	r1, r2
  402758:	68f8      	ldr	r0, [r7, #12]
  40275a:	4798      	blx	r3
  40275c:	4603      	mov	r3, r0
  40275e:	60fb      	str	r3, [r7, #12]
	//a0 -= 0.028989f;
	a0 -= bkTrkParam1;
  402760:	4b43      	ldr	r3, [pc, #268]	; (402870 <GetPvBackTrackAngle+0x134>)
  402762:	681a      	ldr	r2, [r3, #0]
  402764:	4b43      	ldr	r3, [pc, #268]	; (402874 <GetPvBackTrackAngle+0x138>)
  402766:	4611      	mov	r1, r2
  402768:	68f8      	ldr	r0, [r7, #12]
  40276a:	4798      	blx	r3
  40276c:	4603      	mov	r3, r0
  40276e:	60fb      	str	r3, [r7, #12]
	a0 = sin(a0);
  402770:	4b41      	ldr	r3, [pc, #260]	; (402878 <GetPvBackTrackAngle+0x13c>)
  402772:	68f8      	ldr	r0, [r7, #12]
  402774:	4798      	blx	r3
  402776:	4603      	mov	r3, r0
  402778:	460c      	mov	r4, r1
  40277a:	4618      	mov	r0, r3
  40277c:	4621      	mov	r1, r4
  40277e:	4b3f      	ldr	r3, [pc, #252]	; (40287c <GetPvBackTrackAngle+0x140>)
  402780:	4798      	blx	r3
  402782:	460a      	mov	r2, r1
  402784:	4601      	mov	r1, r0
  402786:	4b3e      	ldr	r3, [pc, #248]	; (402880 <GetPvBackTrackAngle+0x144>)
  402788:	4608      	mov	r0, r1
  40278a:	4611      	mov	r1, r2
  40278c:	4798      	blx	r3
  40278e:	4603      	mov	r3, r0
  402790:	60fb      	str	r3, [r7, #12]
	a0 = a0 * dist;
  402792:	4b3c      	ldr	r3, [pc, #240]	; (402884 <GetPvBackTrackAngle+0x148>)
  402794:	681a      	ldr	r2, [r3, #0]
  402796:	4b32      	ldr	r3, [pc, #200]	; (402860 <GetPvBackTrackAngle+0x124>)
  402798:	4611      	mov	r1, r2
  40279a:	68f8      	ldr	r0, [r7, #12]
  40279c:	4798      	blx	r3
  40279e:	4603      	mov	r3, r0
  4027a0:	60fb      	str	r3, [r7, #12]
	a0 = a0 / width;
  4027a2:	4b39      	ldr	r3, [pc, #228]	; (402888 <GetPvBackTrackAngle+0x14c>)
  4027a4:	681a      	ldr	r2, [r3, #0]
  4027a6:	4b39      	ldr	r3, [pc, #228]	; (40288c <GetPvBackTrackAngle+0x150>)
  4027a8:	4611      	mov	r1, r2
  4027aa:	68f8      	ldr	r0, [r7, #12]
  4027ac:	4798      	blx	r3
  4027ae:	4603      	mov	r3, r0
  4027b0:	60fb      	str	r3, [r7, #12]
	/* If this val is < 1 enter back track calculation */
	/* Otherwise exit backtracking mode */
	if (a0 < 1)
  4027b2:	4b37      	ldr	r3, [pc, #220]	; (402890 <GetPvBackTrackAngle+0x154>)
  4027b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4027b8:	68f8      	ldr	r0, [r7, #12]
  4027ba:	4798      	blx	r3
  4027bc:	4603      	mov	r3, r0
  4027be:	2b00      	cmp	r3, #0
  4027c0:	d048      	beq.n	402854 <GetPvBackTrackAngle+0x118>
	{
		a0 = asin(a0);
  4027c2:	4b2d      	ldr	r3, [pc, #180]	; (402878 <GetPvBackTrackAngle+0x13c>)
  4027c4:	68f8      	ldr	r0, [r7, #12]
  4027c6:	4798      	blx	r3
  4027c8:	4603      	mov	r3, r0
  4027ca:	460c      	mov	r4, r1
  4027cc:	4618      	mov	r0, r3
  4027ce:	4621      	mov	r1, r4
  4027d0:	4b30      	ldr	r3, [pc, #192]	; (402894 <GetPvBackTrackAngle+0x158>)
  4027d2:	4798      	blx	r3
  4027d4:	460a      	mov	r2, r1
  4027d6:	4601      	mov	r1, r0
  4027d8:	4b29      	ldr	r3, [pc, #164]	; (402880 <GetPvBackTrackAngle+0x144>)
  4027da:	4608      	mov	r0, r1
  4027dc:	4611      	mov	r1, r2
  4027de:	4798      	blx	r3
  4027e0:	4603      	mov	r3, r0
  4027e2:	60fb      	str	r3, [r7, #12]
		a0 = a0 * 57.2958f;
  4027e4:	4b1e      	ldr	r3, [pc, #120]	; (402860 <GetPvBackTrackAngle+0x124>)
  4027e6:	492c      	ldr	r1, [pc, #176]	; (402898 <GetPvBackTrackAngle+0x15c>)
  4027e8:	68f8      	ldr	r0, [r7, #12]
  4027ea:	4798      	blx	r3
  4027ec:	4603      	mov	r3, r0
  4027ee:	60fb      	str	r3, [r7, #12]
		if ((pvAngle >= -90) && (pvAngle < 0))
  4027f0:	4b2a      	ldr	r3, [pc, #168]	; (40289c <GetPvBackTrackAngle+0x160>)
  4027f2:	492b      	ldr	r1, [pc, #172]	; (4028a0 <GetPvBackTrackAngle+0x164>)
  4027f4:	6878      	ldr	r0, [r7, #4]
  4027f6:	4798      	blx	r3
  4027f8:	4603      	mov	r3, r0
  4027fa:	2b00      	cmp	r3, #0
  4027fc:	d012      	beq.n	402824 <GetPvBackTrackAngle+0xe8>
  4027fe:	4b24      	ldr	r3, [pc, #144]	; (402890 <GetPvBackTrackAngle+0x154>)
  402800:	f04f 0100 	mov.w	r1, #0
  402804:	6878      	ldr	r0, [r7, #4]
  402806:	4798      	blx	r3
  402808:	4603      	mov	r3, r0
  40280a:	2b00      	cmp	r3, #0
  40280c:	d00a      	beq.n	402824 <GetPvBackTrackAngle+0xe8>
		{
			a0 = -a0 / 2.0;
  40280e:	68fb      	ldr	r3, [r7, #12]
  402810:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  402814:	4b1d      	ldr	r3, [pc, #116]	; (40288c <GetPvBackTrackAngle+0x150>)
  402816:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40281a:	4610      	mov	r0, r2
  40281c:	4798      	blx	r3
  40281e:	4603      	mov	r3, r0
  402820:	60fb      	str	r3, [r7, #12]
  402822:	e015      	b.n	402850 <GetPvBackTrackAngle+0x114>
		}
		else if ((pvAngle >= 0) && (pvAngle <= 90))
  402824:	4b1d      	ldr	r3, [pc, #116]	; (40289c <GetPvBackTrackAngle+0x160>)
  402826:	f04f 0100 	mov.w	r1, #0
  40282a:	6878      	ldr	r0, [r7, #4]
  40282c:	4798      	blx	r3
  40282e:	4603      	mov	r3, r0
  402830:	2b00      	cmp	r3, #0
  402832:	d00d      	beq.n	402850 <GetPvBackTrackAngle+0x114>
  402834:	4b1b      	ldr	r3, [pc, #108]	; (4028a4 <GetPvBackTrackAngle+0x168>)
  402836:	491c      	ldr	r1, [pc, #112]	; (4028a8 <GetPvBackTrackAngle+0x16c>)
  402838:	6878      	ldr	r0, [r7, #4]
  40283a:	4798      	blx	r3
  40283c:	4603      	mov	r3, r0
  40283e:	2b00      	cmp	r3, #0
  402840:	d006      	beq.n	402850 <GetPvBackTrackAngle+0x114>
		{
			a0 = a0 / 2.0;
  402842:	4b12      	ldr	r3, [pc, #72]	; (40288c <GetPvBackTrackAngle+0x150>)
  402844:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402848:	68f8      	ldr	r0, [r7, #12]
  40284a:	4798      	blx	r3
  40284c:	4603      	mov	r3, r0
  40284e:	60fb      	str	r3, [r7, #12]
		}
		return a0;
  402850:	68fb      	ldr	r3, [r7, #12]
  402852:	e000      	b.n	402856 <GetPvBackTrackAngle+0x11a>
	}
	else
		return NAN;
  402854:	4b15      	ldr	r3, [pc, #84]	; (4028ac <GetPvBackTrackAngle+0x170>)
}
  402856:	4618      	mov	r0, r3
  402858:	3714      	adds	r7, #20
  40285a:	46bd      	mov	sp, r7
  40285c:	bd90      	pop	{r4, r7, pc}
  40285e:	bf00      	nop
  402860:	0040af29 	.word	0x0040af29
  402864:	3c8f08e7 	.word	0x3c8f08e7
  402868:	20000028 	.word	0x20000028
  40286c:	0040ad19 	.word	0x0040ad19
  402870:	20000024 	.word	0x20000024
  402874:	0040ad15 	.word	0x0040ad15
  402878:	0040a615 	.word	0x0040a615
  40287c:	00407b31 	.word	0x00407b31
  402880:	0040ac6d 	.word	0x0040ac6d
  402884:	20000018 	.word	0x20000018
  402888:	2000001c 	.word	0x2000001c
  40288c:	0040b091 	.word	0x0040b091
  402890:	0040b265 	.word	0x0040b265
  402894:	00407cc5 	.word	0x00407cc5
  402898:	42652ee6 	.word	0x42652ee6
  40289c:	0040b28d 	.word	0x0040b28d
  4028a0:	c2b40000 	.word	0xc2b40000
  4028a4:	0040b279 	.word	0x0040b279
  4028a8:	42b40000 	.word	0x42b40000
  4028ac:	7fc00000 	.word	0x7fc00000

004028b0 <Rad>:

float Rad(float deg)
{
  4028b0:	b580      	push	{r7, lr}
  4028b2:	b082      	sub	sp, #8
  4028b4:	af00      	add	r7, sp, #0
  4028b6:	6078      	str	r0, [r7, #4]
	return ((float)M_PI*deg)/180.0f;
  4028b8:	4b07      	ldr	r3, [pc, #28]	; (4028d8 <Rad+0x28>)
  4028ba:	4908      	ldr	r1, [pc, #32]	; (4028dc <Rad+0x2c>)
  4028bc:	6878      	ldr	r0, [r7, #4]
  4028be:	4798      	blx	r3
  4028c0:	4603      	mov	r3, r0
  4028c2:	461a      	mov	r2, r3
  4028c4:	4b06      	ldr	r3, [pc, #24]	; (4028e0 <Rad+0x30>)
  4028c6:	4907      	ldr	r1, [pc, #28]	; (4028e4 <Rad+0x34>)
  4028c8:	4610      	mov	r0, r2
  4028ca:	4798      	blx	r3
  4028cc:	4603      	mov	r3, r0
}
  4028ce:	4618      	mov	r0, r3
  4028d0:	3708      	adds	r7, #8
  4028d2:	46bd      	mov	sp, r7
  4028d4:	bd80      	pop	{r7, pc}
  4028d6:	bf00      	nop
  4028d8:	0040af29 	.word	0x0040af29
  4028dc:	40490fdb 	.word	0x40490fdb
  4028e0:	0040b091 	.word	0x0040b091
  4028e4:	43340000 	.word	0x43340000

004028e8 <Deg>:

float Deg(float rad)
{
  4028e8:	b580      	push	{r7, lr}
  4028ea:	b082      	sub	sp, #8
  4028ec:	af00      	add	r7, sp, #0
  4028ee:	6078      	str	r0, [r7, #4]
	return (180.0f *rad) / (float)M_PI;
  4028f0:	4b07      	ldr	r3, [pc, #28]	; (402910 <Deg+0x28>)
  4028f2:	4908      	ldr	r1, [pc, #32]	; (402914 <Deg+0x2c>)
  4028f4:	6878      	ldr	r0, [r7, #4]
  4028f6:	4798      	blx	r3
  4028f8:	4603      	mov	r3, r0
  4028fa:	461a      	mov	r2, r3
  4028fc:	4b06      	ldr	r3, [pc, #24]	; (402918 <Deg+0x30>)
  4028fe:	4907      	ldr	r1, [pc, #28]	; (40291c <Deg+0x34>)
  402900:	4610      	mov	r0, r2
  402902:	4798      	blx	r3
  402904:	4603      	mov	r3, r0
}
  402906:	4618      	mov	r0, r3
  402908:	3708      	adds	r7, #8
  40290a:	46bd      	mov	sp, r7
  40290c:	bd80      	pop	{r7, pc}
  40290e:	bf00      	nop
  402910:	0040af29 	.word	0x0040af29
  402914:	43340000 	.word	0x43340000
  402918:	0040b091 	.word	0x0040b091
  40291c:	40490fdb 	.word	0x40490fdb

00402920 <WindSpeedMode>:

void WindSpeedMode(void)
{
  402920:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
  402924:	b08a      	sub	sp, #40	; 0x28
  402926:	af00      	add	r7, sp, #0
	int16_t accVals[3] = {};
  402928:	f107 0310 	add.w	r3, r7, #16
  40292c:	2200      	movs	r2, #0
  40292e:	601a      	str	r2, [r3, #0]
  402930:	809a      	strh	r2, [r3, #4]
	float oriVals[3], error = 0;
  402932:	f04f 0300 	mov.w	r3, #0
  402936:	61bb      	str	r3, [r7, #24]
	uint8_t p = 0;
  402938:	2300      	movs	r3, #0
  40293a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	float oriX = 0, prevOri = 0;
  40293e:	f04f 0300 	mov.w	r3, #0
  402942:	623b      	str	r3, [r7, #32]
  402944:	f04f 0300 	mov.w	r3, #0
  402948:	61fb      	str	r3, [r7, #28]

	for(p = 0; p < 8; p++)
  40294a:	2300      	movs	r3, #0
  40294c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  402950:	e057      	b.n	402a02 <WindSpeedMode+0xe2>
	{
		#ifndef ICM20648_USE_RTOS_API
			ICMReadAccDataAll(BOARD_TWI, ICM_ADDR,(uint16_t*)accVals);
  402952:	f107 0310 	add.w	r3, r7, #16
  402956:	461a      	mov	r2, r3
  402958:	2169      	movs	r1, #105	; 0x69
  40295a:	4847      	ldr	r0, [pc, #284]	; (402a78 <WindSpeedMode+0x158>)
  40295c:	4b47      	ldr	r3, [pc, #284]	; (402a7c <WindSpeedMode+0x15c>)
  40295e:	4798      	blx	r3
		#else
			ICMReadAccDataAllTo(twiPort, ICM_ADDR,(uint16_t*)accVals, 50);
		#endif
		GetOrientation(accVals, oriVals);
  402960:	1d3a      	adds	r2, r7, #4
  402962:	f107 0310 	add.w	r3, r7, #16
  402966:	4611      	mov	r1, r2
  402968:	4618      	mov	r0, r3
  40296a:	4b45      	ldr	r3, [pc, #276]	; (402a80 <WindSpeedMode+0x160>)
  40296c:	4798      	blx	r3
		oriX = prevOri + ((oriVals[0] - prevOri)/((float)(p+1)));
  40296e:	687a      	ldr	r2, [r7, #4]
  402970:	4b44      	ldr	r3, [pc, #272]	; (402a84 <WindSpeedMode+0x164>)
  402972:	69f9      	ldr	r1, [r7, #28]
  402974:	4610      	mov	r0, r2
  402976:	4798      	blx	r3
  402978:	4603      	mov	r3, r0
  40297a:	461c      	mov	r4, r3
  40297c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  402980:	1c5a      	adds	r2, r3, #1
  402982:	4b41      	ldr	r3, [pc, #260]	; (402a88 <WindSpeedMode+0x168>)
  402984:	4610      	mov	r0, r2
  402986:	4798      	blx	r3
  402988:	4602      	mov	r2, r0
  40298a:	4b40      	ldr	r3, [pc, #256]	; (402a8c <WindSpeedMode+0x16c>)
  40298c:	4611      	mov	r1, r2
  40298e:	4620      	mov	r0, r4
  402990:	4798      	blx	r3
  402992:	4603      	mov	r3, r0
  402994:	461a      	mov	r2, r3
  402996:	4b3e      	ldr	r3, [pc, #248]	; (402a90 <WindSpeedMode+0x170>)
  402998:	69f9      	ldr	r1, [r7, #28]
  40299a:	4610      	mov	r0, r2
  40299c:	4798      	blx	r3
  40299e:	4603      	mov	r3, r0
  4029a0:	623b      	str	r3, [r7, #32]
		prevOri = oriX;
  4029a2:	6a3b      	ldr	r3, [r7, #32]
  4029a4:	61fb      	str	r3, [r7, #28]
		delay_ms(40);
  4029a6:	4b3b      	ldr	r3, [pc, #236]	; (402a94 <WindSpeedMode+0x174>)
  4029a8:	4798      	blx	r3
  4029aa:	4603      	mov	r3, r0
  4029ac:	f04f 0400 	mov.w	r4, #0
  4029b0:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  4029b4:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  4029b8:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  4029bc:	4643      	mov	r3, r8
  4029be:	464c      	mov	r4, r9
  4029c0:	00a6      	lsls	r6, r4, #2
  4029c2:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4029c6:	009d      	lsls	r5, r3, #2
  4029c8:	195b      	adds	r3, r3, r5
  4029ca:	eb44 0406 	adc.w	r4, r4, r6
  4029ce:	f243 61af 	movw	r1, #13999	; 0x36af
  4029d2:	f04f 0200 	mov.w	r2, #0
  4029d6:	eb13 0b01 	adds.w	fp, r3, r1
  4029da:	eb44 0c02 	adc.w	ip, r4, r2
  4029de:	4658      	mov	r0, fp
  4029e0:	4661      	mov	r1, ip
  4029e2:	4c2d      	ldr	r4, [pc, #180]	; (402a98 <WindSpeedMode+0x178>)
  4029e4:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4029e8:	f04f 0300 	mov.w	r3, #0
  4029ec:	47a0      	blx	r4
  4029ee:	4603      	mov	r3, r0
  4029f0:	460c      	mov	r4, r1
  4029f2:	4618      	mov	r0, r3
  4029f4:	4b29      	ldr	r3, [pc, #164]	; (402a9c <WindSpeedMode+0x17c>)
  4029f6:	4798      	blx	r3
	int16_t accVals[3] = {};
	float oriVals[3], error = 0;
	uint8_t p = 0;
	float oriX = 0, prevOri = 0;

	for(p = 0; p < 8; p++)
  4029f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4029fc:	3301      	adds	r3, #1
  4029fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  402a02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  402a06:	2b07      	cmp	r3, #7
  402a08:	d9a3      	bls.n	402952 <WindSpeedMode+0x32>
		GetOrientation(accVals, oriVals);
		oriX = prevOri + ((oriVals[0] - prevOri)/((float)(p+1)));
		prevOri = oriX;
		delay_ms(40);
	}
	oriVals[0] = oriX;
  402a0a:	6a3b      	ldr	r3, [r7, #32]
  402a0c:	607b      	str	r3, [r7, #4]

	/* Wind Speed Target Angle is 0 degrees */
	error = -oriVals[0];
  402a0e:	687b      	ldr	r3, [r7, #4]
  402a10:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  402a14:	61bb      	str	r3, [r7, #24]

	/* If error is greater than the tolerance, move motor */
	if(!((error >=-1)&&(error<1)))
  402a16:	2301      	movs	r3, #1
  402a18:	461c      	mov	r4, r3
  402a1a:	4b21      	ldr	r3, [pc, #132]	; (402aa0 <WindSpeedMode+0x180>)
  402a1c:	4921      	ldr	r1, [pc, #132]	; (402aa4 <WindSpeedMode+0x184>)
  402a1e:	69b8      	ldr	r0, [r7, #24]
  402a20:	4798      	blx	r3
  402a22:	4603      	mov	r3, r0
  402a24:	2b00      	cmp	r3, #0
  402a26:	d101      	bne.n	402a2c <WindSpeedMode+0x10c>
  402a28:	2300      	movs	r3, #0
  402a2a:	461c      	mov	r4, r3
  402a2c:	b2e3      	uxtb	r3, r4
  402a2e:	f083 0301 	eor.w	r3, r3, #1
  402a32:	b2db      	uxtb	r3, r3
  402a34:	2b00      	cmp	r3, #0
  402a36:	d111      	bne.n	402a5c <WindSpeedMode+0x13c>
  402a38:	2301      	movs	r3, #1
  402a3a:	461c      	mov	r4, r3
  402a3c:	4b1a      	ldr	r3, [pc, #104]	; (402aa8 <WindSpeedMode+0x188>)
  402a3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402a42:	69b8      	ldr	r0, [r7, #24]
  402a44:	4798      	blx	r3
  402a46:	4603      	mov	r3, r0
  402a48:	2b00      	cmp	r3, #0
  402a4a:	d101      	bne.n	402a50 <WindSpeedMode+0x130>
  402a4c:	2300      	movs	r3, #0
  402a4e:	461c      	mov	r4, r3
  402a50:	b2e3      	uxtb	r3, r4
  402a52:	f083 0301 	eor.w	r3, r3, #1
  402a56:	b2db      	uxtb	r3, r3
  402a58:	2b00      	cmp	r3, #0
  402a5a:	d007      	beq.n	402a6c <WindSpeedMode+0x14c>
	{
		taskENTER_CRITICAL();
  402a5c:	4b13      	ldr	r3, [pc, #76]	; (402aac <WindSpeedMode+0x18c>)
  402a5e:	4798      	blx	r3
		GotoAngle(0.0f);
  402a60:	f04f 0000 	mov.w	r0, #0
  402a64:	4b12      	ldr	r3, [pc, #72]	; (402ab0 <WindSpeedMode+0x190>)
  402a66:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402a68:	4b12      	ldr	r3, [pc, #72]	; (402ab4 <WindSpeedMode+0x194>)
  402a6a:	4798      	blx	r3
	}
}
  402a6c:	bf00      	nop
  402a6e:	3728      	adds	r7, #40	; 0x28
  402a70:	46bd      	mov	sp, r7
  402a72:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
  402a76:	bf00      	nop
  402a78:	40018000 	.word	0x40018000
  402a7c:	004005ed 	.word	0x004005ed
  402a80:	00401889 	.word	0x00401889
  402a84:	0040ad15 	.word	0x0040ad15
  402a88:	0040ae81 	.word	0x0040ae81
  402a8c:	0040b091 	.word	0x0040b091
  402a90:	0040ad19 	.word	0x0040ad19
  402a94:	00400cbd 	.word	0x00400cbd
  402a98:	0040b301 	.word	0x0040b301
  402a9c:	20000001 	.word	0x20000001
  402aa0:	0040b28d 	.word	0x0040b28d
  402aa4:	bf800000 	.word	0xbf800000
  402aa8:	0040b265 	.word	0x0040b265
  402aac:	00405449 	.word	0x00405449
  402ab0:	004014f9 	.word	0x004014f9
  402ab4:	00405469 	.word	0x00405469

00402ab8 <CleaningMode>:

void CleaningMode(void)
{
  402ab8:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
  402abc:	b08a      	sub	sp, #40	; 0x28
  402abe:	af00      	add	r7, sp, #0
	int16_t accVals[3] = {};
  402ac0:	f107 0310 	add.w	r3, r7, #16
  402ac4:	2200      	movs	r2, #0
  402ac6:	601a      	str	r2, [r3, #0]
  402ac8:	809a      	strh	r2, [r3, #4]
	float oriVals[3], error = 0;
  402aca:	f04f 0300 	mov.w	r3, #0
  402ace:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t p = 0;
  402ad0:	2300      	movs	r3, #0
  402ad2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	float oriX = 0, prevOri = 0;
  402ad6:	f04f 0300 	mov.w	r3, #0
  402ada:	61fb      	str	r3, [r7, #28]
  402adc:	f04f 0300 	mov.w	r3, #0
  402ae0:	61bb      	str	r3, [r7, #24]

	taskENTER_CRITICAL();
  402ae2:	4b5c      	ldr	r3, [pc, #368]	; (402c54 <CleaningMode+0x19c>)
  402ae4:	4798      	blx	r3

	for(p = 0; p < 8; p++)
  402ae6:	2300      	movs	r3, #0
  402ae8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402aec:	e057      	b.n	402b9e <CleaningMode+0xe6>
	{
		#ifndef ICM20648_USE_RTOS_API
			ICMReadAccDataAll(BOARD_TWI, ICM_ADDR,(uint16_t*)accVals);
  402aee:	f107 0310 	add.w	r3, r7, #16
  402af2:	461a      	mov	r2, r3
  402af4:	2169      	movs	r1, #105	; 0x69
  402af6:	4858      	ldr	r0, [pc, #352]	; (402c58 <CleaningMode+0x1a0>)
  402af8:	4b58      	ldr	r3, [pc, #352]	; (402c5c <CleaningMode+0x1a4>)
  402afa:	4798      	blx	r3
		#else
			ICMReadAccDataAllTo(twiPort, ICM_ADDR,(uint16_t*)accVals, 50);
		#endif
		GetOrientation(accVals, oriVals);
  402afc:	1d3a      	adds	r2, r7, #4
  402afe:	f107 0310 	add.w	r3, r7, #16
  402b02:	4611      	mov	r1, r2
  402b04:	4618      	mov	r0, r3
  402b06:	4b56      	ldr	r3, [pc, #344]	; (402c60 <CleaningMode+0x1a8>)
  402b08:	4798      	blx	r3
		oriX = prevOri + ((oriVals[0] - prevOri)/((float)(p+1)));
  402b0a:	687a      	ldr	r2, [r7, #4]
  402b0c:	4b55      	ldr	r3, [pc, #340]	; (402c64 <CleaningMode+0x1ac>)
  402b0e:	69b9      	ldr	r1, [r7, #24]
  402b10:	4610      	mov	r0, r2
  402b12:	4798      	blx	r3
  402b14:	4603      	mov	r3, r0
  402b16:	461c      	mov	r4, r3
  402b18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402b1c:	1c5a      	adds	r2, r3, #1
  402b1e:	4b52      	ldr	r3, [pc, #328]	; (402c68 <CleaningMode+0x1b0>)
  402b20:	4610      	mov	r0, r2
  402b22:	4798      	blx	r3
  402b24:	4602      	mov	r2, r0
  402b26:	4b51      	ldr	r3, [pc, #324]	; (402c6c <CleaningMode+0x1b4>)
  402b28:	4611      	mov	r1, r2
  402b2a:	4620      	mov	r0, r4
  402b2c:	4798      	blx	r3
  402b2e:	4603      	mov	r3, r0
  402b30:	461a      	mov	r2, r3
  402b32:	4b4f      	ldr	r3, [pc, #316]	; (402c70 <CleaningMode+0x1b8>)
  402b34:	69b9      	ldr	r1, [r7, #24]
  402b36:	4610      	mov	r0, r2
  402b38:	4798      	blx	r3
  402b3a:	4603      	mov	r3, r0
  402b3c:	61fb      	str	r3, [r7, #28]
		prevOri = oriX;
  402b3e:	69fb      	ldr	r3, [r7, #28]
  402b40:	61bb      	str	r3, [r7, #24]
		delay_ms(40);
  402b42:	4b4c      	ldr	r3, [pc, #304]	; (402c74 <CleaningMode+0x1bc>)
  402b44:	4798      	blx	r3
  402b46:	4603      	mov	r3, r0
  402b48:	f04f 0400 	mov.w	r4, #0
  402b4c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  402b50:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  402b54:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  402b58:	4643      	mov	r3, r8
  402b5a:	464c      	mov	r4, r9
  402b5c:	00a6      	lsls	r6, r4, #2
  402b5e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402b62:	009d      	lsls	r5, r3, #2
  402b64:	195b      	adds	r3, r3, r5
  402b66:	eb44 0406 	adc.w	r4, r4, r6
  402b6a:	f243 61af 	movw	r1, #13999	; 0x36af
  402b6e:	f04f 0200 	mov.w	r2, #0
  402b72:	eb13 0b01 	adds.w	fp, r3, r1
  402b76:	eb44 0c02 	adc.w	ip, r4, r2
  402b7a:	4658      	mov	r0, fp
  402b7c:	4661      	mov	r1, ip
  402b7e:	4c3e      	ldr	r4, [pc, #248]	; (402c78 <CleaningMode+0x1c0>)
  402b80:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402b84:	f04f 0300 	mov.w	r3, #0
  402b88:	47a0      	blx	r4
  402b8a:	4603      	mov	r3, r0
  402b8c:	460c      	mov	r4, r1
  402b8e:	4618      	mov	r0, r3
  402b90:	4b3a      	ldr	r3, [pc, #232]	; (402c7c <CleaningMode+0x1c4>)
  402b92:	4798      	blx	r3
	uint8_t p = 0;
	float oriX = 0, prevOri = 0;

	taskENTER_CRITICAL();

	for(p = 0; p < 8; p++)
  402b94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402b98:	3301      	adds	r3, #1
  402b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402b9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402ba2:	2b07      	cmp	r3, #7
  402ba4:	d9a3      	bls.n	402aee <CleaningMode+0x36>
		GetOrientation(accVals, oriVals);
		oriX = prevOri + ((oriVals[0] - prevOri)/((float)(p+1)));
		prevOri = oriX;
		delay_ms(40);
	}
	oriVals[0] = oriX;
  402ba6:	69fb      	ldr	r3, [r7, #28]
  402ba8:	607b      	str	r3, [r7, #4]

	if(mBusRegs[MBUS_REG_CLMODEDIR])
  402baa:	4b35      	ldr	r3, [pc, #212]	; (402c80 <CleaningMode+0x1c8>)
  402bac:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
  402bb0:	2b00      	cmp	r3, #0
  402bb2:	d00a      	beq.n	402bca <CleaningMode+0x112>
	{
		error = -pvAngleRng - oriVals[0];
  402bb4:	4b33      	ldr	r3, [pc, #204]	; (402c84 <CleaningMode+0x1cc>)
  402bb6:	681b      	ldr	r3, [r3, #0]
  402bb8:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
  402bbc:	6879      	ldr	r1, [r7, #4]
  402bbe:	4b29      	ldr	r3, [pc, #164]	; (402c64 <CleaningMode+0x1ac>)
  402bc0:	4610      	mov	r0, r2
  402bc2:	4798      	blx	r3
  402bc4:	4603      	mov	r3, r0
  402bc6:	627b      	str	r3, [r7, #36]	; 0x24
  402bc8:	e007      	b.n	402bda <CleaningMode+0x122>
	}
	else
	{
		error = pvAngleRng - oriVals[0];
  402bca:	4b2e      	ldr	r3, [pc, #184]	; (402c84 <CleaningMode+0x1cc>)
  402bcc:	681a      	ldr	r2, [r3, #0]
  402bce:	6879      	ldr	r1, [r7, #4]
  402bd0:	4b24      	ldr	r3, [pc, #144]	; (402c64 <CleaningMode+0x1ac>)
  402bd2:	4610      	mov	r0, r2
  402bd4:	4798      	blx	r3
  402bd6:	4603      	mov	r3, r0
  402bd8:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* If error is greater than the tolerance, move motor */
	if(!((error >=-1)&&(error<1)))
  402bda:	2301      	movs	r3, #1
  402bdc:	461c      	mov	r4, r3
  402bde:	4b2a      	ldr	r3, [pc, #168]	; (402c88 <CleaningMode+0x1d0>)
  402be0:	492a      	ldr	r1, [pc, #168]	; (402c8c <CleaningMode+0x1d4>)
  402be2:	6a78      	ldr	r0, [r7, #36]	; 0x24
  402be4:	4798      	blx	r3
  402be6:	4603      	mov	r3, r0
  402be8:	2b00      	cmp	r3, #0
  402bea:	d101      	bne.n	402bf0 <CleaningMode+0x138>
  402bec:	2300      	movs	r3, #0
  402bee:	461c      	mov	r4, r3
  402bf0:	b2e3      	uxtb	r3, r4
  402bf2:	f083 0301 	eor.w	r3, r3, #1
  402bf6:	b2db      	uxtb	r3, r3
  402bf8:	2b00      	cmp	r3, #0
  402bfa:	d111      	bne.n	402c20 <CleaningMode+0x168>
  402bfc:	2301      	movs	r3, #1
  402bfe:	461c      	mov	r4, r3
  402c00:	4b23      	ldr	r3, [pc, #140]	; (402c90 <CleaningMode+0x1d8>)
  402c02:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402c06:	6a78      	ldr	r0, [r7, #36]	; 0x24
  402c08:	4798      	blx	r3
  402c0a:	4603      	mov	r3, r0
  402c0c:	2b00      	cmp	r3, #0
  402c0e:	d101      	bne.n	402c14 <CleaningMode+0x15c>
  402c10:	2300      	movs	r3, #0
  402c12:	461c      	mov	r4, r3
  402c14:	b2e3      	uxtb	r3, r4
  402c16:	f083 0301 	eor.w	r3, r3, #1
  402c1a:	b2db      	uxtb	r3, r3
  402c1c:	2b00      	cmp	r3, #0
  402c1e:	d011      	beq.n	402c44 <CleaningMode+0x18c>
	{
		/* Cleaning Mode Motor Direction */
		if(mBusRegs[MBUS_REG_CLMODEDIR])
  402c20:	4b17      	ldr	r3, [pc, #92]	; (402c80 <CleaningMode+0x1c8>)
  402c22:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
  402c26:	2b00      	cmp	r3, #0
  402c28:	d007      	beq.n	402c3a <CleaningMode+0x182>
		{
			/* Anticlockwise */
			GotoAngle(-pvAngleRng);
  402c2a:	4b16      	ldr	r3, [pc, #88]	; (402c84 <CleaningMode+0x1cc>)
  402c2c:	681b      	ldr	r3, [r3, #0]
  402c2e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  402c32:	4618      	mov	r0, r3
  402c34:	4b17      	ldr	r3, [pc, #92]	; (402c94 <CleaningMode+0x1dc>)
  402c36:	4798      	blx	r3
  402c38:	e004      	b.n	402c44 <CleaningMode+0x18c>
		}
		else
		{
			/* Clockwise */
			GotoAngle(pvAngleRng);
  402c3a:	4b12      	ldr	r3, [pc, #72]	; (402c84 <CleaningMode+0x1cc>)
  402c3c:	681b      	ldr	r3, [r3, #0]
  402c3e:	4618      	mov	r0, r3
  402c40:	4b14      	ldr	r3, [pc, #80]	; (402c94 <CleaningMode+0x1dc>)
  402c42:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  402c44:	4b14      	ldr	r3, [pc, #80]	; (402c98 <CleaningMode+0x1e0>)
  402c46:	4798      	blx	r3
}
  402c48:	bf00      	nop
  402c4a:	3728      	adds	r7, #40	; 0x28
  402c4c:	46bd      	mov	sp, r7
  402c4e:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
  402c52:	bf00      	nop
  402c54:	00405449 	.word	0x00405449
  402c58:	40018000 	.word	0x40018000
  402c5c:	004005ed 	.word	0x004005ed
  402c60:	00401889 	.word	0x00401889
  402c64:	0040ad15 	.word	0x0040ad15
  402c68:	0040ae81 	.word	0x0040ae81
  402c6c:	0040b091 	.word	0x0040b091
  402c70:	0040ad19 	.word	0x0040ad19
  402c74:	00400cbd 	.word	0x00400cbd
  402c78:	0040b301 	.word	0x0040b301
  402c7c:	20000001 	.word	0x20000001
  402c80:	2000048c 	.word	0x2000048c
  402c84:	20000020 	.word	0x20000020
  402c88:	0040b28d 	.word	0x0040b28d
  402c8c:	bf800000 	.word	0xbf800000
  402c90:	0040b265 	.word	0x0040b265
  402c94:	004014f9 	.word	0x004014f9
  402c98:	00405469 	.word	0x00405469

00402c9c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402c9c:	b480      	push	{r7}
  402c9e:	b083      	sub	sp, #12
  402ca0:	af00      	add	r7, sp, #0
  402ca2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402ca4:	687b      	ldr	r3, [r7, #4]
  402ca6:	2b07      	cmp	r3, #7
  402ca8:	d825      	bhi.n	402cf6 <osc_get_rate+0x5a>
  402caa:	a201      	add	r2, pc, #4	; (adr r2, 402cb0 <osc_get_rate+0x14>)
  402cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402cb0:	00402cd1 	.word	0x00402cd1
  402cb4:	00402cd7 	.word	0x00402cd7
  402cb8:	00402cdd 	.word	0x00402cdd
  402cbc:	00402ce3 	.word	0x00402ce3
  402cc0:	00402ce7 	.word	0x00402ce7
  402cc4:	00402ceb 	.word	0x00402ceb
  402cc8:	00402cef 	.word	0x00402cef
  402ccc:	00402cf3 	.word	0x00402cf3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402cd0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402cd4:	e010      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402cd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402cda:	e00d      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402cdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402ce0:	e00a      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402ce2:	4b08      	ldr	r3, [pc, #32]	; (402d04 <osc_get_rate+0x68>)
  402ce4:	e008      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402ce6:	4b08      	ldr	r3, [pc, #32]	; (402d08 <osc_get_rate+0x6c>)
  402ce8:	e006      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402cea:	4b08      	ldr	r3, [pc, #32]	; (402d0c <osc_get_rate+0x70>)
  402cec:	e004      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402cee:	4b07      	ldr	r3, [pc, #28]	; (402d0c <osc_get_rate+0x70>)
  402cf0:	e002      	b.n	402cf8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402cf2:	4b06      	ldr	r3, [pc, #24]	; (402d0c <osc_get_rate+0x70>)
  402cf4:	e000      	b.n	402cf8 <osc_get_rate+0x5c>
	}

	return 0;
  402cf6:	2300      	movs	r3, #0
}
  402cf8:	4618      	mov	r0, r3
  402cfa:	370c      	adds	r7, #12
  402cfc:	46bd      	mov	sp, r7
  402cfe:	bc80      	pop	{r7}
  402d00:	4770      	bx	lr
  402d02:	bf00      	nop
  402d04:	003d0900 	.word	0x003d0900
  402d08:	007a1200 	.word	0x007a1200
  402d0c:	00b71b00 	.word	0x00b71b00

00402d10 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402d10:	b580      	push	{r7, lr}
  402d12:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402d14:	2006      	movs	r0, #6
  402d16:	4b04      	ldr	r3, [pc, #16]	; (402d28 <sysclk_get_main_hz+0x18>)
  402d18:	4798      	blx	r3
  402d1a:	4602      	mov	r2, r0
  402d1c:	4613      	mov	r3, r2
  402d1e:	009b      	lsls	r3, r3, #2
  402d20:	4413      	add	r3, r2
  402d22:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402d24:	4618      	mov	r0, r3
  402d26:	bd80      	pop	{r7, pc}
  402d28:	00402c9d 	.word	0x00402c9d

00402d2c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402d2c:	b580      	push	{r7, lr}
  402d2e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402d30:	4b02      	ldr	r3, [pc, #8]	; (402d3c <sysclk_get_peripheral_hz+0x10>)
  402d32:	4798      	blx	r3
  402d34:	4603      	mov	r3, r0
  402d36:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402d38:	4618      	mov	r0, r3
  402d3a:	bd80      	pop	{r7, pc}
  402d3c:	00402d11 	.word	0x00402d11

00402d40 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402d40:	b580      	push	{r7, lr}
  402d42:	b082      	sub	sp, #8
  402d44:	af00      	add	r7, sp, #0
  402d46:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402d48:	6878      	ldr	r0, [r7, #4]
  402d4a:	4b03      	ldr	r3, [pc, #12]	; (402d58 <sysclk_enable_peripheral_clock+0x18>)
  402d4c:	4798      	blx	r3
}
  402d4e:	bf00      	nop
  402d50:	3708      	adds	r7, #8
  402d52:	46bd      	mov	sp, r7
  402d54:	bd80      	pop	{r7, pc}
  402d56:	bf00      	nop
  402d58:	00404dd5 	.word	0x00404dd5

00402d5c <InitRs485Pdc>:
 pdc_packet_t rs485PdcPkt;
 /* Pointer to PDC register base. */
 Pdc *rs485PdcBase;

 void InitRs485Pdc(void)
 {
  402d5c:	b5b0      	push	{r4, r5, r7, lr}
  402d5e:	b086      	sub	sp, #24
  402d60:	af00      	add	r7, sp, #0
	 const sam_usart_opt_t usart_console_settings = {
  402d62:	4b15      	ldr	r3, [pc, #84]	; (402db8 <InitRs485Pdc+0x5c>)
  402d64:	463c      	mov	r4, r7
  402d66:	461d      	mov	r5, r3
  402d68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402d6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402d6c:	e895 0003 	ldmia.w	r5, {r0, r1}
  402d70:	e884 0003 	stmia.w	r4, {r0, r1}
		 /* This field is only used in IrDA mode. */
		 0
	 };

	 /* Enable the peripheral clock in the PMC. */
	 sysclk_enable_peripheral_clock(RS485_USART_ID);
  402d74:	200f      	movs	r0, #15
  402d76:	4b11      	ldr	r3, [pc, #68]	; (402dbc <InitRs485Pdc+0x60>)
  402d78:	4798      	blx	r3

	 /* Configure USART in RS485 mode. */
	 usart_init_rs485(RS485_USART, &usart_console_settings,
  402d7a:	4b11      	ldr	r3, [pc, #68]	; (402dc0 <InitRs485Pdc+0x64>)
  402d7c:	4798      	blx	r3
  402d7e:	4602      	mov	r2, r0
  402d80:	463b      	mov	r3, r7
  402d82:	4619      	mov	r1, r3
  402d84:	480f      	ldr	r0, [pc, #60]	; (402dc4 <InitRs485Pdc+0x68>)
  402d86:	4b10      	ldr	r3, [pc, #64]	; (402dc8 <InitRs485Pdc+0x6c>)
  402d88:	4798      	blx	r3
	 sysclk_get_peripheral_hz());


	 /* Enable TX & RX function. */
	 usart_enable_tx(RS485_USART);
  402d8a:	480e      	ldr	r0, [pc, #56]	; (402dc4 <InitRs485Pdc+0x68>)
  402d8c:	4b0f      	ldr	r3, [pc, #60]	; (402dcc <InitRs485Pdc+0x70>)
  402d8e:	4798      	blx	r3
	 usart_enable_rx(RS485_USART);
  402d90:	480c      	ldr	r0, [pc, #48]	; (402dc4 <InitRs485Pdc+0x68>)
  402d92:	4b0f      	ldr	r3, [pc, #60]	; (402dd0 <InitRs485Pdc+0x74>)
  402d94:	4798      	blx	r3
 	 
	 /* Get board USART PDC base address and enable receiver and transmitter. */
	 rs485PdcBase = usart_get_pdc_base(RS485_USART);
  402d96:	480b      	ldr	r0, [pc, #44]	; (402dc4 <InitRs485Pdc+0x68>)
  402d98:	4b0e      	ldr	r3, [pc, #56]	; (402dd4 <InitRs485Pdc+0x78>)
  402d9a:	4798      	blx	r3
  402d9c:	4602      	mov	r2, r0
  402d9e:	4b0e      	ldr	r3, [pc, #56]	; (402dd8 <InitRs485Pdc+0x7c>)
  402da0:	601a      	str	r2, [r3, #0]
	 pdc_enable_transfer(rs485PdcBase, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  402da2:	4b0d      	ldr	r3, [pc, #52]	; (402dd8 <InitRs485Pdc+0x7c>)
  402da4:	681b      	ldr	r3, [r3, #0]
  402da6:	f240 1101 	movw	r1, #257	; 0x101
  402daa:	4618      	mov	r0, r3
  402dac:	4b0b      	ldr	r3, [pc, #44]	; (402ddc <InitRs485Pdc+0x80>)
  402dae:	4798      	blx	r3

 }
  402db0:	bf00      	nop
  402db2:	3718      	adds	r7, #24
  402db4:	46bd      	mov	sp, r7
  402db6:	bdb0      	pop	{r4, r5, r7, pc}
  402db8:	0040b9fc 	.word	0x0040b9fc
  402dbc:	00402d41 	.word	0x00402d41
  402dc0:	00402d2d 	.word	0x00402d2d
  402dc4:	40028000 	.word	0x40028000
  402dc8:	00403b6d 	.word	0x00403b6d
  402dcc:	00403bad 	.word	0x00403bad
  402dd0:	00403bf5 	.word	0x00403bf5
  402dd4:	00403d15 	.word	0x00403d15
  402dd8:	20002720 	.word	0x20002720
  402ddc:	0040357d 	.word	0x0040357d

00402de0 <Rs485PdcStartTx>:

 /* Set pointers and start transmitting */
 void Rs485PdcStartTx(uint32_t buff, uint16_t nBytes)
 {
  402de0:	b580      	push	{r7, lr}
  402de2:	b082      	sub	sp, #8
  402de4:	af00      	add	r7, sp, #0
  402de6:	6078      	str	r0, [r7, #4]
  402de8:	460b      	mov	r3, r1
  402dea:	807b      	strh	r3, [r7, #2]
	rs485PdcPkt.ul_addr = buff;
  402dec:	4a08      	ldr	r2, [pc, #32]	; (402e10 <Rs485PdcStartTx+0x30>)
  402dee:	687b      	ldr	r3, [r7, #4]
  402df0:	6013      	str	r3, [r2, #0]
	rs485PdcPkt.ul_size = nBytes;
  402df2:	887b      	ldrh	r3, [r7, #2]
  402df4:	4a06      	ldr	r2, [pc, #24]	; (402e10 <Rs485PdcStartTx+0x30>)
  402df6:	6053      	str	r3, [r2, #4]
	pdc_tx_init(rs485PdcBase, &rs485PdcPkt, NULL);
  402df8:	4b06      	ldr	r3, [pc, #24]	; (402e14 <Rs485PdcStartTx+0x34>)
  402dfa:	681b      	ldr	r3, [r3, #0]
  402dfc:	2200      	movs	r2, #0
  402dfe:	4904      	ldr	r1, [pc, #16]	; (402e10 <Rs485PdcStartTx+0x30>)
  402e00:	4618      	mov	r0, r3
  402e02:	4b05      	ldr	r3, [pc, #20]	; (402e18 <Rs485PdcStartTx+0x38>)
  402e04:	4798      	blx	r3
 }
  402e06:	bf00      	nop
  402e08:	3708      	adds	r7, #8
  402e0a:	46bd      	mov	sp, r7
  402e0c:	bd80      	pop	{r7, pc}
  402e0e:	bf00      	nop
  402e10:	20002724 	.word	0x20002724
  402e14:	20002720 	.word	0x20002720
  402e18:	004034f5 	.word	0x004034f5

00402e1c <Rs485PdcStartRx>:

 /* Set pointers and start receiving */
 void Rs485PdcStartRx(uint32_t buff, uint16_t nBytes)
 {
  402e1c:	b580      	push	{r7, lr}
  402e1e:	b082      	sub	sp, #8
  402e20:	af00      	add	r7, sp, #0
  402e22:	6078      	str	r0, [r7, #4]
  402e24:	460b      	mov	r3, r1
  402e26:	807b      	strh	r3, [r7, #2]
	rs485PdcPkt.ul_addr = buff;
  402e28:	4a08      	ldr	r2, [pc, #32]	; (402e4c <Rs485PdcStartRx+0x30>)
  402e2a:	687b      	ldr	r3, [r7, #4]
  402e2c:	6013      	str	r3, [r2, #0]
	rs485PdcPkt.ul_size = nBytes;
  402e2e:	887b      	ldrh	r3, [r7, #2]
  402e30:	4a06      	ldr	r2, [pc, #24]	; (402e4c <Rs485PdcStartRx+0x30>)
  402e32:	6053      	str	r3, [r2, #4]
	pdc_rx_init(rs485PdcBase, &rs485PdcPkt, NULL);
  402e34:	4b06      	ldr	r3, [pc, #24]	; (402e50 <Rs485PdcStartRx+0x34>)
  402e36:	681b      	ldr	r3, [r3, #0]
  402e38:	2200      	movs	r2, #0
  402e3a:	4904      	ldr	r1, [pc, #16]	; (402e4c <Rs485PdcStartRx+0x30>)
  402e3c:	4618      	mov	r0, r3
  402e3e:	4b05      	ldr	r3, [pc, #20]	; (402e54 <Rs485PdcStartRx+0x38>)
  402e40:	4798      	blx	r3
 }
  402e42:	bf00      	nop
  402e44:	3708      	adds	r7, #8
  402e46:	46bd      	mov	sp, r7
  402e48:	bd80      	pop	{r7, pc}
  402e4a:	bf00      	nop
  402e4c:	20002724 	.word	0x20002724
  402e50:	20002720 	.word	0x20002720
  402e54:	00403539 	.word	0x00403539

00402e58 <Rs485PdcGetRxBytes>:
 
 /* Returns number of bytes in Rx buffer */
 uint32_t Rs485PdcGetRxBytes(void)
 {
  402e58:	b580      	push	{r7, lr}
  402e5a:	b082      	sub	sp, #8
  402e5c:	af00      	add	r7, sp, #0
	uint32_t recvdBytes = RS485_BUFFER_SIZE;
  402e5e:	2396      	movs	r3, #150	; 0x96
  402e60:	607b      	str	r3, [r7, #4]
	recvdBytes -= pdc_read_rx_counter(rs485PdcBase);
  402e62:	4b09      	ldr	r3, [pc, #36]	; (402e88 <Rs485PdcGetRxBytes+0x30>)
  402e64:	681b      	ldr	r3, [r3, #0]
  402e66:	4618      	mov	r0, r3
  402e68:	4b08      	ldr	r3, [pc, #32]	; (402e8c <Rs485PdcGetRxBytes+0x34>)
  402e6a:	4798      	blx	r3
  402e6c:	4602      	mov	r2, r0
  402e6e:	687b      	ldr	r3, [r7, #4]
  402e70:	1a9b      	subs	r3, r3, r2
  402e72:	607b      	str	r3, [r7, #4]
	if(recvdBytes>RS485_BUFFER_SIZE)//If overflow occurred. 
  402e74:	687b      	ldr	r3, [r7, #4]
  402e76:	2b96      	cmp	r3, #150	; 0x96
  402e78:	d901      	bls.n	402e7e <Rs485PdcGetRxBytes+0x26>
	{
		recvdBytes = 0;
  402e7a:	2300      	movs	r3, #0
  402e7c:	607b      	str	r3, [r7, #4]
	}
	return recvdBytes;
  402e7e:	687b      	ldr	r3, [r7, #4]
 }
  402e80:	4618      	mov	r0, r3
  402e82:	3708      	adds	r7, #8
  402e84:	46bd      	mov	sp, r7
  402e86:	bd80      	pop	{r7, pc}
  402e88:	20002720 	.word	0x20002720
  402e8c:	004035bd 	.word	0x004035bd

00402e90 <Rs485PdcGetTxStatus>:
	return (usart_get_status(RS485_USART)&US_CSR_ENDRX);
 }

 /* Returns 1 if Tx Buffer is empty else 0 */
 uint32_t Rs485PdcGetTxStatus(void)
 {
  402e90:	b580      	push	{r7, lr}
  402e92:	af00      	add	r7, sp, #0
	return (usart_get_status(RS485_USART)&US_CSR_ENDTX);
  402e94:	4803      	ldr	r0, [pc, #12]	; (402ea4 <Rs485PdcGetTxStatus+0x14>)
  402e96:	4b04      	ldr	r3, [pc, #16]	; (402ea8 <Rs485PdcGetTxStatus+0x18>)
  402e98:	4798      	blx	r3
  402e9a:	4603      	mov	r3, r0
  402e9c:	f003 0310 	and.w	r3, r3, #16
 }
  402ea0:	4618      	mov	r0, r3
  402ea2:	bd80      	pop	{r7, pc}
  402ea4:	40028000 	.word	0x40028000
  402ea8:	00403c8d 	.word	0x00403c8d

00402eac <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  402eac:	b590      	push	{r4, r7, lr}
  402eae:	b08b      	sub	sp, #44	; 0x2c
  402eb0:	af00      	add	r7, sp, #0
  402eb2:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  402eb4:	2300      	movs	r3, #0
  402eb6:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  402eb8:	2300      	movs	r3, #0
  402eba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  402ebe:	4a7f      	ldr	r2, [pc, #508]	; (4030bc <local_twi_handler+0x210>)
  402ec0:	687b      	ldr	r3, [r7, #4]
  402ec2:	011b      	lsls	r3, r3, #4
  402ec4:	4413      	add	r3, r2
  402ec6:	681b      	ldr	r3, [r3, #0]
  402ec8:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  402eca:	69b8      	ldr	r0, [r7, #24]
  402ecc:	4b7c      	ldr	r3, [pc, #496]	; (4030c0 <local_twi_handler+0x214>)
  402ece:	4798      	blx	r3
  402ed0:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  402ed2:	69b8      	ldr	r0, [r7, #24]
  402ed4:	4b7b      	ldr	r3, [pc, #492]	; (4030c4 <local_twi_handler+0x218>)
  402ed6:	4798      	blx	r3
  402ed8:	4602      	mov	r2, r0
  402eda:	697b      	ldr	r3, [r7, #20]
  402edc:	4013      	ands	r3, r2
  402ede:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  402ee0:	697b      	ldr	r3, [r7, #20]
  402ee2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  402ee6:	2b00      	cmp	r3, #0
  402ee8:	d071      	beq.n	402fce <local_twi_handler+0x122>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  402eea:	4a74      	ldr	r2, [pc, #464]	; (4030bc <local_twi_handler+0x210>)
  402eec:	687b      	ldr	r3, [r7, #4]
  402eee:	011b      	lsls	r3, r3, #4
  402ef0:	4413      	add	r3, r2
  402ef2:	3304      	adds	r3, #4
  402ef4:	681b      	ldr	r3, [r3, #0]
  402ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
  402efa:	4618      	mov	r0, r3
  402efc:	4b72      	ldr	r3, [pc, #456]	; (4030c8 <local_twi_handler+0x21c>)
  402efe:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402f00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402f04:	69b8      	ldr	r0, [r7, #24]
  402f06:	4b71      	ldr	r3, [pc, #452]	; (4030cc <local_twi_handler+0x220>)
  402f08:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  402f0a:	2300      	movs	r3, #0
  402f0c:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402f0e:	69bb      	ldr	r3, [r7, #24]
  402f10:	6a1b      	ldr	r3, [r3, #32]
  402f12:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  402f14:	7cfb      	ldrb	r3, [r7, #19]
  402f16:	f003 0304 	and.w	r3, r3, #4
  402f1a:	2b00      	cmp	r3, #0
  402f1c:	d10a      	bne.n	402f34 <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402f1e:	6a3b      	ldr	r3, [r7, #32]
  402f20:	3301      	adds	r3, #1
  402f22:	623b      	str	r3, [r7, #32]
  402f24:	6a3b      	ldr	r3, [r7, #32]
  402f26:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f2a:	d1f0      	bne.n	402f0e <local_twi_handler+0x62>
				transfer_timeout = true;
  402f2c:	2301      	movs	r3, #1
  402f2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  402f32:	e000      	b.n	402f36 <local_twi_handler+0x8a>

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_TXRDY) {
				break;
  402f34:	bf00      	nop
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  402f36:	69bb      	ldr	r3, [r7, #24]
  402f38:	2202      	movs	r2, #2
  402f3a:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  402f3c:	4a64      	ldr	r2, [pc, #400]	; (4030d0 <local_twi_handler+0x224>)
  402f3e:	687b      	ldr	r3, [r7, #4]
  402f40:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  402f44:	4962      	ldr	r1, [pc, #392]	; (4030d0 <local_twi_handler+0x224>)
  402f46:	687b      	ldr	r3, [r7, #4]
  402f48:	00db      	lsls	r3, r3, #3
  402f4a:	440b      	add	r3, r1
  402f4c:	685b      	ldr	r3, [r3, #4]
  402f4e:	3b01      	subs	r3, #1
  402f50:	4413      	add	r3, r2
  402f52:	781b      	ldrb	r3, [r3, #0]
  402f54:	461a      	mov	r2, r3
  402f56:	69bb      	ldr	r3, [r7, #24]
  402f58:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  402f5a:	69bb      	ldr	r3, [r7, #24]
  402f5c:	6a1b      	ldr	r3, [r3, #32]
  402f5e:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  402f60:	7cfb      	ldrb	r3, [r7, #19]
  402f62:	f003 0301 	and.w	r3, r3, #1
  402f66:	2b00      	cmp	r3, #0
  402f68:	d10a      	bne.n	402f80 <local_twi_handler+0xd4>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402f6a:	6a3b      	ldr	r3, [r7, #32]
  402f6c:	3301      	adds	r3, #1
  402f6e:	623b      	str	r3, [r7, #32]
  402f70:	6a3b      	ldr	r3, [r7, #32]
  402f72:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f76:	d1f0      	bne.n	402f5a <local_twi_handler+0xae>
				transfer_timeout = true;
  402f78:	2301      	movs	r3, #1
  402f7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  402f7e:	e000      	b.n	402f82 <local_twi_handler+0xd6>

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_TXCOMP) {
				break;
  402f80:	bf00      	nop
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_sem != NULL) {
  402f82:	4a54      	ldr	r2, [pc, #336]	; (4030d4 <local_twi_handler+0x228>)
  402f84:	687b      	ldr	r3, [r7, #4]
  402f86:	00db      	lsls	r3, r3, #3
  402f88:	4413      	add	r3, r2
  402f8a:	685b      	ldr	r3, [r3, #4]
  402f8c:	2b00      	cmp	r3, #0
  402f8e:	d00a      	beq.n	402fa6 <local_twi_handler+0xfa>
			xSemaphoreGiveFromISR(
  402f90:	4a50      	ldr	r2, [pc, #320]	; (4030d4 <local_twi_handler+0x228>)
  402f92:	687b      	ldr	r3, [r7, #4]
  402f94:	00db      	lsls	r3, r3, #3
  402f96:	4413      	add	r3, r2
  402f98:	6858      	ldr	r0, [r3, #4]
  402f9a:	f107 0208 	add.w	r2, r7, #8
  402f9e:	2300      	movs	r3, #0
  402fa0:	2100      	movs	r1, #0
  402fa2:	4c4d      	ldr	r4, [pc, #308]	; (4030d8 <local_twi_handler+0x22c>)
  402fa4:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402fa6:	6a3b      	ldr	r3, [r7, #32]
  402fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
  402fac:	d00f      	beq.n	402fce <local_twi_handler+0x122>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  402fae:	4a49      	ldr	r2, [pc, #292]	; (4030d4 <local_twi_handler+0x228>)
  402fb0:	687b      	ldr	r3, [r7, #4]
  402fb2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  402fb6:	2b00      	cmp	r3, #0
  402fb8:	d009      	beq.n	402fce <local_twi_handler+0x122>
				xSemaphoreGiveFromISR(
  402fba:	4a46      	ldr	r2, [pc, #280]	; (4030d4 <local_twi_handler+0x228>)
  402fbc:	687b      	ldr	r3, [r7, #4]
  402fbe:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  402fc2:	f107 0208 	add.w	r2, r7, #8
  402fc6:	2300      	movs	r3, #0
  402fc8:	2100      	movs	r1, #0
  402fca:	4c43      	ldr	r4, [pc, #268]	; (4030d8 <local_twi_handler+0x22c>)
  402fcc:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  402fce:	697b      	ldr	r3, [r7, #20]
  402fd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402fd4:	2b00      	cmp	r3, #0
  402fd6:	f000 80a8 	beq.w	40312a <local_twi_handler+0x27e>
		uint32_t timeout_counter = 0;
  402fda:	2300      	movs	r3, #0
  402fdc:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  402fde:	4a37      	ldr	r2, [pc, #220]	; (4030bc <local_twi_handler+0x210>)
  402fe0:	687b      	ldr	r3, [r7, #4]
  402fe2:	011b      	lsls	r3, r3, #4
  402fe4:	4413      	add	r3, r2
  402fe6:	3304      	adds	r3, #4
  402fe8:	681b      	ldr	r3, [r3, #0]
  402fea:	2102      	movs	r1, #2
  402fec:	4618      	mov	r0, r3
  402fee:	4b36      	ldr	r3, [pc, #216]	; (4030c8 <local_twi_handler+0x21c>)
  402ff0:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402ff2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402ff6:	69b8      	ldr	r0, [r7, #24]
  402ff8:	4b34      	ldr	r3, [pc, #208]	; (4030cc <local_twi_handler+0x220>)
  402ffa:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402ffc:	69bb      	ldr	r3, [r7, #24]
  402ffe:	6a1b      	ldr	r3, [r3, #32]
  403000:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  403002:	68fb      	ldr	r3, [r7, #12]
  403004:	f003 0302 	and.w	r3, r3, #2
  403008:	2b00      	cmp	r3, #0
  40300a:	d107      	bne.n	40301c <local_twi_handler+0x170>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40300c:	69fb      	ldr	r3, [r7, #28]
  40300e:	3301      	adds	r3, #1
  403010:	61fb      	str	r3, [r7, #28]
  403012:	69fb      	ldr	r3, [r7, #28]
  403014:	f1b3 3fff 	cmp.w	r3, #4294967295
  403018:	d002      	beq.n	403020 <local_twi_handler+0x174>
				break;
			}
		}
  40301a:	e7ef      	b.n	402ffc <local_twi_handler+0x150>

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_RXRDY) {
				break;
  40301c:	bf00      	nop
  40301e:	e000      	b.n	403022 <local_twi_handler+0x176>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				break;
  403020:	bf00      	nop
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  403022:	69bb      	ldr	r3, [r7, #24]
  403024:	2202      	movs	r2, #2
  403026:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  403028:	4a29      	ldr	r2, [pc, #164]	; (4030d0 <local_twi_handler+0x224>)
  40302a:	687b      	ldr	r3, [r7, #4]
  40302c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  403030:	4927      	ldr	r1, [pc, #156]	; (4030d0 <local_twi_handler+0x224>)
  403032:	687b      	ldr	r3, [r7, #4]
  403034:	00db      	lsls	r3, r3, #3
  403036:	440b      	add	r3, r1
  403038:	685b      	ldr	r3, [r3, #4]
  40303a:	3b02      	subs	r3, #2
  40303c:	4413      	add	r3, r2
  40303e:	69ba      	ldr	r2, [r7, #24]
  403040:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403042:	b2d2      	uxtb	r2, r2
  403044:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  403046:	69bb      	ldr	r3, [r7, #24]
  403048:	6a1b      	ldr	r3, [r3, #32]
  40304a:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40304c:	68fb      	ldr	r3, [r7, #12]
  40304e:	f003 0302 	and.w	r3, r3, #2
  403052:	2b00      	cmp	r3, #0
  403054:	d107      	bne.n	403066 <local_twi_handler+0x1ba>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  403056:	69fb      	ldr	r3, [r7, #28]
  403058:	3301      	adds	r3, #1
  40305a:	61fb      	str	r3, [r7, #28]
  40305c:	69fb      	ldr	r3, [r7, #28]
  40305e:	f1b3 3fff 	cmp.w	r3, #4294967295
  403062:	d002      	beq.n	40306a <local_twi_handler+0x1be>
				break;
			}
		}
  403064:	e7ef      	b.n	403046 <local_twi_handler+0x19a>

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
			if (status & TWI_SR_RXRDY) {
				break;
  403066:	bf00      	nop
  403068:	e000      	b.n	40306c <local_twi_handler+0x1c0>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				break;
  40306a:	bf00      	nop
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  40306c:	69fb      	ldr	r3, [r7, #28]
  40306e:	f1b3 3fff 	cmp.w	r3, #4294967295
  403072:	d034      	beq.n	4030de <local_twi_handler+0x232>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  403074:	4a16      	ldr	r2, [pc, #88]	; (4030d0 <local_twi_handler+0x224>)
  403076:	687b      	ldr	r3, [r7, #4]
  403078:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  40307c:	4914      	ldr	r1, [pc, #80]	; (4030d0 <local_twi_handler+0x224>)
  40307e:	687b      	ldr	r3, [r7, #4]
  403080:	00db      	lsls	r3, r3, #3
  403082:	440b      	add	r3, r1
  403084:	685b      	ldr	r3, [r3, #4]
  403086:	3b01      	subs	r3, #1
  403088:	4413      	add	r3, r2
  40308a:	69ba      	ldr	r2, [r7, #24]
  40308c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40308e:	b2d2      	uxtb	r2, r2
  403090:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  403092:	2300      	movs	r3, #0
  403094:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  403096:	69bb      	ldr	r3, [r7, #24]
  403098:	6a1b      	ldr	r3, [r3, #32]
  40309a:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  40309c:	68fb      	ldr	r3, [r7, #12]
  40309e:	f003 0301 	and.w	r3, r3, #1
  4030a2:	2b00      	cmp	r3, #0
  4030a4:	d11a      	bne.n	4030dc <local_twi_handler+0x230>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4030a6:	69fb      	ldr	r3, [r7, #28]
  4030a8:	3301      	adds	r3, #1
  4030aa:	61fb      	str	r3, [r7, #28]
  4030ac:	69fb      	ldr	r3, [r7, #28]
  4030ae:	f1b3 3fff 	cmp.w	r3, #4294967295
  4030b2:	d1f0      	bne.n	403096 <local_twi_handler+0x1ea>
					transfer_timeout = true;
  4030b4:	2301      	movs	r3, #1
  4030b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  4030ba:	e010      	b.n	4030de <local_twi_handler+0x232>
  4030bc:	0040ba14 	.word	0x0040ba14
  4030c0:	004039b5 	.word	0x004039b5
  4030c4:	004039cd 	.word	0x004039cd
  4030c8:	0040359d 	.word	0x0040359d
  4030cc:	00403995 	.word	0x00403995
  4030d0:	20000500 	.word	0x20000500
  4030d4:	200004e0 	.word	0x200004e0
  4030d8:	00405ab1 	.word	0x00405ab1
			timeout_counter = 0;
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
				if (status & TWI_SR_TXCOMP) {
					break;
  4030dc:	bf00      	nop
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_sem != NULL) {
  4030de:	4a33      	ldr	r2, [pc, #204]	; (4031ac <local_twi_handler+0x300>)
  4030e0:	687b      	ldr	r3, [r7, #4]
  4030e2:	00db      	lsls	r3, r3, #3
  4030e4:	4413      	add	r3, r2
  4030e6:	685b      	ldr	r3, [r3, #4]
  4030e8:	2b00      	cmp	r3, #0
  4030ea:	d00a      	beq.n	403102 <local_twi_handler+0x256>
			xSemaphoreGiveFromISR(
  4030ec:	4a2f      	ldr	r2, [pc, #188]	; (4031ac <local_twi_handler+0x300>)
  4030ee:	687b      	ldr	r3, [r7, #4]
  4030f0:	00db      	lsls	r3, r3, #3
  4030f2:	4413      	add	r3, r2
  4030f4:	6858      	ldr	r0, [r3, #4]
  4030f6:	f107 0208 	add.w	r2, r7, #8
  4030fa:	2300      	movs	r3, #0
  4030fc:	2100      	movs	r1, #0
  4030fe:	4c2c      	ldr	r4, [pc, #176]	; (4031b0 <local_twi_handler+0x304>)
  403100:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  403102:	69fb      	ldr	r3, [r7, #28]
  403104:	f1b3 3fff 	cmp.w	r3, #4294967295
  403108:	d00f      	beq.n	40312a <local_twi_handler+0x27e>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  40310a:	4a2a      	ldr	r2, [pc, #168]	; (4031b4 <local_twi_handler+0x308>)
  40310c:	687b      	ldr	r3, [r7, #4]
  40310e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  403112:	2b00      	cmp	r3, #0
  403114:	d009      	beq.n	40312a <local_twi_handler+0x27e>
				xSemaphoreGiveFromISR(
  403116:	4a27      	ldr	r2, [pc, #156]	; (4031b4 <local_twi_handler+0x308>)
  403118:	687b      	ldr	r3, [r7, #4]
  40311a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  40311e:	f107 0208 	add.w	r2, r7, #8
  403122:	2300      	movs	r3, #0
  403124:	2100      	movs	r1, #0
  403126:	4c22      	ldr	r4, [pc, #136]	; (4031b0 <local_twi_handler+0x304>)
  403128:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  40312a:	697b      	ldr	r3, [r7, #20]
  40312c:	f403 7350 	and.w	r3, r3, #832	; 0x340
  403130:	2b00      	cmp	r3, #0
  403132:	d103      	bne.n	40313c <local_twi_handler+0x290>
  403134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  403138:	2b00      	cmp	r3, #0
  40313a:	d02e      	beq.n	40319a <local_twi_handler+0x2ee>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  40313c:	4a1e      	ldr	r2, [pc, #120]	; (4031b8 <local_twi_handler+0x30c>)
  40313e:	687b      	ldr	r3, [r7, #4]
  403140:	011b      	lsls	r3, r3, #4
  403142:	4413      	add	r3, r2
  403144:	3304      	adds	r3, #4
  403146:	681b      	ldr	r3, [r3, #0]
  403148:	f240 2102 	movw	r1, #514	; 0x202
  40314c:	4618      	mov	r0, r3
  40314e:	4b1b      	ldr	r3, [pc, #108]	; (4031bc <local_twi_handler+0x310>)
  403150:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  403152:	697b      	ldr	r3, [r7, #20]
  403154:	f403 7380 	and.w	r3, r3, #256	; 0x100
  403158:	2b00      	cmp	r3, #0
  40315a:	d102      	bne.n	403162 <local_twi_handler+0x2b6>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  40315c:	69bb      	ldr	r3, [r7, #24]
  40315e:	2202      	movs	r2, #2
  403160:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  403162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403166:	69b8      	ldr	r0, [r7, #24]
  403168:	4b15      	ldr	r3, [pc, #84]	; (4031c0 <local_twi_handler+0x314>)
  40316a:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  40316c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403170:	69b8      	ldr	r0, [r7, #24]
  403172:	4b13      	ldr	r3, [pc, #76]	; (4031c0 <local_twi_handler+0x314>)
  403174:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_sem != NULL) {
  403176:	4a0d      	ldr	r2, [pc, #52]	; (4031ac <local_twi_handler+0x300>)
  403178:	687b      	ldr	r3, [r7, #4]
  40317a:	00db      	lsls	r3, r3, #3
  40317c:	4413      	add	r3, r2
  40317e:	685b      	ldr	r3, [r3, #4]
  403180:	2b00      	cmp	r3, #0
  403182:	d00a      	beq.n	40319a <local_twi_handler+0x2ee>
			xSemaphoreGiveFromISR(
  403184:	4a09      	ldr	r2, [pc, #36]	; (4031ac <local_twi_handler+0x300>)
  403186:	687b      	ldr	r3, [r7, #4]
  403188:	00db      	lsls	r3, r3, #3
  40318a:	4413      	add	r3, r2
  40318c:	6858      	ldr	r0, [r3, #4]
  40318e:	f107 0208 	add.w	r2, r7, #8
  403192:	2300      	movs	r3, #0
  403194:	2100      	movs	r1, #0
  403196:	4c06      	ldr	r4, [pc, #24]	; (4031b0 <local_twi_handler+0x304>)
  403198:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  40319a:	68bb      	ldr	r3, [r7, #8]
  40319c:	2b00      	cmp	r3, #0
  40319e:	d001      	beq.n	4031a4 <local_twi_handler+0x2f8>
  4031a0:	4b08      	ldr	r3, [pc, #32]	; (4031c4 <local_twi_handler+0x318>)
  4031a2:	4798      	blx	r3
}
  4031a4:	bf00      	nop
  4031a6:	372c      	adds	r7, #44	; 0x2c
  4031a8:	46bd      	mov	sp, r7
  4031aa:	bd90      	pop	{r4, r7, pc}
  4031ac:	200004e0 	.word	0x200004e0
  4031b0:	00405ab1 	.word	0x00405ab1
  4031b4:	200004f0 	.word	0x200004f0
  4031b8:	0040ba14 	.word	0x0040ba14
  4031bc:	0040359d 	.word	0x0040359d
  4031c0:	00403995 	.word	0x00403995
  4031c4:	00405431 	.word	0x00405431

004031c8 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  4031c8:	b580      	push	{r7, lr}
  4031ca:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  4031cc:	2000      	movs	r0, #0
  4031ce:	4b02      	ldr	r3, [pc, #8]	; (4031d8 <TWI0_Handler+0x10>)
  4031d0:	4798      	blx	r3
}
  4031d2:	bf00      	nop
  4031d4:	bd80      	pop	{r7, pc}
  4031d6:	bf00      	nop
  4031d8:	00402ead 	.word	0x00402ead

004031dc <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  4031dc:	b580      	push	{r7, lr}
  4031de:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  4031e0:	2001      	movs	r0, #1
  4031e2:	4b02      	ldr	r3, [pc, #8]	; (4031ec <TWI1_Handler+0x10>)
  4031e4:	4798      	blx	r3
}
  4031e6:	bf00      	nop
  4031e8:	bd80      	pop	{r7, pc}
  4031ea:	bf00      	nop
  4031ec:	00402ead 	.word	0x00402ead

004031f0 <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t usart_index,
		enum buffer_operations operation_performed)
{
  4031f0:	b580      	push	{r7, lr}
  4031f2:	b084      	sub	sp, #16
  4031f4:	af00      	add	r7, sp, #0
  4031f6:	6078      	str	r0, [r7, #4]
  4031f8:	460b      	mov	r3, r1
  4031fa:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[usart_index]);
  4031fc:	687a      	ldr	r2, [r7, #4]
  4031fe:	4613      	mov	r3, r2
  403200:	00db      	lsls	r3, r3, #3
  403202:	1a9b      	subs	r3, r3, r2
  403204:	009b      	lsls	r3, r3, #2
  403206:	4a38      	ldr	r2, [pc, #224]	; (4032e8 <configure_rx_dma+0xf8>)
  403208:	4413      	add	r3, r2
  40320a:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  40320c:	68fb      	ldr	r3, [r7, #12]
  40320e:	699b      	ldr	r3, [r3, #24]
  403210:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  403212:	68fb      	ldr	r3, [r7, #12]
  403214:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[usart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403216:	429a      	cmp	r2, r3
  403218:	d10e      	bne.n	403238 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  40321a:	78fb      	ldrb	r3, [r7, #3]
  40321c:	2b00      	cmp	r3, #0
  40321e:	d103      	bne.n	403228 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  403220:	68fb      	ldr	r3, [r7, #12]
  403222:	2200      	movs	r2, #0
  403224:	60da      	str	r2, [r3, #12]
  403226:	e01e      	b.n	403266 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403228:	68fb      	ldr	r3, [r7, #12]
  40322a:	685a      	ldr	r2, [r3, #4]
  40322c:	68fb      	ldr	r3, [r7, #12]
  40322e:	689b      	ldr	r3, [r3, #8]
  403230:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  403232:	68fb      	ldr	r3, [r7, #12]
  403234:	60da      	str	r2, [r3, #12]
  403236:	e016      	b.n	403266 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403238:	68fb      	ldr	r3, [r7, #12]
  40323a:	699b      	ldr	r3, [r3, #24]
  40323c:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40323e:	68fb      	ldr	r3, [r7, #12]
  403240:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403242:	429a      	cmp	r2, r3
  403244:	d908      	bls.n	403258 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403246:	68fb      	ldr	r3, [r7, #12]
  403248:	699b      	ldr	r3, [r3, #24]
  40324a:	461a      	mov	r2, r3
  40324c:	68fb      	ldr	r3, [r7, #12]
  40324e:	689b      	ldr	r3, [r3, #8]
  403250:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  403252:	68fb      	ldr	r3, [r7, #12]
  403254:	60da      	str	r2, [r3, #12]
  403256:	e006      	b.n	403266 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403258:	68fb      	ldr	r3, [r7, #12]
  40325a:	685a      	ldr	r2, [r3, #4]
  40325c:	68fb      	ldr	r3, [r7, #12]
  40325e:	689b      	ldr	r3, [r3, #8]
  403260:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  403262:	68fb      	ldr	r3, [r7, #12]
  403264:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr +
  403266:	68fb      	ldr	r3, [r7, #12]
  403268:	689a      	ldr	r2, [r3, #8]
  40326a:	68fb      	ldr	r3, [r7, #12]
  40326c:	68db      	ldr	r3, [r3, #12]
  40326e:	441a      	add	r2, r3
  403270:	68fb      	ldr	r3, [r7, #12]
  403272:	685b      	ldr	r3, [r3, #4]
  403274:	429a      	cmp	r2, r3
  403276:	d903      	bls.n	403280 <configure_rx_dma+0x90>
  403278:	4b1c      	ldr	r3, [pc, #112]	; (4032ec <configure_rx_dma+0xfc>)
  40327a:	4798      	blx	r3
  40327c:	bf00      	nop
  40327e:	e7fd      	b.n	40327c <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  403280:	68fb      	ldr	r3, [r7, #12]
  403282:	68db      	ldr	r3, [r3, #12]
  403284:	2b00      	cmp	r3, #0
  403286:	d020      	beq.n	4032ca <configure_rx_dma+0xda>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  403288:	4a19      	ldr	r2, [pc, #100]	; (4032f0 <configure_rx_dma+0x100>)
  40328a:	687b      	ldr	r3, [r7, #4]
  40328c:	011b      	lsls	r3, r3, #4
  40328e:	4413      	add	r3, r2
  403290:	3304      	adds	r3, #4
  403292:	6818      	ldr	r0, [r3, #0]
  403294:	68fb      	ldr	r3, [r7, #12]
  403296:	3308      	adds	r3, #8
  403298:	2200      	movs	r2, #0
  40329a:	4619      	mov	r1, r3
  40329c:	4b15      	ldr	r3, [pc, #84]	; (4032f4 <configure_rx_dma+0x104>)
  40329e:	4798      	blx	r3
				all_usart_definitions[usart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  4032a0:	4a13      	ldr	r2, [pc, #76]	; (4032f0 <configure_rx_dma+0x100>)
  4032a2:	687b      	ldr	r3, [r7, #4]
  4032a4:	011b      	lsls	r3, r3, #4
  4032a6:	4413      	add	r3, r2
  4032a8:	3304      	adds	r3, #4
  4032aa:	681b      	ldr	r3, [r3, #0]
  4032ac:	2101      	movs	r1, #1
  4032ae:	4618      	mov	r0, r3
  4032b0:	4b11      	ldr	r3, [pc, #68]	; (4032f8 <configure_rx_dma+0x108>)
  4032b2:	4798      	blx	r3
				all_usart_definitions[usart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		usart_enable_interrupt(
				all_usart_definitions[usart_index].peripheral_base_address, US_IER_ENDRX |
  4032b4:	4a0e      	ldr	r2, [pc, #56]	; (4032f0 <configure_rx_dma+0x100>)
  4032b6:	687b      	ldr	r3, [r7, #4]
  4032b8:	011b      	lsls	r3, r3, #4
  4032ba:	4413      	add	r3, r2
  4032bc:	681b      	ldr	r3, [r3, #0]
				all_usart_definitions[usart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_usart_definitions[usart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		usart_enable_interrupt(
  4032be:	f44f 7184 	mov.w	r1, #264	; 0x108
  4032c2:	4618      	mov	r0, r3
  4032c4:	4b0d      	ldr	r3, [pc, #52]	; (4032fc <configure_rx_dma+0x10c>)
  4032c6:	4798      	blx	r3
		space. */
		usart_disable_interrupt(
				all_usart_definitions[usart_index].peripheral_base_address, US_IER_ENDRX |
				US_IER_TIMEOUT);
	}
}
  4032c8:	e009      	b.n	4032de <configure_rx_dma+0xee>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		usart_disable_interrupt(
				all_usart_definitions[usart_index].peripheral_base_address, US_IER_ENDRX |
  4032ca:	4a09      	ldr	r2, [pc, #36]	; (4032f0 <configure_rx_dma+0x100>)
  4032cc:	687b      	ldr	r3, [r7, #4]
  4032ce:	011b      	lsls	r3, r3, #4
  4032d0:	4413      	add	r3, r2
  4032d2:	681b      	ldr	r3, [r3, #0]
				US_IER_TIMEOUT);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		usart_disable_interrupt(
  4032d4:	f44f 7184 	mov.w	r1, #264	; 0x108
  4032d8:	4618      	mov	r0, r3
  4032da:	4b09      	ldr	r3, [pc, #36]	; (403300 <configure_rx_dma+0x110>)
  4032dc:	4798      	blx	r3
				all_usart_definitions[usart_index].peripheral_base_address, US_IER_ENDRX |
				US_IER_TIMEOUT);
	}
}
  4032de:	bf00      	nop
  4032e0:	3710      	adds	r7, #16
  4032e2:	46bd      	mov	sp, r7
  4032e4:	bd80      	pop	{r7, pc}
  4032e6:	bf00      	nop
  4032e8:	20000510 	.word	0x20000510
  4032ec:	00405491 	.word	0x00405491
  4032f0:	0040ba34 	.word	0x0040ba34
  4032f4:	00403539 	.word	0x00403539
  4032f8:	0040357d 	.word	0x0040357d
  4032fc:	00403c3d 	.word	0x00403c3d
  403300:	00403c59 	.word	0x00403c59

00403304 <local_usart_handler>:
/*
 * For internal use only.
 * A common USART interrupt handler that is called for all USART peripherals.
 */
static void local_usart_handler(const portBASE_TYPE usart_index)
{
  403304:	b590      	push	{r4, r7, lr}
  403306:	b087      	sub	sp, #28
  403308:	af00      	add	r7, sp, #0
  40330a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  40330c:	2300      	movs	r3, #0
  40330e:	60fb      	str	r3, [r7, #12]
	uint32_t usart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	usart_status = usart_get_status(
			all_usart_definitions[usart_index].peripheral_base_address);
  403310:	4a62      	ldr	r2, [pc, #392]	; (40349c <local_usart_handler+0x198>)
  403312:	687b      	ldr	r3, [r7, #4]
  403314:	011b      	lsls	r3, r3, #4
  403316:	4413      	add	r3, r2
  403318:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t usart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	usart_status = usart_get_status(
  40331a:	4618      	mov	r0, r3
  40331c:	4b60      	ldr	r3, [pc, #384]	; (4034a0 <local_usart_handler+0x19c>)
  40331e:	4798      	blx	r3
  403320:	6178      	str	r0, [r7, #20]
			all_usart_definitions[usart_index].peripheral_base_address);
	usart_status &= usart_get_interrupt_mask(
			all_usart_definitions[usart_index].peripheral_base_address);
  403322:	4a5e      	ldr	r2, [pc, #376]	; (40349c <local_usart_handler+0x198>)
  403324:	687b      	ldr	r3, [r7, #4]
  403326:	011b      	lsls	r3, r3, #4
  403328:	4413      	add	r3, r2
  40332a:	681b      	ldr	r3, [r3, #0]
	uint32_t usart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	usart_status = usart_get_status(
			all_usart_definitions[usart_index].peripheral_base_address);
	usart_status &= usart_get_interrupt_mask(
  40332c:	4618      	mov	r0, r3
  40332e:	4b5d      	ldr	r3, [pc, #372]	; (4034a4 <local_usart_handler+0x1a0>)
  403330:	4798      	blx	r3
  403332:	4602      	mov	r2, r0
  403334:	697b      	ldr	r3, [r7, #20]
  403336:	4013      	ands	r3, r2
  403338:	617b      	str	r3, [r7, #20]
			all_usart_definitions[usart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[usart_index]);
  40333a:	687a      	ldr	r2, [r7, #4]
  40333c:	4613      	mov	r3, r2
  40333e:	00db      	lsls	r3, r3, #3
  403340:	1a9b      	subs	r3, r3, r2
  403342:	009b      	lsls	r3, r3, #2
  403344:	4a58      	ldr	r2, [pc, #352]	; (4034a8 <local_usart_handler+0x1a4>)
  403346:	4413      	add	r3, r2
  403348:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((usart_status & US_CSR_ENDTX) != 0UL) {
  40334a:	697b      	ldr	r3, [r7, #20]
  40334c:	f003 0310 	and.w	r3, r3, #16
  403350:	2b00      	cmp	r3, #0
  403352:	d02a      	beq.n	4033aa <local_usart_handler+0xa6>
		usart_disable_interrupt(
				all_usart_definitions[usart_index].peripheral_base_address,
  403354:	4a51      	ldr	r2, [pc, #324]	; (40349c <local_usart_handler+0x198>)
  403356:	687b      	ldr	r3, [r7, #4]
  403358:	011b      	lsls	r3, r3, #4
  40335a:	4413      	add	r3, r2
  40335c:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[usart_index]);

	/* Has the PDC completed a transmission? */
	if ((usart_status & US_CSR_ENDTX) != 0UL) {
		usart_disable_interrupt(
  40335e:	2110      	movs	r1, #16
  403360:	4618      	mov	r0, r3
  403362:	4b52      	ldr	r3, [pc, #328]	; (4034ac <local_usart_handler+0x1a8>)
  403364:	4798      	blx	r3
				all_usart_definitions[usart_index].peripheral_base_address,
				US_IER_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[usart_index].peripheral_access_sem != NULL) {
  403366:	4a52      	ldr	r2, [pc, #328]	; (4034b0 <local_usart_handler+0x1ac>)
  403368:	687b      	ldr	r3, [r7, #4]
  40336a:	00db      	lsls	r3, r3, #3
  40336c:	4413      	add	r3, r2
  40336e:	685b      	ldr	r3, [r3, #4]
  403370:	2b00      	cmp	r3, #0
  403372:	d00a      	beq.n	40338a <local_usart_handler+0x86>
			xSemaphoreGiveFromISR(
  403374:	4a4e      	ldr	r2, [pc, #312]	; (4034b0 <local_usart_handler+0x1ac>)
  403376:	687b      	ldr	r3, [r7, #4]
  403378:	00db      	lsls	r3, r3, #3
  40337a:	4413      	add	r3, r2
  40337c:	6858      	ldr	r0, [r3, #4]
  40337e:	f107 020c 	add.w	r2, r7, #12
  403382:	2300      	movs	r3, #0
  403384:	2100      	movs	r1, #0
  403386:	4c4b      	ldr	r4, [pc, #300]	; (4034b4 <local_usart_handler+0x1b0>)
  403388:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[usart_index].transaction_complete_notification_semaphore != NULL) {
  40338a:	4a49      	ldr	r2, [pc, #292]	; (4034b0 <local_usart_handler+0x1ac>)
  40338c:	687b      	ldr	r3, [r7, #4]
  40338e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  403392:	2b00      	cmp	r3, #0
  403394:	d009      	beq.n	4033aa <local_usart_handler+0xa6>
			xSemaphoreGiveFromISR(
  403396:	4a46      	ldr	r2, [pc, #280]	; (4034b0 <local_usart_handler+0x1ac>)
  403398:	687b      	ldr	r3, [r7, #4]
  40339a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
  40339e:	f107 020c 	add.w	r2, r7, #12
  4033a2:	2300      	movs	r3, #0
  4033a4:	2100      	movs	r1, #0
  4033a6:	4c43      	ldr	r4, [pc, #268]	; (4034b4 <local_usart_handler+0x1b0>)
  4033a8:	47a0      	blx	r4
					tx_dma_control[usart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((usart_status & US_CSR_ENDRX) != 0UL) {
  4033aa:	697b      	ldr	r3, [r7, #20]
  4033ac:	f003 0308 	and.w	r3, r3, #8
  4033b0:	2b00      	cmp	r3, #0
  4033b2:	d031      	beq.n	403418 <local_usart_handler+0x114>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  4033b4:	693b      	ldr	r3, [r7, #16]
  4033b6:	699b      	ldr	r3, [r3, #24]
  4033b8:	2b00      	cmp	r3, #0
  4033ba:	d103      	bne.n	4033c4 <local_usart_handler+0xc0>
  4033bc:	4b3e      	ldr	r3, [pc, #248]	; (4034b8 <local_usart_handler+0x1b4>)
  4033be:	4798      	blx	r3
  4033c0:	bf00      	nop
  4033c2:	e7fd      	b.n	4033c0 <local_usart_handler+0xbc>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  4033c4:	693b      	ldr	r3, [r7, #16]
  4033c6:	699b      	ldr	r3, [r3, #24]
  4033c8:	2b01      	cmp	r3, #1
  4033ca:	d103      	bne.n	4033d4 <local_usart_handler+0xd0>
  4033cc:	4b3a      	ldr	r3, [pc, #232]	; (4034b8 <local_usart_handler+0x1b4>)
  4033ce:	4798      	blx	r3
  4033d0:	bf00      	nop
  4033d2:	e7fd      	b.n	4033d0 <local_usart_handler+0xcc>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  4033d4:	693b      	ldr	r3, [r7, #16]
  4033d6:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  4033d8:	693b      	ldr	r3, [r7, #16]
  4033da:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  4033dc:	441a      	add	r2, r3
  4033de:	693b      	ldr	r3, [r7, #16]
  4033e0:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  4033e2:	693b      	ldr	r3, [r7, #16]
  4033e4:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  4033e6:	693b      	ldr	r3, [r7, #16]
  4033e8:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  4033ea:	429a      	cmp	r2, r3
  4033ec:	d303      	bcc.n	4033f6 <local_usart_handler+0xf2>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  4033ee:	693b      	ldr	r3, [r7, #16]
  4033f0:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  4033f2:	693b      	ldr	r3, [r7, #16]
  4033f4:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(usart_index, data_added);
  4033f6:	687b      	ldr	r3, [r7, #4]
  4033f8:	2100      	movs	r1, #0
  4033fa:	4618      	mov	r0, r3
  4033fc:	4b2f      	ldr	r3, [pc, #188]	; (4034bc <local_usart_handler+0x1b8>)
  4033fe:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  403400:	693b      	ldr	r3, [r7, #16]
  403402:	691b      	ldr	r3, [r3, #16]
  403404:	2b00      	cmp	r3, #0
  403406:	d007      	beq.n	403418 <local_usart_handler+0x114>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403408:	693b      	ldr	r3, [r7, #16]
  40340a:	6918      	ldr	r0, [r3, #16]
  40340c:	f107 020c 	add.w	r2, r7, #12
  403410:	2300      	movs	r3, #0
  403412:	2100      	movs	r1, #0
  403414:	4c27      	ldr	r4, [pc, #156]	; (4034b4 <local_usart_handler+0x1b0>)
  403416:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((usart_status & US_IER_TIMEOUT) != 0UL) {
  403418:	697b      	ldr	r3, [r7, #20]
  40341a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40341e:	2b00      	cmp	r3, #0
  403420:	d013      	beq.n	40344a <local_usart_handler+0x146>
		/* More characters have been placed into the Rx buffer.

		Restart the timeout after more data has been received. */
		usart_start_rx_timeout(all_usart_definitions[usart_index].peripheral_base_address);
  403422:	4a1e      	ldr	r2, [pc, #120]	; (40349c <local_usart_handler+0x198>)
  403424:	687b      	ldr	r3, [r7, #4]
  403426:	011b      	lsls	r3, r3, #4
  403428:	4413      	add	r3, r2
  40342a:	681b      	ldr	r3, [r3, #0]
  40342c:	4618      	mov	r0, r3
  40342e:	4b24      	ldr	r3, [pc, #144]	; (4034c0 <local_usart_handler+0x1bc>)
  403430:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  403432:	693b      	ldr	r3, [r7, #16]
  403434:	691b      	ldr	r3, [r3, #16]
  403436:	2b00      	cmp	r3, #0
  403438:	d007      	beq.n	40344a <local_usart_handler+0x146>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  40343a:	693b      	ldr	r3, [r7, #16]
  40343c:	6918      	ldr	r0, [r3, #16]
  40343e:	f107 020c 	add.w	r2, r7, #12
  403442:	2300      	movs	r3, #0
  403444:	2100      	movs	r1, #0
  403446:	4c1b      	ldr	r4, [pc, #108]	; (4034b4 <local_usart_handler+0x1b0>)
  403448:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((usart_status & SR_ERROR_INTERRUPTS) != 0) {
  40344a:	697b      	ldr	r3, [r7, #20]
  40344c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  403450:	2b00      	cmp	r3, #0
  403452:	d019      	beq.n	403488 <local_usart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		usart_reset_status(
				all_usart_definitions[usart_index].peripheral_base_address);
  403454:	4a11      	ldr	r2, [pc, #68]	; (40349c <local_usart_handler+0x198>)
  403456:	687b      	ldr	r3, [r7, #4]
  403458:	011b      	lsls	r3, r3, #4
  40345a:	4413      	add	r3, r2
  40345c:	681b      	ldr	r3, [r3, #0]
	}

	if ((usart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		usart_reset_status(
  40345e:	4618      	mov	r0, r3
  403460:	4b18      	ldr	r3, [pc, #96]	; (4034c4 <local_usart_handler+0x1c0>)
  403462:	4798      	blx	r3
				all_usart_definitions[usart_index].peripheral_base_address);
		if (tx_dma_control[usart_index].peripheral_access_sem != NULL) {
  403464:	4a12      	ldr	r2, [pc, #72]	; (4034b0 <local_usart_handler+0x1ac>)
  403466:	687b      	ldr	r3, [r7, #4]
  403468:	00db      	lsls	r3, r3, #3
  40346a:	4413      	add	r3, r2
  40346c:	685b      	ldr	r3, [r3, #4]
  40346e:	2b00      	cmp	r3, #0
  403470:	d00a      	beq.n	403488 <local_usart_handler+0x184>
			xSemaphoreGiveFromISR(
  403472:	4a0f      	ldr	r2, [pc, #60]	; (4034b0 <local_usart_handler+0x1ac>)
  403474:	687b      	ldr	r3, [r7, #4]
  403476:	00db      	lsls	r3, r3, #3
  403478:	4413      	add	r3, r2
  40347a:	6858      	ldr	r0, [r3, #4]
  40347c:	f107 020c 	add.w	r2, r7, #12
  403480:	2300      	movs	r3, #0
  403482:	2100      	movs	r1, #0
  403484:	4c0b      	ldr	r4, [pc, #44]	; (4034b4 <local_usart_handler+0x1b0>)
  403486:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  403488:	68fb      	ldr	r3, [r7, #12]
  40348a:	2b00      	cmp	r3, #0
  40348c:	d001      	beq.n	403492 <local_usart_handler+0x18e>
  40348e:	4b0e      	ldr	r3, [pc, #56]	; (4034c8 <local_usart_handler+0x1c4>)
  403490:	4798      	blx	r3
}
  403492:	bf00      	nop
  403494:	371c      	adds	r7, #28
  403496:	46bd      	mov	sp, r7
  403498:	bd90      	pop	{r4, r7, pc}
  40349a:	bf00      	nop
  40349c:	0040ba34 	.word	0x0040ba34
  4034a0:	00403c8d 	.word	0x00403c8d
  4034a4:	00403c75 	.word	0x00403c75
  4034a8:	20000510 	.word	0x20000510
  4034ac:	00403c59 	.word	0x00403c59
  4034b0:	20000548 	.word	0x20000548
  4034b4:	00405ab1 	.word	0x00405ab1
  4034b8:	00405491 	.word	0x00405491
  4034bc:	004031f1 	.word	0x004031f1
  4034c0:	00403cc1 	.word	0x00403cc1
  4034c4:	00403ca5 	.word	0x00403ca5
  4034c8:	00405431 	.word	0x00405431

004034cc <USART0_Handler>:
#endif /* USART */

#ifdef USART0

void USART0_Handler(void)
{
  4034cc:	b580      	push	{r7, lr}
  4034ce:	af00      	add	r7, sp, #0
	local_usart_handler(0);
  4034d0:	2000      	movs	r0, #0
  4034d2:	4b02      	ldr	r3, [pc, #8]	; (4034dc <USART0_Handler+0x10>)
  4034d4:	4798      	blx	r3
}
  4034d6:	bf00      	nop
  4034d8:	bd80      	pop	{r7, pc}
  4034da:	bf00      	nop
  4034dc:	00403305 	.word	0x00403305

004034e0 <USART1_Handler>:
#endif /* USART0 */

#ifdef USART1

void USART1_Handler(void)
{
  4034e0:	b580      	push	{r7, lr}
  4034e2:	af00      	add	r7, sp, #0
	local_usart_handler(1);
  4034e4:	2001      	movs	r0, #1
  4034e6:	4b02      	ldr	r3, [pc, #8]	; (4034f0 <USART1_Handler+0x10>)
  4034e8:	4798      	blx	r3
}
  4034ea:	bf00      	nop
  4034ec:	bd80      	pop	{r7, pc}
  4034ee:	bf00      	nop
  4034f0:	00403305 	.word	0x00403305

004034f4 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4034f4:	b480      	push	{r7}
  4034f6:	b085      	sub	sp, #20
  4034f8:	af00      	add	r7, sp, #0
  4034fa:	60f8      	str	r0, [r7, #12]
  4034fc:	60b9      	str	r1, [r7, #8]
  4034fe:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  403500:	68bb      	ldr	r3, [r7, #8]
  403502:	2b00      	cmp	r3, #0
  403504:	d007      	beq.n	403516 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  403506:	68bb      	ldr	r3, [r7, #8]
  403508:	681a      	ldr	r2, [r3, #0]
  40350a:	68fb      	ldr	r3, [r7, #12]
  40350c:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  40350e:	68bb      	ldr	r3, [r7, #8]
  403510:	685a      	ldr	r2, [r3, #4]
  403512:	68fb      	ldr	r3, [r7, #12]
  403514:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  403516:	687b      	ldr	r3, [r7, #4]
  403518:	2b00      	cmp	r3, #0
  40351a:	d007      	beq.n	40352c <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  40351c:	687b      	ldr	r3, [r7, #4]
  40351e:	681a      	ldr	r2, [r3, #0]
  403520:	68fb      	ldr	r3, [r7, #12]
  403522:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  403524:	687b      	ldr	r3, [r7, #4]
  403526:	685a      	ldr	r2, [r3, #4]
  403528:	68fb      	ldr	r3, [r7, #12]
  40352a:	61da      	str	r2, [r3, #28]
	}
}
  40352c:	bf00      	nop
  40352e:	3714      	adds	r7, #20
  403530:	46bd      	mov	sp, r7
  403532:	bc80      	pop	{r7}
  403534:	4770      	bx	lr
  403536:	bf00      	nop

00403538 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  403538:	b480      	push	{r7}
  40353a:	b085      	sub	sp, #20
  40353c:	af00      	add	r7, sp, #0
  40353e:	60f8      	str	r0, [r7, #12]
  403540:	60b9      	str	r1, [r7, #8]
  403542:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  403544:	68bb      	ldr	r3, [r7, #8]
  403546:	2b00      	cmp	r3, #0
  403548:	d007      	beq.n	40355a <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  40354a:	68bb      	ldr	r3, [r7, #8]
  40354c:	681a      	ldr	r2, [r3, #0]
  40354e:	68fb      	ldr	r3, [r7, #12]
  403550:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  403552:	68bb      	ldr	r3, [r7, #8]
  403554:	685a      	ldr	r2, [r3, #4]
  403556:	68fb      	ldr	r3, [r7, #12]
  403558:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  40355a:	687b      	ldr	r3, [r7, #4]
  40355c:	2b00      	cmp	r3, #0
  40355e:	d007      	beq.n	403570 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  403560:	687b      	ldr	r3, [r7, #4]
  403562:	681a      	ldr	r2, [r3, #0]
  403564:	68fb      	ldr	r3, [r7, #12]
  403566:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  403568:	687b      	ldr	r3, [r7, #4]
  40356a:	685a      	ldr	r2, [r3, #4]
  40356c:	68fb      	ldr	r3, [r7, #12]
  40356e:	615a      	str	r2, [r3, #20]
	}
}
  403570:	bf00      	nop
  403572:	3714      	adds	r7, #20
  403574:	46bd      	mov	sp, r7
  403576:	bc80      	pop	{r7}
  403578:	4770      	bx	lr
  40357a:	bf00      	nop

0040357c <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  40357c:	b480      	push	{r7}
  40357e:	b083      	sub	sp, #12
  403580:	af00      	add	r7, sp, #0
  403582:	6078      	str	r0, [r7, #4]
  403584:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  403586:	683a      	ldr	r2, [r7, #0]
  403588:	f240 1301 	movw	r3, #257	; 0x101
  40358c:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40358e:	687a      	ldr	r2, [r7, #4]
  403590:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  403592:	bf00      	nop
  403594:	370c      	adds	r7, #12
  403596:	46bd      	mov	sp, r7
  403598:	bc80      	pop	{r7}
  40359a:	4770      	bx	lr

0040359c <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  40359c:	b480      	push	{r7}
  40359e:	b083      	sub	sp, #12
  4035a0:	af00      	add	r7, sp, #0
  4035a2:	6078      	str	r0, [r7, #4]
  4035a4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4035a6:	683a      	ldr	r2, [r7, #0]
  4035a8:	f240 2302 	movw	r3, #514	; 0x202
  4035ac:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4035ae:	687a      	ldr	r2, [r7, #4]
  4035b0:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  4035b2:	bf00      	nop
  4035b4:	370c      	adds	r7, #12
  4035b6:	46bd      	mov	sp, r7
  4035b8:	bc80      	pop	{r7}
  4035ba:	4770      	bx	lr

004035bc <pdc_read_rx_counter>:
 *
 * \return Receive Counter Register value.
 */
uint32_t pdc_read_rx_counter(
		Pdc *p_pdc)
{
  4035bc:	b480      	push	{r7}
  4035be:	b083      	sub	sp, #12
  4035c0:	af00      	add	r7, sp, #0
  4035c2:	6078      	str	r0, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	return p_pdc->PERIPH_RCR;
  4035c4:	687b      	ldr	r3, [r7, #4]
  4035c6:	685b      	ldr	r3, [r3, #4]
}
  4035c8:	4618      	mov	r0, r3
  4035ca:	370c      	adds	r7, #12
  4035cc:	46bd      	mov	sp, r7
  4035ce:	bc80      	pop	{r7}
  4035d0:	4770      	bx	lr
  4035d2:	bf00      	nop

004035d4 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4035d4:	b480      	push	{r7}
  4035d6:	b083      	sub	sp, #12
  4035d8:	af00      	add	r7, sp, #0
  4035da:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4035dc:	687b      	ldr	r3, [r7, #4]
  4035de:	2208      	movs	r2, #8
  4035e0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4035e2:	687b      	ldr	r3, [r7, #4]
  4035e4:	2220      	movs	r2, #32
  4035e6:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4035e8:	687b      	ldr	r3, [r7, #4]
  4035ea:	2204      	movs	r2, #4
  4035ec:	601a      	str	r2, [r3, #0]
}
  4035ee:	bf00      	nop
  4035f0:	370c      	adds	r7, #12
  4035f2:	46bd      	mov	sp, r7
  4035f4:	bc80      	pop	{r7}
  4035f6:	4770      	bx	lr

004035f8 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  4035f8:	b580      	push	{r7, lr}
  4035fa:	b084      	sub	sp, #16
  4035fc:	af00      	add	r7, sp, #0
  4035fe:	6078      	str	r0, [r7, #4]
  403600:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  403602:	2300      	movs	r3, #0
  403604:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  403606:	687b      	ldr	r3, [r7, #4]
  403608:	f04f 32ff 	mov.w	r2, #4294967295
  40360c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40360e:	687b      	ldr	r3, [r7, #4]
  403610:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  403612:	6878      	ldr	r0, [r7, #4]
  403614:	4b0e      	ldr	r3, [pc, #56]	; (403650 <twi_master_init+0x58>)
  403616:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  403618:	6878      	ldr	r0, [r7, #4]
  40361a:	4b0e      	ldr	r3, [pc, #56]	; (403654 <twi_master_init+0x5c>)
  40361c:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40361e:	683b      	ldr	r3, [r7, #0]
  403620:	6859      	ldr	r1, [r3, #4]
  403622:	683b      	ldr	r3, [r7, #0]
  403624:	681b      	ldr	r3, [r3, #0]
  403626:	461a      	mov	r2, r3
  403628:	6878      	ldr	r0, [r7, #4]
  40362a:	4b0b      	ldr	r3, [pc, #44]	; (403658 <twi_master_init+0x60>)
  40362c:	4798      	blx	r3
  40362e:	4603      	mov	r3, r0
  403630:	2b01      	cmp	r3, #1
  403632:	d101      	bne.n	403638 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  403634:	2301      	movs	r3, #1
  403636:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  403638:	683b      	ldr	r3, [r7, #0]
  40363a:	7a5b      	ldrb	r3, [r3, #9]
  40363c:	2b01      	cmp	r3, #1
  40363e:	d102      	bne.n	403646 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  403640:	687b      	ldr	r3, [r7, #4]
  403642:	2240      	movs	r2, #64	; 0x40
  403644:	601a      	str	r2, [r3, #0]
	}

	return status;
  403646:	68fb      	ldr	r3, [r7, #12]
}
  403648:	4618      	mov	r0, r3
  40364a:	3710      	adds	r7, #16
  40364c:	46bd      	mov	sp, r7
  40364e:	bd80      	pop	{r7, pc}
  403650:	004039e5 	.word	0x004039e5
  403654:	004035d5 	.word	0x004035d5
  403658:	0040365d 	.word	0x0040365d

0040365c <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40365c:	b480      	push	{r7}
  40365e:	b089      	sub	sp, #36	; 0x24
  403660:	af00      	add	r7, sp, #0
  403662:	60f8      	str	r0, [r7, #12]
  403664:	60b9      	str	r1, [r7, #8]
  403666:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  403668:	2300      	movs	r3, #0
  40366a:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40366c:	68bb      	ldr	r3, [r7, #8]
  40366e:	4a34      	ldr	r2, [pc, #208]	; (403740 <twi_set_speed+0xe4>)
  403670:	4293      	cmp	r3, r2
  403672:	d901      	bls.n	403678 <twi_set_speed+0x1c>
		return FAIL;
  403674:	2301      	movs	r3, #1
  403676:	e05d      	b.n	403734 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  403678:	68bb      	ldr	r3, [r7, #8]
  40367a:	4a32      	ldr	r2, [pc, #200]	; (403744 <twi_set_speed+0xe8>)
  40367c:	4293      	cmp	r3, r2
  40367e:	d937      	bls.n	4036f0 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  403680:	687b      	ldr	r3, [r7, #4]
  403682:	4a31      	ldr	r2, [pc, #196]	; (403748 <twi_set_speed+0xec>)
  403684:	fba2 2303 	umull	r2, r3, r2, r3
  403688:	0b9b      	lsrs	r3, r3, #14
  40368a:	3b04      	subs	r3, #4
  40368c:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40368e:	68ba      	ldr	r2, [r7, #8]
  403690:	4b2e      	ldr	r3, [pc, #184]	; (40374c <twi_set_speed+0xf0>)
  403692:	4413      	add	r3, r2
  403694:	009b      	lsls	r3, r3, #2
  403696:	687a      	ldr	r2, [r7, #4]
  403698:	fbb2 f3f3 	udiv	r3, r2, r3
  40369c:	3b04      	subs	r3, #4
  40369e:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4036a0:	e005      	b.n	4036ae <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  4036a2:	69fb      	ldr	r3, [r7, #28]
  4036a4:	3301      	adds	r3, #1
  4036a6:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4036a8:	697b      	ldr	r3, [r7, #20]
  4036aa:	085b      	lsrs	r3, r3, #1
  4036ac:	617b      	str	r3, [r7, #20]
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4036ae:	697b      	ldr	r3, [r7, #20]
  4036b0:	2bff      	cmp	r3, #255	; 0xff
  4036b2:	d909      	bls.n	4036c8 <twi_set_speed+0x6c>
  4036b4:	69fb      	ldr	r3, [r7, #28]
  4036b6:	2b06      	cmp	r3, #6
  4036b8:	d9f3      	bls.n	4036a2 <twi_set_speed+0x46>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4036ba:	e005      	b.n	4036c8 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  4036bc:	69fb      	ldr	r3, [r7, #28]
  4036be:	3301      	adds	r3, #1
  4036c0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4036c2:	693b      	ldr	r3, [r7, #16]
  4036c4:	085b      	lsrs	r3, r3, #1
  4036c6:	613b      	str	r3, [r7, #16]
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4036c8:	693b      	ldr	r3, [r7, #16]
  4036ca:	2bff      	cmp	r3, #255	; 0xff
  4036cc:	d902      	bls.n	4036d4 <twi_set_speed+0x78>
  4036ce:	69fb      	ldr	r3, [r7, #28]
  4036d0:	2b06      	cmp	r3, #6
  4036d2:	d9f3      	bls.n	4036bc <twi_set_speed+0x60>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4036d4:	697b      	ldr	r3, [r7, #20]
  4036d6:	b2da      	uxtb	r2, r3
  4036d8:	693b      	ldr	r3, [r7, #16]
  4036da:	021b      	lsls	r3, r3, #8
  4036dc:	b29b      	uxth	r3, r3
  4036de:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  4036e0:	69fb      	ldr	r3, [r7, #28]
  4036e2:	041b      	lsls	r3, r3, #16
  4036e4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4036e8:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  4036ea:	68fb      	ldr	r3, [r7, #12]
  4036ec:	611a      	str	r2, [r3, #16]
  4036ee:	e020      	b.n	403732 <twi_set_speed+0xd6>
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4036f0:	68bb      	ldr	r3, [r7, #8]
  4036f2:	005b      	lsls	r3, r3, #1
  4036f4:	687a      	ldr	r2, [r7, #4]
  4036f6:	fbb2 f3f3 	udiv	r3, r2, r3
  4036fa:	3b04      	subs	r3, #4
  4036fc:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4036fe:	e005      	b.n	40370c <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  403700:	69fb      	ldr	r3, [r7, #28]
  403702:	3301      	adds	r3, #1
  403704:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  403706:	69bb      	ldr	r3, [r7, #24]
  403708:	085b      	lsrs	r3, r3, #1
  40370a:	61bb      	str	r3, [r7, #24]
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40370c:	69bb      	ldr	r3, [r7, #24]
  40370e:	2bff      	cmp	r3, #255	; 0xff
  403710:	d902      	bls.n	403718 <twi_set_speed+0xbc>
  403712:	69fb      	ldr	r3, [r7, #28]
  403714:	2b06      	cmp	r3, #6
  403716:	d9f3      	bls.n	403700 <twi_set_speed+0xa4>
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  403718:	69bb      	ldr	r3, [r7, #24]
  40371a:	b2da      	uxtb	r2, r3
  40371c:	69bb      	ldr	r3, [r7, #24]
  40371e:	021b      	lsls	r3, r3, #8
  403720:	b29b      	uxth	r3, r3
  403722:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  403724:	69fb      	ldr	r3, [r7, #28]
  403726:	041b      	lsls	r3, r3, #16
  403728:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40372c:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  40372e:	68fb      	ldr	r3, [r7, #12]
  403730:	611a      	str	r2, [r3, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  403732:	2300      	movs	r3, #0
}
  403734:	4618      	mov	r0, r3
  403736:	3724      	adds	r7, #36	; 0x24
  403738:	46bd      	mov	sp, r7
  40373a:	bc80      	pop	{r7}
  40373c:	4770      	bx	lr
  40373e:	bf00      	nop
  403740:	00061a80 	.word	0x00061a80
  403744:	0005dc00 	.word	0x0005dc00
  403748:	057619f1 	.word	0x057619f1
  40374c:	3ffd1200 	.word	0x3ffd1200

00403750 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  403750:	b480      	push	{r7}
  403752:	b085      	sub	sp, #20
  403754:	af00      	add	r7, sp, #0
  403756:	6078      	str	r0, [r7, #4]
  403758:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40375a:	683b      	ldr	r3, [r7, #0]
  40375c:	2b00      	cmp	r3, #0
  40375e:	d101      	bne.n	403764 <twi_mk_addr+0x14>
		return 0;
  403760:	2300      	movs	r3, #0
  403762:	e01d      	b.n	4037a0 <twi_mk_addr+0x50>

	val = addr[0];
  403764:	687b      	ldr	r3, [r7, #4]
  403766:	781b      	ldrb	r3, [r3, #0]
  403768:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40376a:	683b      	ldr	r3, [r7, #0]
  40376c:	2b01      	cmp	r3, #1
  40376e:	dd09      	ble.n	403784 <twi_mk_addr+0x34>
		val <<= 8;
  403770:	68fb      	ldr	r3, [r7, #12]
  403772:	021b      	lsls	r3, r3, #8
  403774:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  403776:	687b      	ldr	r3, [r7, #4]
  403778:	3301      	adds	r3, #1
  40377a:	781b      	ldrb	r3, [r3, #0]
  40377c:	461a      	mov	r2, r3
  40377e:	68fb      	ldr	r3, [r7, #12]
  403780:	4313      	orrs	r3, r2
  403782:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  403784:	683b      	ldr	r3, [r7, #0]
  403786:	2b02      	cmp	r3, #2
  403788:	dd09      	ble.n	40379e <twi_mk_addr+0x4e>
		val <<= 8;
  40378a:	68fb      	ldr	r3, [r7, #12]
  40378c:	021b      	lsls	r3, r3, #8
  40378e:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  403790:	687b      	ldr	r3, [r7, #4]
  403792:	3302      	adds	r3, #2
  403794:	781b      	ldrb	r3, [r3, #0]
  403796:	461a      	mov	r2, r3
  403798:	68fb      	ldr	r3, [r7, #12]
  40379a:	4313      	orrs	r3, r2
  40379c:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40379e:	68fb      	ldr	r3, [r7, #12]
}
  4037a0:	4618      	mov	r0, r3
  4037a2:	3714      	adds	r7, #20
  4037a4:	46bd      	mov	sp, r7
  4037a6:	bc80      	pop	{r7}
  4037a8:	4770      	bx	lr
  4037aa:	bf00      	nop

004037ac <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4037ac:	b580      	push	{r7, lr}
  4037ae:	b088      	sub	sp, #32
  4037b0:	af00      	add	r7, sp, #0
  4037b2:	6078      	str	r0, [r7, #4]
  4037b4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4037b6:	683b      	ldr	r3, [r7, #0]
  4037b8:	68db      	ldr	r3, [r3, #12]
  4037ba:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  4037bc:	683b      	ldr	r3, [r7, #0]
  4037be:	689b      	ldr	r3, [r3, #8]
  4037c0:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  4037c2:	2300      	movs	r3, #0
  4037c4:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  4037c6:	f247 5330 	movw	r3, #30000	; 0x7530
  4037ca:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  4037cc:	69fb      	ldr	r3, [r7, #28]
  4037ce:	2b00      	cmp	r3, #0
  4037d0:	d101      	bne.n	4037d6 <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  4037d2:	2301      	movs	r3, #1
  4037d4:	e069      	b.n	4038aa <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4037d6:	687b      	ldr	r3, [r7, #4]
  4037d8:	2200      	movs	r2, #0
  4037da:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4037dc:	683b      	ldr	r3, [r7, #0]
  4037de:	7c1b      	ldrb	r3, [r3, #16]
  4037e0:	041b      	lsls	r3, r3, #16
  4037e2:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4037e6:	683b      	ldr	r3, [r7, #0]
  4037e8:	685b      	ldr	r3, [r3, #4]
  4037ea:	021b      	lsls	r3, r3, #8
  4037ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4037f0:	4313      	orrs	r3, r2
  4037f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4037f6:	687b      	ldr	r3, [r7, #4]
  4037f8:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4037fa:	687b      	ldr	r3, [r7, #4]
  4037fc:	2200      	movs	r2, #0
  4037fe:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  403800:	683a      	ldr	r2, [r7, #0]
  403802:	683b      	ldr	r3, [r7, #0]
  403804:	685b      	ldr	r3, [r3, #4]
  403806:	4619      	mov	r1, r3
  403808:	4610      	mov	r0, r2
  40380a:	4b2a      	ldr	r3, [pc, #168]	; (4038b4 <twi_master_read+0x108>)
  40380c:	4798      	blx	r3
  40380e:	4602      	mov	r2, r0
  403810:	687b      	ldr	r3, [r7, #4]
  403812:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  403814:	69fb      	ldr	r3, [r7, #28]
  403816:	2b01      	cmp	r3, #1
  403818:	d105      	bne.n	403826 <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40381a:	687b      	ldr	r3, [r7, #4]
  40381c:	2203      	movs	r2, #3
  40381e:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  403820:	2301      	movs	r3, #1
  403822:	75fb      	strb	r3, [r7, #23]
  403824:	e034      	b.n	403890 <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  403826:	687b      	ldr	r3, [r7, #4]
  403828:	2201      	movs	r2, #1
  40382a:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  40382c:	2300      	movs	r3, #0
  40382e:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  403830:	e02e      	b.n	403890 <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  403832:	687b      	ldr	r3, [r7, #4]
  403834:	6a1b      	ldr	r3, [r3, #32]
  403836:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  403838:	68fb      	ldr	r3, [r7, #12]
  40383a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40383e:	2b00      	cmp	r3, #0
  403840:	d001      	beq.n	403846 <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  403842:	2305      	movs	r3, #5
  403844:	e031      	b.n	4038aa <twi_master_read+0xfe>
		}

		if (!timeout--) {
  403846:	693b      	ldr	r3, [r7, #16]
  403848:	1e5a      	subs	r2, r3, #1
  40384a:	613a      	str	r2, [r7, #16]
  40384c:	2b00      	cmp	r3, #0
  40384e:	d101      	bne.n	403854 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  403850:	2309      	movs	r3, #9
  403852:	e02a      	b.n	4038aa <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  403854:	69fb      	ldr	r3, [r7, #28]
  403856:	2b01      	cmp	r3, #1
  403858:	d107      	bne.n	40386a <twi_master_read+0xbe>
  40385a:	7dfb      	ldrb	r3, [r7, #23]
  40385c:	2b00      	cmp	r3, #0
  40385e:	d104      	bne.n	40386a <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  403860:	687b      	ldr	r3, [r7, #4]
  403862:	2202      	movs	r2, #2
  403864:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  403866:	2301      	movs	r3, #1
  403868:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  40386a:	68fb      	ldr	r3, [r7, #12]
  40386c:	f003 0302 	and.w	r3, r3, #2
  403870:	2b00      	cmp	r3, #0
  403872:	d100      	bne.n	403876 <twi_master_read+0xca>
			continue;
  403874:	e00c      	b.n	403890 <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  403876:	69bb      	ldr	r3, [r7, #24]
  403878:	1c5a      	adds	r2, r3, #1
  40387a:	61ba      	str	r2, [r7, #24]
  40387c:	687a      	ldr	r2, [r7, #4]
  40387e:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403880:	b2d2      	uxtb	r2, r2
  403882:	701a      	strb	r2, [r3, #0]

		cnt--;
  403884:	69fb      	ldr	r3, [r7, #28]
  403886:	3b01      	subs	r3, #1
  403888:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  40388a:	f247 5330 	movw	r3, #30000	; 0x7530
  40388e:	613b      	str	r3, [r7, #16]
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  403890:	69fb      	ldr	r3, [r7, #28]
  403892:	2b00      	cmp	r3, #0
  403894:	d1cd      	bne.n	403832 <twi_master_read+0x86>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  403896:	bf00      	nop
  403898:	687b      	ldr	r3, [r7, #4]
  40389a:	6a1b      	ldr	r3, [r3, #32]
  40389c:	f003 0301 	and.w	r3, r3, #1
  4038a0:	2b00      	cmp	r3, #0
  4038a2:	d0f9      	beq.n	403898 <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  4038a4:	687b      	ldr	r3, [r7, #4]
  4038a6:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  4038a8:	2300      	movs	r3, #0
}
  4038aa:	4618      	mov	r0, r3
  4038ac:	3720      	adds	r7, #32
  4038ae:	46bd      	mov	sp, r7
  4038b0:	bd80      	pop	{r7, pc}
  4038b2:	bf00      	nop
  4038b4:	00403751 	.word	0x00403751

004038b8 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4038b8:	b580      	push	{r7, lr}
  4038ba:	b086      	sub	sp, #24
  4038bc:	af00      	add	r7, sp, #0
  4038be:	6078      	str	r0, [r7, #4]
  4038c0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4038c2:	683b      	ldr	r3, [r7, #0]
  4038c4:	68db      	ldr	r3, [r3, #12]
  4038c6:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  4038c8:	683b      	ldr	r3, [r7, #0]
  4038ca:	689b      	ldr	r3, [r3, #8]
  4038cc:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  4038ce:	697b      	ldr	r3, [r7, #20]
  4038d0:	2b00      	cmp	r3, #0
  4038d2:	d101      	bne.n	4038d8 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  4038d4:	2301      	movs	r3, #1
  4038d6:	e056      	b.n	403986 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4038d8:	687b      	ldr	r3, [r7, #4]
  4038da:	2200      	movs	r2, #0
  4038dc:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4038de:	683b      	ldr	r3, [r7, #0]
  4038e0:	7c1b      	ldrb	r3, [r3, #16]
  4038e2:	041b      	lsls	r3, r3, #16
  4038e4:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4038e8:	683b      	ldr	r3, [r7, #0]
  4038ea:	685b      	ldr	r3, [r3, #4]
  4038ec:	021b      	lsls	r3, r3, #8
  4038ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4038f2:	431a      	orrs	r2, r3
  4038f4:	687b      	ldr	r3, [r7, #4]
  4038f6:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4038f8:	687b      	ldr	r3, [r7, #4]
  4038fa:	2200      	movs	r2, #0
  4038fc:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4038fe:	683a      	ldr	r2, [r7, #0]
  403900:	683b      	ldr	r3, [r7, #0]
  403902:	685b      	ldr	r3, [r3, #4]
  403904:	4619      	mov	r1, r3
  403906:	4610      	mov	r0, r2
  403908:	4b21      	ldr	r3, [pc, #132]	; (403990 <twi_master_write+0xd8>)
  40390a:	4798      	blx	r3
  40390c:	4602      	mov	r2, r0
  40390e:	687b      	ldr	r3, [r7, #4]
  403910:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  403912:	e019      	b.n	403948 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  403914:	687b      	ldr	r3, [r7, #4]
  403916:	6a1b      	ldr	r3, [r3, #32]
  403918:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  40391a:	68fb      	ldr	r3, [r7, #12]
  40391c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  403920:	2b00      	cmp	r3, #0
  403922:	d001      	beq.n	403928 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  403924:	2305      	movs	r3, #5
  403926:	e02e      	b.n	403986 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  403928:	68fb      	ldr	r3, [r7, #12]
  40392a:	f003 0304 	and.w	r3, r3, #4
  40392e:	2b00      	cmp	r3, #0
  403930:	d100      	bne.n	403934 <twi_master_write+0x7c>
			continue;
  403932:	e009      	b.n	403948 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  403934:	693b      	ldr	r3, [r7, #16]
  403936:	1c5a      	adds	r2, r3, #1
  403938:	613a      	str	r2, [r7, #16]
  40393a:	781b      	ldrb	r3, [r3, #0]
  40393c:	461a      	mov	r2, r3
  40393e:	687b      	ldr	r3, [r7, #4]
  403940:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  403942:	697b      	ldr	r3, [r7, #20]
  403944:	3b01      	subs	r3, #1
  403946:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  403948:	697b      	ldr	r3, [r7, #20]
  40394a:	2b00      	cmp	r3, #0
  40394c:	d1e2      	bne.n	403914 <twi_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  40394e:	687b      	ldr	r3, [r7, #4]
  403950:	6a1b      	ldr	r3, [r3, #32]
  403952:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  403954:	68fb      	ldr	r3, [r7, #12]
  403956:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40395a:	2b00      	cmp	r3, #0
  40395c:	d001      	beq.n	403962 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40395e:	2305      	movs	r3, #5
  403960:	e011      	b.n	403986 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  403962:	68fb      	ldr	r3, [r7, #12]
  403964:	f003 0304 	and.w	r3, r3, #4
  403968:	2b00      	cmp	r3, #0
  40396a:	d100      	bne.n	40396e <twi_master_write+0xb6>
			break;
		}
	}
  40396c:	e7ef      	b.n	40394e <twi_master_write+0x96>
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
			break;
  40396e:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  403970:	687b      	ldr	r3, [r7, #4]
  403972:	2202      	movs	r2, #2
  403974:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  403976:	bf00      	nop
  403978:	687b      	ldr	r3, [r7, #4]
  40397a:	6a1b      	ldr	r3, [r3, #32]
  40397c:	f003 0301 	and.w	r3, r3, #1
  403980:	2b00      	cmp	r3, #0
  403982:	d0f9      	beq.n	403978 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  403984:	2300      	movs	r3, #0
}
  403986:	4618      	mov	r0, r3
  403988:	3718      	adds	r7, #24
  40398a:	46bd      	mov	sp, r7
  40398c:	bd80      	pop	{r7, pc}
  40398e:	bf00      	nop
  403990:	00403751 	.word	0x00403751

00403994 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  403994:	b480      	push	{r7}
  403996:	b083      	sub	sp, #12
  403998:	af00      	add	r7, sp, #0
  40399a:	6078      	str	r0, [r7, #4]
  40399c:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  40399e:	687b      	ldr	r3, [r7, #4]
  4039a0:	683a      	ldr	r2, [r7, #0]
  4039a2:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  4039a4:	687b      	ldr	r3, [r7, #4]
  4039a6:	6a1b      	ldr	r3, [r3, #32]
}
  4039a8:	bf00      	nop
  4039aa:	370c      	adds	r7, #12
  4039ac:	46bd      	mov	sp, r7
  4039ae:	bc80      	pop	{r7}
  4039b0:	4770      	bx	lr
  4039b2:	bf00      	nop

004039b4 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  4039b4:	b480      	push	{r7}
  4039b6:	b083      	sub	sp, #12
  4039b8:	af00      	add	r7, sp, #0
  4039ba:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  4039bc:	687b      	ldr	r3, [r7, #4]
  4039be:	6a1b      	ldr	r3, [r3, #32]
}
  4039c0:	4618      	mov	r0, r3
  4039c2:	370c      	adds	r7, #12
  4039c4:	46bd      	mov	sp, r7
  4039c6:	bc80      	pop	{r7}
  4039c8:	4770      	bx	lr
  4039ca:	bf00      	nop

004039cc <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  4039cc:	b480      	push	{r7}
  4039ce:	b083      	sub	sp, #12
  4039d0:	af00      	add	r7, sp, #0
  4039d2:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  4039d4:	687b      	ldr	r3, [r7, #4]
  4039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4039d8:	4618      	mov	r0, r3
  4039da:	370c      	adds	r7, #12
  4039dc:	46bd      	mov	sp, r7
  4039de:	bc80      	pop	{r7}
  4039e0:	4770      	bx	lr
  4039e2:	bf00      	nop

004039e4 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  4039e4:	b480      	push	{r7}
  4039e6:	b083      	sub	sp, #12
  4039e8:	af00      	add	r7, sp, #0
  4039ea:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4039ec:	687b      	ldr	r3, [r7, #4]
  4039ee:	2280      	movs	r2, #128	; 0x80
  4039f0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  4039f2:	687b      	ldr	r3, [r7, #4]
  4039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4039f6:	bf00      	nop
  4039f8:	370c      	adds	r7, #12
  4039fa:	46bd      	mov	sp, r7
  4039fc:	bc80      	pop	{r7}
  4039fe:	4770      	bx	lr

00403a00 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  403a00:	b480      	push	{r7}
  403a02:	b089      	sub	sp, #36	; 0x24
  403a04:	af00      	add	r7, sp, #0
  403a06:	60f8      	str	r0, [r7, #12]
  403a08:	60b9      	str	r1, [r7, #8]
  403a0a:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  403a0c:	68bb      	ldr	r3, [r7, #8]
  403a0e:	011a      	lsls	r2, r3, #4
  403a10:	687b      	ldr	r3, [r7, #4]
  403a12:	429a      	cmp	r2, r3
  403a14:	d802      	bhi.n	403a1c <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  403a16:	2310      	movs	r3, #16
  403a18:	61fb      	str	r3, [r7, #28]
  403a1a:	e001      	b.n	403a20 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  403a1c:	2308      	movs	r3, #8
  403a1e:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403a20:	687b      	ldr	r3, [r7, #4]
  403a22:	00da      	lsls	r2, r3, #3
  403a24:	69fb      	ldr	r3, [r7, #28]
  403a26:	68b9      	ldr	r1, [r7, #8]
  403a28:	fb01 f303 	mul.w	r3, r1, r3
  403a2c:	085b      	lsrs	r3, r3, #1
  403a2e:	441a      	add	r2, r3
  403a30:	69fb      	ldr	r3, [r7, #28]
  403a32:	68b9      	ldr	r1, [r7, #8]
  403a34:	fb01 f303 	mul.w	r3, r1, r3
  403a38:	fbb2 f3f3 	udiv	r3, r2, r3
  403a3c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  403a3e:	69bb      	ldr	r3, [r7, #24]
  403a40:	08db      	lsrs	r3, r3, #3
  403a42:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  403a44:	69bb      	ldr	r3, [r7, #24]
  403a46:	f003 0307 	and.w	r3, r3, #7
  403a4a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403a4c:	697b      	ldr	r3, [r7, #20]
  403a4e:	2b00      	cmp	r3, #0
  403a50:	d003      	beq.n	403a5a <usart_set_async_baudrate+0x5a>
  403a52:	697b      	ldr	r3, [r7, #20]
  403a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403a58:	d301      	bcc.n	403a5e <usart_set_async_baudrate+0x5e>
		return 1;
  403a5a:	2301      	movs	r3, #1
  403a5c:	e00f      	b.n	403a7e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  403a5e:	69fb      	ldr	r3, [r7, #28]
  403a60:	2b08      	cmp	r3, #8
  403a62:	d105      	bne.n	403a70 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  403a64:	68fb      	ldr	r3, [r7, #12]
  403a66:	685b      	ldr	r3, [r3, #4]
  403a68:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  403a6c:	68fb      	ldr	r3, [r7, #12]
  403a6e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  403a70:	693b      	ldr	r3, [r7, #16]
  403a72:	041a      	lsls	r2, r3, #16
  403a74:	697b      	ldr	r3, [r7, #20]
  403a76:	431a      	orrs	r2, r3
  403a78:	68fb      	ldr	r3, [r7, #12]
  403a7a:	621a      	str	r2, [r3, #32]

	return 0;
  403a7c:	2300      	movs	r3, #0
}
  403a7e:	4618      	mov	r0, r3
  403a80:	3724      	adds	r7, #36	; 0x24
  403a82:	46bd      	mov	sp, r7
  403a84:	bc80      	pop	{r7}
  403a86:	4770      	bx	lr

00403a88 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  403a88:	b580      	push	{r7, lr}
  403a8a:	b082      	sub	sp, #8
  403a8c:	af00      	add	r7, sp, #0
  403a8e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  403a90:	6878      	ldr	r0, [r7, #4]
  403a92:	4b0f      	ldr	r3, [pc, #60]	; (403ad0 <usart_reset+0x48>)
  403a94:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  403a96:	687b      	ldr	r3, [r7, #4]
  403a98:	2200      	movs	r2, #0
  403a9a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  403a9c:	687b      	ldr	r3, [r7, #4]
  403a9e:	2200      	movs	r2, #0
  403aa0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  403aa2:	687b      	ldr	r3, [r7, #4]
  403aa4:	2200      	movs	r2, #0
  403aa6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  403aa8:	6878      	ldr	r0, [r7, #4]
  403aaa:	4b0a      	ldr	r3, [pc, #40]	; (403ad4 <usart_reset+0x4c>)
  403aac:	4798      	blx	r3
	usart_reset_rx(p_usart);
  403aae:	6878      	ldr	r0, [r7, #4]
  403ab0:	4b09      	ldr	r3, [pc, #36]	; (403ad8 <usart_reset+0x50>)
  403ab2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  403ab4:	6878      	ldr	r0, [r7, #4]
  403ab6:	4b09      	ldr	r3, [pc, #36]	; (403adc <usart_reset+0x54>)
  403ab8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  403aba:	6878      	ldr	r0, [r7, #4]
  403abc:	4b08      	ldr	r3, [pc, #32]	; (403ae0 <usart_reset+0x58>)
  403abe:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  403ac0:	6878      	ldr	r0, [r7, #4]
  403ac2:	4b08      	ldr	r3, [pc, #32]	; (403ae4 <usart_reset+0x5c>)
  403ac4:	4798      	blx	r3
#endif
}
  403ac6:	bf00      	nop
  403ac8:	3708      	adds	r7, #8
  403aca:	46bd      	mov	sp, r7
  403acc:	bd80      	pop	{r7, pc}
  403ace:	bf00      	nop
  403ad0:	00403d5d 	.word	0x00403d5d
  403ad4:	00403bdd 	.word	0x00403bdd
  403ad8:	00403c25 	.word	0x00403c25
  403adc:	00403ca5 	.word	0x00403ca5
  403ae0:	00403cf9 	.word	0x00403cf9
  403ae4:	00403cdd 	.word	0x00403cdd

00403ae8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  403ae8:	b580      	push	{r7, lr}
  403aea:	b084      	sub	sp, #16
  403aec:	af00      	add	r7, sp, #0
  403aee:	60f8      	str	r0, [r7, #12]
  403af0:	60b9      	str	r1, [r7, #8]
  403af2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  403af4:	68f8      	ldr	r0, [r7, #12]
  403af6:	4b1a      	ldr	r3, [pc, #104]	; (403b60 <usart_init_rs232+0x78>)
  403af8:	4798      	blx	r3

	ul_reg_val = 0;
  403afa:	4b1a      	ldr	r3, [pc, #104]	; (403b64 <usart_init_rs232+0x7c>)
  403afc:	2200      	movs	r2, #0
  403afe:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  403b00:	68bb      	ldr	r3, [r7, #8]
  403b02:	2b00      	cmp	r3, #0
  403b04:	d009      	beq.n	403b1a <usart_init_rs232+0x32>
  403b06:	68bb      	ldr	r3, [r7, #8]
  403b08:	681b      	ldr	r3, [r3, #0]
  403b0a:	687a      	ldr	r2, [r7, #4]
  403b0c:	4619      	mov	r1, r3
  403b0e:	68f8      	ldr	r0, [r7, #12]
  403b10:	4b15      	ldr	r3, [pc, #84]	; (403b68 <usart_init_rs232+0x80>)
  403b12:	4798      	blx	r3
  403b14:	4603      	mov	r3, r0
  403b16:	2b00      	cmp	r3, #0
  403b18:	d001      	beq.n	403b1e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  403b1a:	2301      	movs	r3, #1
  403b1c:	e01b      	b.n	403b56 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403b1e:	68bb      	ldr	r3, [r7, #8]
  403b20:	685a      	ldr	r2, [r3, #4]
  403b22:	68bb      	ldr	r3, [r7, #8]
  403b24:	689b      	ldr	r3, [r3, #8]
  403b26:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403b28:	68bb      	ldr	r3, [r7, #8]
  403b2a:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403b2c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403b2e:	68bb      	ldr	r3, [r7, #8]
  403b30:	68db      	ldr	r3, [r3, #12]
  403b32:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403b34:	4b0b      	ldr	r3, [pc, #44]	; (403b64 <usart_init_rs232+0x7c>)
  403b36:	681b      	ldr	r3, [r3, #0]
  403b38:	4313      	orrs	r3, r2
  403b3a:	4a0a      	ldr	r2, [pc, #40]	; (403b64 <usart_init_rs232+0x7c>)
  403b3c:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  403b3e:	4b09      	ldr	r3, [pc, #36]	; (403b64 <usart_init_rs232+0x7c>)
  403b40:	681b      	ldr	r3, [r3, #0]
  403b42:	4a08      	ldr	r2, [pc, #32]	; (403b64 <usart_init_rs232+0x7c>)
  403b44:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  403b46:	68fb      	ldr	r3, [r7, #12]
  403b48:	685a      	ldr	r2, [r3, #4]
  403b4a:	4b06      	ldr	r3, [pc, #24]	; (403b64 <usart_init_rs232+0x7c>)
  403b4c:	681b      	ldr	r3, [r3, #0]
  403b4e:	431a      	orrs	r2, r3
  403b50:	68fb      	ldr	r3, [r7, #12]
  403b52:	605a      	str	r2, [r3, #4]

	return 0;
  403b54:	2300      	movs	r3, #0
}
  403b56:	4618      	mov	r0, r3
  403b58:	3710      	adds	r7, #16
  403b5a:	46bd      	mov	sp, r7
  403b5c:	bd80      	pop	{r7, pc}
  403b5e:	bf00      	nop
  403b60:	00403a89 	.word	0x00403a89
  403b64:	20000558 	.word	0x20000558
  403b68:	00403a01 	.word	0x00403a01

00403b6c <usart_init_rs485>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs485(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  403b6c:	b580      	push	{r7, lr}
  403b6e:	b084      	sub	sp, #16
  403b70:	af00      	add	r7, sp, #0
  403b72:	60f8      	str	r0, [r7, #12]
  403b74:	60b9      	str	r1, [r7, #8]
  403b76:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  403b78:	687a      	ldr	r2, [r7, #4]
  403b7a:	68b9      	ldr	r1, [r7, #8]
  403b7c:	68f8      	ldr	r0, [r7, #12]
  403b7e:	4b0a      	ldr	r3, [pc, #40]	; (403ba8 <usart_init_rs485+0x3c>)
  403b80:	4798      	blx	r3
  403b82:	4603      	mov	r3, r0
  403b84:	2b00      	cmp	r3, #0
  403b86:	d001      	beq.n	403b8c <usart_init_rs485+0x20>
		return 1;
  403b88:	2301      	movs	r3, #1
  403b8a:	e008      	b.n	403b9e <usart_init_rs485+0x32>
	}

	/* Set RS485 mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  403b8c:	68fb      	ldr	r3, [r7, #12]
  403b8e:	685b      	ldr	r3, [r3, #4]
  403b90:	f023 030f 	bic.w	r3, r3, #15
  403b94:	f043 0201 	orr.w	r2, r3, #1
  403b98:	68fb      	ldr	r3, [r7, #12]
  403b9a:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_RS485;

	return 0;
  403b9c:	2300      	movs	r3, #0
}
  403b9e:	4618      	mov	r0, r3
  403ba0:	3710      	adds	r7, #16
  403ba2:	46bd      	mov	sp, r7
  403ba4:	bd80      	pop	{r7, pc}
  403ba6:	bf00      	nop
  403ba8:	00403ae9 	.word	0x00403ae9

00403bac <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  403bac:	b480      	push	{r7}
  403bae:	b083      	sub	sp, #12
  403bb0:	af00      	add	r7, sp, #0
  403bb2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  403bb4:	687b      	ldr	r3, [r7, #4]
  403bb6:	2240      	movs	r2, #64	; 0x40
  403bb8:	601a      	str	r2, [r3, #0]
}
  403bba:	bf00      	nop
  403bbc:	370c      	adds	r7, #12
  403bbe:	46bd      	mov	sp, r7
  403bc0:	bc80      	pop	{r7}
  403bc2:	4770      	bx	lr

00403bc4 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
  403bc4:	b480      	push	{r7}
  403bc6:	b083      	sub	sp, #12
  403bc8:	af00      	add	r7, sp, #0
  403bca:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
  403bcc:	687b      	ldr	r3, [r7, #4]
  403bce:	2280      	movs	r2, #128	; 0x80
  403bd0:	601a      	str	r2, [r3, #0]
}
  403bd2:	bf00      	nop
  403bd4:	370c      	adds	r7, #12
  403bd6:	46bd      	mov	sp, r7
  403bd8:	bc80      	pop	{r7}
  403bda:	4770      	bx	lr

00403bdc <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  403bdc:	b480      	push	{r7}
  403bde:	b083      	sub	sp, #12
  403be0:	af00      	add	r7, sp, #0
  403be2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  403be4:	687b      	ldr	r3, [r7, #4]
  403be6:	2288      	movs	r2, #136	; 0x88
  403be8:	601a      	str	r2, [r3, #0]
}
  403bea:	bf00      	nop
  403bec:	370c      	adds	r7, #12
  403bee:	46bd      	mov	sp, r7
  403bf0:	bc80      	pop	{r7}
  403bf2:	4770      	bx	lr

00403bf4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  403bf4:	b480      	push	{r7}
  403bf6:	b083      	sub	sp, #12
  403bf8:	af00      	add	r7, sp, #0
  403bfa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  403bfc:	687b      	ldr	r3, [r7, #4]
  403bfe:	2210      	movs	r2, #16
  403c00:	601a      	str	r2, [r3, #0]
}
  403c02:	bf00      	nop
  403c04:	370c      	adds	r7, #12
  403c06:	46bd      	mov	sp, r7
  403c08:	bc80      	pop	{r7}
  403c0a:	4770      	bx	lr

00403c0c <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
  403c0c:	b480      	push	{r7}
  403c0e:	b083      	sub	sp, #12
  403c10:	af00      	add	r7, sp, #0
  403c12:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
  403c14:	687b      	ldr	r3, [r7, #4]
  403c16:	2220      	movs	r2, #32
  403c18:	601a      	str	r2, [r3, #0]
}
  403c1a:	bf00      	nop
  403c1c:	370c      	adds	r7, #12
  403c1e:	46bd      	mov	sp, r7
  403c20:	bc80      	pop	{r7}
  403c22:	4770      	bx	lr

00403c24 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  403c24:	b480      	push	{r7}
  403c26:	b083      	sub	sp, #12
  403c28:	af00      	add	r7, sp, #0
  403c2a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  403c2c:	687b      	ldr	r3, [r7, #4]
  403c2e:	2224      	movs	r2, #36	; 0x24
  403c30:	601a      	str	r2, [r3, #0]
}
  403c32:	bf00      	nop
  403c34:	370c      	adds	r7, #12
  403c36:	46bd      	mov	sp, r7
  403c38:	bc80      	pop	{r7}
  403c3a:	4770      	bx	lr

00403c3c <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  403c3c:	b480      	push	{r7}
  403c3e:	b083      	sub	sp, #12
  403c40:	af00      	add	r7, sp, #0
  403c42:	6078      	str	r0, [r7, #4]
  403c44:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  403c46:	687b      	ldr	r3, [r7, #4]
  403c48:	683a      	ldr	r2, [r7, #0]
  403c4a:	609a      	str	r2, [r3, #8]
}
  403c4c:	bf00      	nop
  403c4e:	370c      	adds	r7, #12
  403c50:	46bd      	mov	sp, r7
  403c52:	bc80      	pop	{r7}
  403c54:	4770      	bx	lr
  403c56:	bf00      	nop

00403c58 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  403c58:	b480      	push	{r7}
  403c5a:	b083      	sub	sp, #12
  403c5c:	af00      	add	r7, sp, #0
  403c5e:	6078      	str	r0, [r7, #4]
  403c60:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  403c62:	687b      	ldr	r3, [r7, #4]
  403c64:	683a      	ldr	r2, [r7, #0]
  403c66:	60da      	str	r2, [r3, #12]
}
  403c68:	bf00      	nop
  403c6a:	370c      	adds	r7, #12
  403c6c:	46bd      	mov	sp, r7
  403c6e:	bc80      	pop	{r7}
  403c70:	4770      	bx	lr
  403c72:	bf00      	nop

00403c74 <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
  403c74:	b480      	push	{r7}
  403c76:	b083      	sub	sp, #12
  403c78:	af00      	add	r7, sp, #0
  403c7a:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
  403c7c:	687b      	ldr	r3, [r7, #4]
  403c7e:	691b      	ldr	r3, [r3, #16]
}
  403c80:	4618      	mov	r0, r3
  403c82:	370c      	adds	r7, #12
  403c84:	46bd      	mov	sp, r7
  403c86:	bc80      	pop	{r7}
  403c88:	4770      	bx	lr
  403c8a:	bf00      	nop

00403c8c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  403c8c:	b480      	push	{r7}
  403c8e:	b083      	sub	sp, #12
  403c90:	af00      	add	r7, sp, #0
  403c92:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  403c94:	687b      	ldr	r3, [r7, #4]
  403c96:	695b      	ldr	r3, [r3, #20]
}
  403c98:	4618      	mov	r0, r3
  403c9a:	370c      	adds	r7, #12
  403c9c:	46bd      	mov	sp, r7
  403c9e:	bc80      	pop	{r7}
  403ca0:	4770      	bx	lr
  403ca2:	bf00      	nop

00403ca4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  403ca4:	b480      	push	{r7}
  403ca6:	b083      	sub	sp, #12
  403ca8:	af00      	add	r7, sp, #0
  403caa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  403cac:	687b      	ldr	r3, [r7, #4]
  403cae:	f44f 7280 	mov.w	r2, #256	; 0x100
  403cb2:	601a      	str	r2, [r3, #0]
}
  403cb4:	bf00      	nop
  403cb6:	370c      	adds	r7, #12
  403cb8:	46bd      	mov	sp, r7
  403cba:	bc80      	pop	{r7}
  403cbc:	4770      	bx	lr
  403cbe:	bf00      	nop

00403cc0 <usart_start_rx_timeout>:
 * Reset the status bit TIMEOUT in US_CSR.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_start_rx_timeout(Usart *p_usart)
{
  403cc0:	b480      	push	{r7}
  403cc2:	b083      	sub	sp, #12
  403cc4:	af00      	add	r7, sp, #0
  403cc6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_STTTO;
  403cc8:	687b      	ldr	r3, [r7, #4]
  403cca:	f44f 6200 	mov.w	r2, #2048	; 0x800
  403cce:	601a      	str	r2, [r3, #0]
}
  403cd0:	bf00      	nop
  403cd2:	370c      	adds	r7, #12
  403cd4:	46bd      	mov	sp, r7
  403cd6:	bc80      	pop	{r7}
  403cd8:	4770      	bx	lr
  403cda:	bf00      	nop

00403cdc <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  403cdc:	b480      	push	{r7}
  403cde:	b083      	sub	sp, #12
  403ce0:	af00      	add	r7, sp, #0
  403ce2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  403ce4:	687b      	ldr	r3, [r7, #4]
  403ce6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  403cea:	601a      	str	r2, [r3, #0]
}
  403cec:	bf00      	nop
  403cee:	370c      	adds	r7, #12
  403cf0:	46bd      	mov	sp, r7
  403cf2:	bc80      	pop	{r7}
  403cf4:	4770      	bx	lr
  403cf6:	bf00      	nop

00403cf8 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  403cf8:	b480      	push	{r7}
  403cfa:	b083      	sub	sp, #12
  403cfc:	af00      	add	r7, sp, #0
  403cfe:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  403d00:	687b      	ldr	r3, [r7, #4]
  403d02:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403d06:	601a      	str	r2, [r3, #0]
}
  403d08:	bf00      	nop
  403d0a:	370c      	adds	r7, #12
  403d0c:	46bd      	mov	sp, r7
  403d0e:	bc80      	pop	{r7}
  403d10:	4770      	bx	lr
  403d12:	bf00      	nop

00403d14 <usart_get_pdc_base>:
 * \param p_usart Pointer to a UART instance.
 *
 * \return USART PDC registers base for PDC driver to access.
 */
Pdc *usart_get_pdc_base(Usart *p_usart)
{
  403d14:	b480      	push	{r7}
  403d16:	b085      	sub	sp, #20
  403d18:	af00      	add	r7, sp, #0
  403d1a:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

	p_pdc_base = (Pdc *)NULL;
  403d1c:	2300      	movs	r3, #0
  403d1e:	60fb      	str	r3, [r7, #12]
		p_pdc_base = PDC_USART;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
  403d20:	687b      	ldr	r3, [r7, #4]
  403d22:	4a0a      	ldr	r2, [pc, #40]	; (403d4c <usart_get_pdc_base+0x38>)
  403d24:	4293      	cmp	r3, r2
  403d26:	d103      	bne.n	403d30 <usart_get_pdc_base+0x1c>
		p_pdc_base = PDC_USART0;
  403d28:	4b09      	ldr	r3, [pc, #36]	; (403d50 <usart_get_pdc_base+0x3c>)
  403d2a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  403d2c:	68fb      	ldr	r3, [r7, #12]
  403d2e:	e008      	b.n	403d42 <usart_get_pdc_base+0x2e>
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
  403d30:	687b      	ldr	r3, [r7, #4]
  403d32:	4a08      	ldr	r2, [pc, #32]	; (403d54 <usart_get_pdc_base+0x40>)
  403d34:	4293      	cmp	r3, r2
  403d36:	d103      	bne.n	403d40 <usart_get_pdc_base+0x2c>
		p_pdc_base = PDC_USART1;
  403d38:	4b07      	ldr	r3, [pc, #28]	; (403d58 <usart_get_pdc_base+0x44>)
  403d3a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  403d3c:	68fb      	ldr	r3, [r7, #12]
  403d3e:	e000      	b.n	403d42 <usart_get_pdc_base+0x2e>
		p_pdc_base = PDC_USART7;
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
  403d40:	68fb      	ldr	r3, [r7, #12]
}
  403d42:	4618      	mov	r0, r3
  403d44:	3714      	adds	r7, #20
  403d46:	46bd      	mov	sp, r7
  403d48:	bc80      	pop	{r7}
  403d4a:	4770      	bx	lr
  403d4c:	40024000 	.word	0x40024000
  403d50:	40024100 	.word	0x40024100
  403d54:	40028000 	.word	0x40028000
  403d58:	40028100 	.word	0x40028100

00403d5c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  403d5c:	b480      	push	{r7}
  403d5e:	b083      	sub	sp, #12
  403d60:	af00      	add	r7, sp, #0
  403d62:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  403d64:	687b      	ldr	r3, [r7, #4]
  403d66:	4a04      	ldr	r2, [pc, #16]	; (403d78 <usart_disable_writeprotect+0x1c>)
  403d68:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  403d6c:	bf00      	nop
  403d6e:	370c      	adds	r7, #12
  403d70:	46bd      	mov	sp, r7
  403d72:	bc80      	pop	{r7}
  403d74:	4770      	bx	lr
  403d76:	bf00      	nop
  403d78:	55534100 	.word	0x55534100

00403d7c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403d7c:	b480      	push	{r7}
  403d7e:	b083      	sub	sp, #12
  403d80:	af00      	add	r7, sp, #0
  403d82:	4603      	mov	r3, r0
  403d84:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403d86:	4908      	ldr	r1, [pc, #32]	; (403da8 <NVIC_EnableIRQ+0x2c>)
  403d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403d8c:	095b      	lsrs	r3, r3, #5
  403d8e:	79fa      	ldrb	r2, [r7, #7]
  403d90:	f002 021f 	and.w	r2, r2, #31
  403d94:	2001      	movs	r0, #1
  403d96:	fa00 f202 	lsl.w	r2, r0, r2
  403d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403d9e:	bf00      	nop
  403da0:	370c      	adds	r7, #12
  403da2:	46bd      	mov	sp, r7
  403da4:	bc80      	pop	{r7}
  403da6:	4770      	bx	lr
  403da8:	e000e100 	.word	0xe000e100

00403dac <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  403dac:	b580      	push	{r7, lr}
  403dae:	b082      	sub	sp, #8
  403db0:	af00      	add	r7, sp, #0
  403db2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  403db4:	6878      	ldr	r0, [r7, #4]
  403db6:	4b03      	ldr	r3, [pc, #12]	; (403dc4 <sysclk_enable_peripheral_clock+0x18>)
  403db8:	4798      	blx	r3
}
  403dba:	bf00      	nop
  403dbc:	3708      	adds	r7, #8
  403dbe:	46bd      	mov	sp, r7
  403dc0:	bd80      	pop	{r7, pc}
  403dc2:	bf00      	nop
  403dc4:	00404dd5 	.word	0x00404dd5

00403dc8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  403dc8:	b580      	push	{r7, lr}
  403dca:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  403dcc:	200b      	movs	r0, #11
  403dce:	4b03      	ldr	r3, [pc, #12]	; (403ddc <ioport_init+0x14>)
  403dd0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  403dd2:	200c      	movs	r0, #12
  403dd4:	4b01      	ldr	r3, [pc, #4]	; (403ddc <ioport_init+0x14>)
  403dd6:	4798      	blx	r3
	arch_ioport_init();
}
  403dd8:	bf00      	nop
  403dda:	bd80      	pop	{r7, pc}
  403ddc:	00403dad 	.word	0x00403dad

00403de0 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  403de0:	b590      	push	{r4, r7, lr}
  403de2:	b083      	sub	sp, #12
  403de4:	af02      	add	r7, sp, #8
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403de6:	4b2d      	ldr	r3, [pc, #180]	; (403e9c <board_init+0xbc>)
  403de8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403dec:	605a      	str	r2, [r3, #4]

	/* Init IO Port service to enable configuring pins */
	ioport_init();
  403dee:	4b2c      	ldr	r3, [pc, #176]	; (403ea0 <board_init+0xc0>)
  403df0:	4798      	blx	r3

	/* Configure USART0 Pins (RS485, MODBUS) */
	gpio_configure_group(PINS_USART0_PIO, PINS_USART0, PINS_USART0_FLAGS);
  403df2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403df6:	2160      	movs	r1, #96	; 0x60
  403df8:	482a      	ldr	r0, [pc, #168]	; (403ea4 <board_init+0xc4>)
  403dfa:	4b2b      	ldr	r3, [pc, #172]	; (403ea8 <board_init+0xc8>)
  403dfc:	4798      	blx	r3

	/* Configure USART1 Pins (XBee) */
	gpio_configure_group(PINS_USART1_PIO, PINS_USART1, PINS_USART1_FLAGS);
  403dfe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403e02:	f04f 71b0 	mov.w	r1, #23068672	; 0x1600000
  403e06:	4827      	ldr	r0, [pc, #156]	; (403ea4 <board_init+0xc4>)
  403e08:	4b27      	ldr	r3, [pc, #156]	; (403ea8 <board_init+0xc8>)
  403e0a:	4798      	blx	r3

	/* Configure UART0 Pins (Console) */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  403e0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403e10:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  403e14:	4823      	ldr	r0, [pc, #140]	; (403ea4 <board_init+0xc4>)
  403e16:	4b24      	ldr	r3, [pc, #144]	; (403ea8 <board_init+0xc8>)
  403e18:	4798      	blx	r3
	
	/* Configure TWI0 Pins */
	gpio_configure_group(PINS_TWI0_PIO, PINS_TWI0, PINS_TWI0_FLAGS);
  403e1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403e1e:	2118      	movs	r1, #24
  403e20:	4820      	ldr	r0, [pc, #128]	; (403ea4 <board_init+0xc4>)
  403e22:	4b21      	ldr	r3, [pc, #132]	; (403ea8 <board_init+0xc8>)
  403e24:	4798      	blx	r3

	/* Configure Motor Controller Pins */
	#ifndef MOTOR_CTRL_A4955
	#else
		gpio_configure_pin(PIN_MOTOR_IN1_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  403e26:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403e2a:	2020      	movs	r0, #32
  403e2c:	4b1f      	ldr	r3, [pc, #124]	; (403eac <board_init+0xcc>)
  403e2e:	4798      	blx	r3
		gpio_configure_pin(PIN_MOTOR_IN2_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  403e30:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403e34:	2021      	movs	r0, #33	; 0x21
  403e36:	4b1d      	ldr	r3, [pc, #116]	; (403eac <board_init+0xcc>)
  403e38:	4798      	blx	r3
		gpio_configure_pin(PIN_MOTOR_SLP_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  403e3a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403e3e:	2022      	movs	r0, #34	; 0x22
  403e40:	4b1a      	ldr	r3, [pc, #104]	; (403eac <board_init+0xcc>)
  403e42:	4798      	blx	r3
		gpio_configure_pin(PIN_MOTOR_OCL_IDX, (PIO_INPUT | PIO_OPENDRAIN));
  403e44:	491a      	ldr	r1, [pc, #104]	; (403eb0 <board_init+0xd0>)
  403e46:	2023      	movs	r0, #35	; 0x23
  403e48:	4b18      	ldr	r3, [pc, #96]	; (403eac <board_init+0xcc>)
  403e4a:	4798      	blx	r3
	#endif

	/* Configure LED Pins */
	gpio_configure_pin(PIN_DEBUGLED_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  403e4c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403e50:	2010      	movs	r0, #16
  403e52:	4b16      	ldr	r3, [pc, #88]	; (403eac <board_init+0xcc>)
  403e54:	4798      	blx	r3

	/* Configure LDO EN Pin */
	gpio_configure_pin(PIN_LDOEN_IDX, (PIO_OUTPUT_0 | PIO_DEFAULT));
  403e56:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403e5a:	2001      	movs	r0, #1
  403e5c:	4b13      	ldr	r3, [pc, #76]	; (403eac <board_init+0xcc>)
  403e5e:	4798      	blx	r3
	
	/* Configure RTC 1 min Interrupt Pin */
	gpio_configure_pin(PIN_RTC_INT_IDX, PIO_INPUT);
  403e60:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403e64:	2000      	movs	r0, #0
  403e66:	4b11      	ldr	r3, [pc, #68]	; (403eac <board_init+0xcc>)
  403e68:	4798      	blx	r3

	/* Initialize PIOs interrupt handlers (see PIO definition in board.h). */
	pio_handler_set(PIN_RTC_INT_PIO, PIN_RTC_INT_PIO_ID, PIN_RTC_INT_MASK, (PIO_OPENDRAIN | PIO_IT_FALL_EDGE), RTCIntHandler);
  403e6a:	4b12      	ldr	r3, [pc, #72]	; (403eb4 <board_init+0xd4>)
  403e6c:	9300      	str	r3, [sp, #0]
  403e6e:	2354      	movs	r3, #84	; 0x54
  403e70:	2201      	movs	r2, #1
  403e72:	210b      	movs	r1, #11
  403e74:	480b      	ldr	r0, [pc, #44]	; (403ea4 <board_init+0xc4>)
  403e76:	4c10      	ldr	r4, [pc, #64]	; (403eb8 <board_init+0xd8>)
  403e78:	47a0      	blx	r4

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type) PIN_RTC_INT_PIO_ID);
  403e7a:	200b      	movs	r0, #11
  403e7c:	4b0f      	ldr	r3, [pc, #60]	; (403ebc <board_init+0xdc>)
  403e7e:	4798      	blx	r3

	/* Set RTC Int Priority */
	pio_handler_set_priority(PIN_RTC_INT_PIO, (IRQn_Type) PIN_RTC_INT_PIO_ID, configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
  403e80:	220f      	movs	r2, #15
  403e82:	210b      	movs	r1, #11
  403e84:	4807      	ldr	r0, [pc, #28]	; (403ea4 <board_init+0xc4>)
  403e86:	4b0e      	ldr	r3, [pc, #56]	; (403ec0 <board_init+0xe0>)
  403e88:	4798      	blx	r3
	
	/* Enable PIO line interrupts. */
	pio_enable_interrupt(PIN_RTC_INT_PIO, PIN_RTC_INT_MASK);
  403e8a:	2101      	movs	r1, #1
  403e8c:	4805      	ldr	r0, [pc, #20]	; (403ea4 <board_init+0xc4>)
  403e8e:	4b0d      	ldr	r3, [pc, #52]	; (403ec4 <board_init+0xe4>)
  403e90:	4798      	blx	r3
}
  403e92:	bf00      	nop
  403e94:	3704      	adds	r7, #4
  403e96:	46bd      	mov	sp, r7
  403e98:	bd90      	pop	{r4, r7, pc}
  403e9a:	bf00      	nop
  403e9c:	400e1450 	.word	0x400e1450
  403ea0:	00403dc9 	.word	0x00403dc9
  403ea4:	400e0e00 	.word	0x400e0e00
  403ea8:	00404725 	.word	0x00404725
  403eac:	00404575 	.word	0x00404575
  403eb0:	28000004 	.word	0x28000004
  403eb4:	00400d01 	.word	0x00400d01
  403eb8:	00404a35 	.word	0x00404a35
  403ebc:	00403d7d 	.word	0x00403d7d
  403ec0:	00404b05 	.word	0x00404b05
  403ec4:	004044ad 	.word	0x004044ad

00403ec8 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  403ec8:	b580      	push	{r7, lr}
  403eca:	b082      	sub	sp, #8
  403ecc:	af00      	add	r7, sp, #0
  403ece:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403ed0:	687b      	ldr	r3, [r7, #4]
  403ed2:	2b07      	cmp	r3, #7
  403ed4:	d831      	bhi.n	403f3a <osc_enable+0x72>
  403ed6:	a201      	add	r2, pc, #4	; (adr r2, 403edc <osc_enable+0x14>)
  403ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403edc:	00403f39 	.word	0x00403f39
  403ee0:	00403efd 	.word	0x00403efd
  403ee4:	00403f05 	.word	0x00403f05
  403ee8:	00403f0d 	.word	0x00403f0d
  403eec:	00403f15 	.word	0x00403f15
  403ef0:	00403f1d 	.word	0x00403f1d
  403ef4:	00403f25 	.word	0x00403f25
  403ef8:	00403f2f 	.word	0x00403f2f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  403efc:	2000      	movs	r0, #0
  403efe:	4b11      	ldr	r3, [pc, #68]	; (403f44 <osc_enable+0x7c>)
  403f00:	4798      	blx	r3
		break;
  403f02:	e01a      	b.n	403f3a <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  403f04:	2001      	movs	r0, #1
  403f06:	4b0f      	ldr	r3, [pc, #60]	; (403f44 <osc_enable+0x7c>)
  403f08:	4798      	blx	r3
		break;
  403f0a:	e016      	b.n	403f3a <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  403f0c:	2000      	movs	r0, #0
  403f0e:	4b0e      	ldr	r3, [pc, #56]	; (403f48 <osc_enable+0x80>)
  403f10:	4798      	blx	r3
		break;
  403f12:	e012      	b.n	403f3a <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  403f14:	2010      	movs	r0, #16
  403f16:	4b0c      	ldr	r3, [pc, #48]	; (403f48 <osc_enable+0x80>)
  403f18:	4798      	blx	r3
		break;
  403f1a:	e00e      	b.n	403f3a <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  403f1c:	2020      	movs	r0, #32
  403f1e:	4b0a      	ldr	r3, [pc, #40]	; (403f48 <osc_enable+0x80>)
  403f20:	4798      	blx	r3
		break;
  403f22:	e00a      	b.n	403f3a <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  403f24:	213e      	movs	r1, #62	; 0x3e
  403f26:	2000      	movs	r0, #0
  403f28:	4b08      	ldr	r3, [pc, #32]	; (403f4c <osc_enable+0x84>)
  403f2a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  403f2c:	e005      	b.n	403f3a <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  403f2e:	213e      	movs	r1, #62	; 0x3e
  403f30:	2001      	movs	r0, #1
  403f32:	4b06      	ldr	r3, [pc, #24]	; (403f4c <osc_enable+0x84>)
  403f34:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  403f36:	e000      	b.n	403f3a <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  403f38:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  403f3a:	bf00      	nop
  403f3c:	3708      	adds	r7, #8
  403f3e:	46bd      	mov	sp, r7
  403f40:	bd80      	pop	{r7, pc}
  403f42:	bf00      	nop
  403f44:	00404c09 	.word	0x00404c09
  403f48:	00404c75 	.word	0x00404c75
  403f4c:	00404ce5 	.word	0x00404ce5

00403f50 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  403f50:	b580      	push	{r7, lr}
  403f52:	b082      	sub	sp, #8
  403f54:	af00      	add	r7, sp, #0
  403f56:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403f58:	687b      	ldr	r3, [r7, #4]
  403f5a:	2b07      	cmp	r3, #7
  403f5c:	d826      	bhi.n	403fac <osc_is_ready+0x5c>
  403f5e:	a201      	add	r2, pc, #4	; (adr r2, 403f64 <osc_is_ready+0x14>)
  403f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403f64:	00403f85 	.word	0x00403f85
  403f68:	00403f89 	.word	0x00403f89
  403f6c:	00403f89 	.word	0x00403f89
  403f70:	00403f9b 	.word	0x00403f9b
  403f74:	00403f9b 	.word	0x00403f9b
  403f78:	00403f9b 	.word	0x00403f9b
  403f7c:	00403f9b 	.word	0x00403f9b
  403f80:	00403f9b 	.word	0x00403f9b
	case OSC_SLCK_32K_RC:
		return 1;
  403f84:	2301      	movs	r3, #1
  403f86:	e012      	b.n	403fae <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  403f88:	4b0b      	ldr	r3, [pc, #44]	; (403fb8 <osc_is_ready+0x68>)
  403f8a:	4798      	blx	r3
  403f8c:	4603      	mov	r3, r0
  403f8e:	2b00      	cmp	r3, #0
  403f90:	bf14      	ite	ne
  403f92:	2301      	movne	r3, #1
  403f94:	2300      	moveq	r3, #0
  403f96:	b2db      	uxtb	r3, r3
  403f98:	e009      	b.n	403fae <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  403f9a:	4b08      	ldr	r3, [pc, #32]	; (403fbc <osc_is_ready+0x6c>)
  403f9c:	4798      	blx	r3
  403f9e:	4603      	mov	r3, r0
  403fa0:	2b00      	cmp	r3, #0
  403fa2:	bf14      	ite	ne
  403fa4:	2301      	movne	r3, #1
  403fa6:	2300      	moveq	r3, #0
  403fa8:	b2db      	uxtb	r3, r3
  403faa:	e000      	b.n	403fae <osc_is_ready+0x5e>
	}

	return 0;
  403fac:	2300      	movs	r3, #0
}
  403fae:	4618      	mov	r0, r3
  403fb0:	3708      	adds	r7, #8
  403fb2:	46bd      	mov	sp, r7
  403fb4:	bd80      	pop	{r7, pc}
  403fb6:	bf00      	nop
  403fb8:	00404c41 	.word	0x00404c41
  403fbc:	00404d5d 	.word	0x00404d5d

00403fc0 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403fc0:	b480      	push	{r7}
  403fc2:	b083      	sub	sp, #12
  403fc4:	af00      	add	r7, sp, #0
  403fc6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403fc8:	687b      	ldr	r3, [r7, #4]
  403fca:	2b07      	cmp	r3, #7
  403fcc:	d825      	bhi.n	40401a <osc_get_rate+0x5a>
  403fce:	a201      	add	r2, pc, #4	; (adr r2, 403fd4 <osc_get_rate+0x14>)
  403fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403fd4:	00403ff5 	.word	0x00403ff5
  403fd8:	00403ffb 	.word	0x00403ffb
  403fdc:	00404001 	.word	0x00404001
  403fe0:	00404007 	.word	0x00404007
  403fe4:	0040400b 	.word	0x0040400b
  403fe8:	0040400f 	.word	0x0040400f
  403fec:	00404013 	.word	0x00404013
  403ff0:	00404017 	.word	0x00404017
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403ff4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403ff8:	e010      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403ffa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403ffe:	e00d      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  404000:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404004:	e00a      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  404006:	4b08      	ldr	r3, [pc, #32]	; (404028 <osc_get_rate+0x68>)
  404008:	e008      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40400a:	4b08      	ldr	r3, [pc, #32]	; (40402c <osc_get_rate+0x6c>)
  40400c:	e006      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40400e:	4b08      	ldr	r3, [pc, #32]	; (404030 <osc_get_rate+0x70>)
  404010:	e004      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  404012:	4b07      	ldr	r3, [pc, #28]	; (404030 <osc_get_rate+0x70>)
  404014:	e002      	b.n	40401c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  404016:	4b06      	ldr	r3, [pc, #24]	; (404030 <osc_get_rate+0x70>)
  404018:	e000      	b.n	40401c <osc_get_rate+0x5c>
	}

	return 0;
  40401a:	2300      	movs	r3, #0
}
  40401c:	4618      	mov	r0, r3
  40401e:	370c      	adds	r7, #12
  404020:	46bd      	mov	sp, r7
  404022:	bc80      	pop	{r7}
  404024:	4770      	bx	lr
  404026:	bf00      	nop
  404028:	003d0900 	.word	0x003d0900
  40402c:	007a1200 	.word	0x007a1200
  404030:	00b71b00 	.word	0x00b71b00

00404034 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  404034:	b580      	push	{r7, lr}
  404036:	b082      	sub	sp, #8
  404038:	af00      	add	r7, sp, #0
  40403a:	4603      	mov	r3, r0
  40403c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40403e:	bf00      	nop
  404040:	79fb      	ldrb	r3, [r7, #7]
  404042:	4618      	mov	r0, r3
  404044:	4b05      	ldr	r3, [pc, #20]	; (40405c <osc_wait_ready+0x28>)
  404046:	4798      	blx	r3
  404048:	4603      	mov	r3, r0
  40404a:	f083 0301 	eor.w	r3, r3, #1
  40404e:	b2db      	uxtb	r3, r3
  404050:	2b00      	cmp	r3, #0
  404052:	d1f5      	bne.n	404040 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  404054:	bf00      	nop
  404056:	3708      	adds	r7, #8
  404058:	46bd      	mov	sp, r7
  40405a:	bd80      	pop	{r7, pc}
  40405c:	00403f51 	.word	0x00403f51

00404060 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  404060:	b580      	push	{r7, lr}
  404062:	b086      	sub	sp, #24
  404064:	af00      	add	r7, sp, #0
  404066:	60f8      	str	r0, [r7, #12]
  404068:	607a      	str	r2, [r7, #4]
  40406a:	603b      	str	r3, [r7, #0]
  40406c:	460b      	mov	r3, r1
  40406e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  404070:	7afb      	ldrb	r3, [r7, #11]
  404072:	4618      	mov	r0, r3
  404074:	4b0d      	ldr	r3, [pc, #52]	; (4040ac <pll_config_init+0x4c>)
  404076:	4798      	blx	r3
  404078:	4602      	mov	r2, r0
  40407a:	687b      	ldr	r3, [r7, #4]
  40407c:	fbb2 f3f3 	udiv	r3, r2, r3
  404080:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  404082:	697b      	ldr	r3, [r7, #20]
  404084:	683a      	ldr	r2, [r7, #0]
  404086:	fb02 f303 	mul.w	r3, r2, r3
  40408a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40408c:	683b      	ldr	r3, [r7, #0]
  40408e:	3b01      	subs	r3, #1
  404090:	041a      	lsls	r2, r3, #16
  404092:	4b07      	ldr	r3, [pc, #28]	; (4040b0 <pll_config_init+0x50>)
  404094:	4013      	ands	r3, r2
  404096:	687a      	ldr	r2, [r7, #4]
  404098:	b2d2      	uxtb	r2, r2
  40409a:	4313      	orrs	r3, r2
  40409c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4040a0:	68fb      	ldr	r3, [r7, #12]
  4040a2:	601a      	str	r2, [r3, #0]
}
  4040a4:	bf00      	nop
  4040a6:	3718      	adds	r7, #24
  4040a8:	46bd      	mov	sp, r7
  4040aa:	bd80      	pop	{r7, pc}
  4040ac:	00403fc1 	.word	0x00403fc1
  4040b0:	07ff0000 	.word	0x07ff0000

004040b4 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4040b4:	b580      	push	{r7, lr}
  4040b6:	b082      	sub	sp, #8
  4040b8:	af00      	add	r7, sp, #0
  4040ba:	6078      	str	r0, [r7, #4]
  4040bc:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4040be:	683b      	ldr	r3, [r7, #0]
  4040c0:	2b00      	cmp	r3, #0
  4040c2:	d108      	bne.n	4040d6 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4040c4:	4b09      	ldr	r3, [pc, #36]	; (4040ec <pll_enable+0x38>)
  4040c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4040c8:	4a09      	ldr	r2, [pc, #36]	; (4040f0 <pll_enable+0x3c>)
  4040ca:	687b      	ldr	r3, [r7, #4]
  4040cc:	681b      	ldr	r3, [r3, #0]
  4040ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4040d2:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  4040d4:	e005      	b.n	4040e2 <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  4040d6:	4b07      	ldr	r3, [pc, #28]	; (4040f4 <pll_enable+0x40>)
  4040d8:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4040da:	4a05      	ldr	r2, [pc, #20]	; (4040f0 <pll_enable+0x3c>)
  4040dc:	687b      	ldr	r3, [r7, #4]
  4040de:	681b      	ldr	r3, [r3, #0]
  4040e0:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  4040e2:	bf00      	nop
  4040e4:	3708      	adds	r7, #8
  4040e6:	46bd      	mov	sp, r7
  4040e8:	bd80      	pop	{r7, pc}
  4040ea:	bf00      	nop
  4040ec:	00404d75 	.word	0x00404d75
  4040f0:	400e0400 	.word	0x400e0400
  4040f4:	00404da5 	.word	0x00404da5

004040f8 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4040f8:	b580      	push	{r7, lr}
  4040fa:	b082      	sub	sp, #8
  4040fc:	af00      	add	r7, sp, #0
  4040fe:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  404100:	687b      	ldr	r3, [r7, #4]
  404102:	2b00      	cmp	r3, #0
  404104:	d103      	bne.n	40410e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  404106:	4b05      	ldr	r3, [pc, #20]	; (40411c <pll_is_locked+0x24>)
  404108:	4798      	blx	r3
  40410a:	4603      	mov	r3, r0
  40410c:	e002      	b.n	404114 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  40410e:	4b04      	ldr	r3, [pc, #16]	; (404120 <pll_is_locked+0x28>)
  404110:	4798      	blx	r3
  404112:	4603      	mov	r3, r0
	}
}
  404114:	4618      	mov	r0, r3
  404116:	3708      	adds	r7, #8
  404118:	46bd      	mov	sp, r7
  40411a:	bd80      	pop	{r7, pc}
  40411c:	00404d8d 	.word	0x00404d8d
  404120:	00404dbd 	.word	0x00404dbd

00404124 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  404124:	b580      	push	{r7, lr}
  404126:	b082      	sub	sp, #8
  404128:	af00      	add	r7, sp, #0
  40412a:	4603      	mov	r3, r0
  40412c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40412e:	79fb      	ldrb	r3, [r7, #7]
  404130:	3b03      	subs	r3, #3
  404132:	2b04      	cmp	r3, #4
  404134:	d808      	bhi.n	404148 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  404136:	79fb      	ldrb	r3, [r7, #7]
  404138:	4618      	mov	r0, r3
  40413a:	4b06      	ldr	r3, [pc, #24]	; (404154 <pll_enable_source+0x30>)
  40413c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40413e:	79fb      	ldrb	r3, [r7, #7]
  404140:	4618      	mov	r0, r3
  404142:	4b05      	ldr	r3, [pc, #20]	; (404158 <pll_enable_source+0x34>)
  404144:	4798      	blx	r3
		break;
  404146:	e000      	b.n	40414a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  404148:	bf00      	nop
	}
}
  40414a:	bf00      	nop
  40414c:	3708      	adds	r7, #8
  40414e:	46bd      	mov	sp, r7
  404150:	bd80      	pop	{r7, pc}
  404152:	bf00      	nop
  404154:	00403ec9 	.word	0x00403ec9
  404158:	00404035 	.word	0x00404035

0040415c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40415c:	b580      	push	{r7, lr}
  40415e:	b082      	sub	sp, #8
  404160:	af00      	add	r7, sp, #0
  404162:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  404164:	bf00      	nop
  404166:	6878      	ldr	r0, [r7, #4]
  404168:	4b04      	ldr	r3, [pc, #16]	; (40417c <pll_wait_for_lock+0x20>)
  40416a:	4798      	blx	r3
  40416c:	4603      	mov	r3, r0
  40416e:	2b00      	cmp	r3, #0
  404170:	d0f9      	beq.n	404166 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  404172:	2300      	movs	r3, #0
}
  404174:	4618      	mov	r0, r3
  404176:	3708      	adds	r7, #8
  404178:	46bd      	mov	sp, r7
  40417a:	bd80      	pop	{r7, pc}
  40417c:	004040f9 	.word	0x004040f9

00404180 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  404180:	b580      	push	{r7, lr}
  404182:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  404184:	2006      	movs	r0, #6
  404186:	4b04      	ldr	r3, [pc, #16]	; (404198 <sysclk_get_main_hz+0x18>)
  404188:	4798      	blx	r3
  40418a:	4602      	mov	r2, r0
  40418c:	4613      	mov	r3, r2
  40418e:	009b      	lsls	r3, r3, #2
  404190:	4413      	add	r3, r2
  404192:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  404194:	4618      	mov	r0, r3
  404196:	bd80      	pop	{r7, pc}
  404198:	00403fc1 	.word	0x00403fc1

0040419c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40419c:	b580      	push	{r7, lr}
  40419e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4041a0:	4b02      	ldr	r3, [pc, #8]	; (4041ac <sysclk_get_cpu_hz+0x10>)
  4041a2:	4798      	blx	r3
  4041a4:	4603      	mov	r3, r0
  4041a6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4041a8:	4618      	mov	r0, r3
  4041aa:	bd80      	pop	{r7, pc}
  4041ac:	00404181 	.word	0x00404181

004041b0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4041b0:	b590      	push	{r4, r7, lr}
  4041b2:	b083      	sub	sp, #12
  4041b4:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4041b6:	4811      	ldr	r0, [pc, #68]	; (4041fc <sysclk_init+0x4c>)
  4041b8:	4b11      	ldr	r3, [pc, #68]	; (404200 <sysclk_init+0x50>)
  4041ba:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4041bc:	2006      	movs	r0, #6
  4041be:	4b11      	ldr	r3, [pc, #68]	; (404204 <sysclk_init+0x54>)
  4041c0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4041c2:	1d38      	adds	r0, r7, #4
  4041c4:	2314      	movs	r3, #20
  4041c6:	2201      	movs	r2, #1
  4041c8:	2106      	movs	r1, #6
  4041ca:	4c0f      	ldr	r4, [pc, #60]	; (404208 <sysclk_init+0x58>)
  4041cc:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4041ce:	1d3b      	adds	r3, r7, #4
  4041d0:	2100      	movs	r1, #0
  4041d2:	4618      	mov	r0, r3
  4041d4:	4b0d      	ldr	r3, [pc, #52]	; (40420c <sysclk_init+0x5c>)
  4041d6:	4798      	blx	r3
		pll_wait_for_lock(0);
  4041d8:	2000      	movs	r0, #0
  4041da:	4b0d      	ldr	r3, [pc, #52]	; (404210 <sysclk_init+0x60>)
  4041dc:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4041de:	2010      	movs	r0, #16
  4041e0:	4b0c      	ldr	r3, [pc, #48]	; (404214 <sysclk_init+0x64>)
  4041e2:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4041e4:	4b0c      	ldr	r3, [pc, #48]	; (404218 <sysclk_init+0x68>)
  4041e6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4041e8:	4b0c      	ldr	r3, [pc, #48]	; (40421c <sysclk_init+0x6c>)
  4041ea:	4798      	blx	r3
  4041ec:	4603      	mov	r3, r0
  4041ee:	4618      	mov	r0, r3
  4041f0:	4b03      	ldr	r3, [pc, #12]	; (404200 <sysclk_init+0x50>)
  4041f2:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4041f4:	bf00      	nop
  4041f6:	370c      	adds	r7, #12
  4041f8:	46bd      	mov	sp, r7
  4041fa:	bd90      	pop	{r4, r7, pc}
  4041fc:	07270e00 	.word	0x07270e00
  404200:	004050c1 	.word	0x004050c1
  404204:	00404125 	.word	0x00404125
  404208:	00404061 	.word	0x00404061
  40420c:	004040b5 	.word	0x004040b5
  404210:	0040415d 	.word	0x0040415d
  404214:	00404b89 	.word	0x00404b89
  404218:	00404f25 	.word	0x00404f25
  40421c:	0040419d 	.word	0x0040419d

00404220 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  404220:	b480      	push	{r7}
  404222:	b085      	sub	sp, #20
  404224:	af00      	add	r7, sp, #0
  404226:	60f8      	str	r0, [r7, #12]
  404228:	60b9      	str	r1, [r7, #8]
  40422a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40422c:	687b      	ldr	r3, [r7, #4]
  40422e:	2b00      	cmp	r3, #0
  404230:	d003      	beq.n	40423a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  404232:	68fb      	ldr	r3, [r7, #12]
  404234:	68ba      	ldr	r2, [r7, #8]
  404236:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  404238:	e002      	b.n	404240 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40423a:	68fb      	ldr	r3, [r7, #12]
  40423c:	68ba      	ldr	r2, [r7, #8]
  40423e:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  404240:	bf00      	nop
  404242:	3714      	adds	r7, #20
  404244:	46bd      	mov	sp, r7
  404246:	bc80      	pop	{r7}
  404248:	4770      	bx	lr
  40424a:	bf00      	nop

0040424c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40424c:	b480      	push	{r7}
  40424e:	b087      	sub	sp, #28
  404250:	af00      	add	r7, sp, #0
  404252:	60f8      	str	r0, [r7, #12]
  404254:	60b9      	str	r1, [r7, #8]
  404256:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  404258:	68fb      	ldr	r3, [r7, #12]
  40425a:	687a      	ldr	r2, [r7, #4]
  40425c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40425e:	68bb      	ldr	r3, [r7, #8]
  404260:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404264:	d04a      	beq.n	4042fc <pio_set_peripheral+0xb0>
  404266:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40426a:	d808      	bhi.n	40427e <pio_set_peripheral+0x32>
  40426c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404270:	d016      	beq.n	4042a0 <pio_set_peripheral+0x54>
  404272:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404276:	d02c      	beq.n	4042d2 <pio_set_peripheral+0x86>
  404278:	2b00      	cmp	r3, #0
  40427a:	d069      	beq.n	404350 <pio_set_peripheral+0x104>
  40427c:	e064      	b.n	404348 <pio_set_peripheral+0xfc>
  40427e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404282:	d065      	beq.n	404350 <pio_set_peripheral+0x104>
  404284:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404288:	d803      	bhi.n	404292 <pio_set_peripheral+0x46>
  40428a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40428e:	d04a      	beq.n	404326 <pio_set_peripheral+0xda>
  404290:	e05a      	b.n	404348 <pio_set_peripheral+0xfc>
  404292:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404296:	d05b      	beq.n	404350 <pio_set_peripheral+0x104>
  404298:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40429c:	d058      	beq.n	404350 <pio_set_peripheral+0x104>
  40429e:	e053      	b.n	404348 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4042a0:	68fb      	ldr	r3, [r7, #12]
  4042a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4042a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4042a6:	68fb      	ldr	r3, [r7, #12]
  4042a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4042aa:	687b      	ldr	r3, [r7, #4]
  4042ac:	43d9      	mvns	r1, r3
  4042ae:	697b      	ldr	r3, [r7, #20]
  4042b0:	400b      	ands	r3, r1
  4042b2:	401a      	ands	r2, r3
  4042b4:	68fb      	ldr	r3, [r7, #12]
  4042b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4042b8:	68fb      	ldr	r3, [r7, #12]
  4042ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4042bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4042be:	68fb      	ldr	r3, [r7, #12]
  4042c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4042c2:	687b      	ldr	r3, [r7, #4]
  4042c4:	43d9      	mvns	r1, r3
  4042c6:	697b      	ldr	r3, [r7, #20]
  4042c8:	400b      	ands	r3, r1
  4042ca:	401a      	ands	r2, r3
  4042cc:	68fb      	ldr	r3, [r7, #12]
  4042ce:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4042d0:	e03a      	b.n	404348 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4042d2:	68fb      	ldr	r3, [r7, #12]
  4042d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4042d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4042d8:	687a      	ldr	r2, [r7, #4]
  4042da:	697b      	ldr	r3, [r7, #20]
  4042dc:	431a      	orrs	r2, r3
  4042de:	68fb      	ldr	r3, [r7, #12]
  4042e0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4042e2:	68fb      	ldr	r3, [r7, #12]
  4042e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4042e6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4042e8:	68fb      	ldr	r3, [r7, #12]
  4042ea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4042ec:	687b      	ldr	r3, [r7, #4]
  4042ee:	43d9      	mvns	r1, r3
  4042f0:	697b      	ldr	r3, [r7, #20]
  4042f2:	400b      	ands	r3, r1
  4042f4:	401a      	ands	r2, r3
  4042f6:	68fb      	ldr	r3, [r7, #12]
  4042f8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4042fa:	e025      	b.n	404348 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4042fc:	68fb      	ldr	r3, [r7, #12]
  4042fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404300:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404302:	68fb      	ldr	r3, [r7, #12]
  404304:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  404306:	687b      	ldr	r3, [r7, #4]
  404308:	43d9      	mvns	r1, r3
  40430a:	697b      	ldr	r3, [r7, #20]
  40430c:	400b      	ands	r3, r1
  40430e:	401a      	ands	r2, r3
  404310:	68fb      	ldr	r3, [r7, #12]
  404312:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404314:	68fb      	ldr	r3, [r7, #12]
  404316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404318:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40431a:	687a      	ldr	r2, [r7, #4]
  40431c:	697b      	ldr	r3, [r7, #20]
  40431e:	431a      	orrs	r2, r3
  404320:	68fb      	ldr	r3, [r7, #12]
  404322:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404324:	e010      	b.n	404348 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404326:	68fb      	ldr	r3, [r7, #12]
  404328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40432a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40432c:	687a      	ldr	r2, [r7, #4]
  40432e:	697b      	ldr	r3, [r7, #20]
  404330:	431a      	orrs	r2, r3
  404332:	68fb      	ldr	r3, [r7, #12]
  404334:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404336:	68fb      	ldr	r3, [r7, #12]
  404338:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40433a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40433c:	687a      	ldr	r2, [r7, #4]
  40433e:	697b      	ldr	r3, [r7, #20]
  404340:	431a      	orrs	r2, r3
  404342:	68fb      	ldr	r3, [r7, #12]
  404344:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404346:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  404348:	68fb      	ldr	r3, [r7, #12]
  40434a:	687a      	ldr	r2, [r7, #4]
  40434c:	605a      	str	r2, [r3, #4]
  40434e:	e000      	b.n	404352 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  404350:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  404352:	371c      	adds	r7, #28
  404354:	46bd      	mov	sp, r7
  404356:	bc80      	pop	{r7}
  404358:	4770      	bx	lr
  40435a:	bf00      	nop

0040435c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40435c:	b580      	push	{r7, lr}
  40435e:	b084      	sub	sp, #16
  404360:	af00      	add	r7, sp, #0
  404362:	60f8      	str	r0, [r7, #12]
  404364:	60b9      	str	r1, [r7, #8]
  404366:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  404368:	68b9      	ldr	r1, [r7, #8]
  40436a:	68f8      	ldr	r0, [r7, #12]
  40436c:	4b19      	ldr	r3, [pc, #100]	; (4043d4 <pio_set_input+0x78>)
  40436e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  404370:	687b      	ldr	r3, [r7, #4]
  404372:	f003 0301 	and.w	r3, r3, #1
  404376:	461a      	mov	r2, r3
  404378:	68b9      	ldr	r1, [r7, #8]
  40437a:	68f8      	ldr	r0, [r7, #12]
  40437c:	4b16      	ldr	r3, [pc, #88]	; (4043d8 <pio_set_input+0x7c>)
  40437e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  404380:	687b      	ldr	r3, [r7, #4]
  404382:	f003 030a 	and.w	r3, r3, #10
  404386:	2b00      	cmp	r3, #0
  404388:	d003      	beq.n	404392 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40438a:	68fb      	ldr	r3, [r7, #12]
  40438c:	68ba      	ldr	r2, [r7, #8]
  40438e:	621a      	str	r2, [r3, #32]
  404390:	e002      	b.n	404398 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  404392:	68fb      	ldr	r3, [r7, #12]
  404394:	68ba      	ldr	r2, [r7, #8]
  404396:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  404398:	687b      	ldr	r3, [r7, #4]
  40439a:	f003 0302 	and.w	r3, r3, #2
  40439e:	2b00      	cmp	r3, #0
  4043a0:	d004      	beq.n	4043ac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4043a2:	68fb      	ldr	r3, [r7, #12]
  4043a4:	68ba      	ldr	r2, [r7, #8]
  4043a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4043aa:	e008      	b.n	4043be <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4043ac:	687b      	ldr	r3, [r7, #4]
  4043ae:	f003 0308 	and.w	r3, r3, #8
  4043b2:	2b00      	cmp	r3, #0
  4043b4:	d003      	beq.n	4043be <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4043b6:	68fb      	ldr	r3, [r7, #12]
  4043b8:	68ba      	ldr	r2, [r7, #8]
  4043ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4043be:	68fb      	ldr	r3, [r7, #12]
  4043c0:	68ba      	ldr	r2, [r7, #8]
  4043c2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4043c4:	68fb      	ldr	r3, [r7, #12]
  4043c6:	68ba      	ldr	r2, [r7, #8]
  4043c8:	601a      	str	r2, [r3, #0]
}
  4043ca:	bf00      	nop
  4043cc:	3710      	adds	r7, #16
  4043ce:	46bd      	mov	sp, r7
  4043d0:	bd80      	pop	{r7, pc}
  4043d2:	bf00      	nop
  4043d4:	004044c9 	.word	0x004044c9
  4043d8:	00404221 	.word	0x00404221

004043dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4043dc:	b580      	push	{r7, lr}
  4043de:	b084      	sub	sp, #16
  4043e0:	af00      	add	r7, sp, #0
  4043e2:	60f8      	str	r0, [r7, #12]
  4043e4:	60b9      	str	r1, [r7, #8]
  4043e6:	607a      	str	r2, [r7, #4]
  4043e8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4043ea:	68b9      	ldr	r1, [r7, #8]
  4043ec:	68f8      	ldr	r0, [r7, #12]
  4043ee:	4b12      	ldr	r3, [pc, #72]	; (404438 <pio_set_output+0x5c>)
  4043f0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4043f2:	69ba      	ldr	r2, [r7, #24]
  4043f4:	68b9      	ldr	r1, [r7, #8]
  4043f6:	68f8      	ldr	r0, [r7, #12]
  4043f8:	4b10      	ldr	r3, [pc, #64]	; (40443c <pio_set_output+0x60>)
  4043fa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4043fc:	683b      	ldr	r3, [r7, #0]
  4043fe:	2b00      	cmp	r3, #0
  404400:	d003      	beq.n	40440a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  404402:	68fb      	ldr	r3, [r7, #12]
  404404:	68ba      	ldr	r2, [r7, #8]
  404406:	651a      	str	r2, [r3, #80]	; 0x50
  404408:	e002      	b.n	404410 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40440a:	68fb      	ldr	r3, [r7, #12]
  40440c:	68ba      	ldr	r2, [r7, #8]
  40440e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  404410:	687b      	ldr	r3, [r7, #4]
  404412:	2b00      	cmp	r3, #0
  404414:	d003      	beq.n	40441e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  404416:	68fb      	ldr	r3, [r7, #12]
  404418:	68ba      	ldr	r2, [r7, #8]
  40441a:	631a      	str	r2, [r3, #48]	; 0x30
  40441c:	e002      	b.n	404424 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40441e:	68fb      	ldr	r3, [r7, #12]
  404420:	68ba      	ldr	r2, [r7, #8]
  404422:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  404424:	68fb      	ldr	r3, [r7, #12]
  404426:	68ba      	ldr	r2, [r7, #8]
  404428:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40442a:	68fb      	ldr	r3, [r7, #12]
  40442c:	68ba      	ldr	r2, [r7, #8]
  40442e:	601a      	str	r2, [r3, #0]
}
  404430:	bf00      	nop
  404432:	3710      	adds	r7, #16
  404434:	46bd      	mov	sp, r7
  404436:	bd80      	pop	{r7, pc}
  404438:	004044c9 	.word	0x004044c9
  40443c:	00404221 	.word	0x00404221

00404440 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  404440:	b480      	push	{r7}
  404442:	b085      	sub	sp, #20
  404444:	af00      	add	r7, sp, #0
  404446:	60f8      	str	r0, [r7, #12]
  404448:	60b9      	str	r1, [r7, #8]
  40444a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40444c:	687b      	ldr	r3, [r7, #4]
  40444e:	f003 0310 	and.w	r3, r3, #16
  404452:	2b00      	cmp	r3, #0
  404454:	d020      	beq.n	404498 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  404456:	68fb      	ldr	r3, [r7, #12]
  404458:	68ba      	ldr	r2, [r7, #8]
  40445a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40445e:	687b      	ldr	r3, [r7, #4]
  404460:	f003 0320 	and.w	r3, r3, #32
  404464:	2b00      	cmp	r3, #0
  404466:	d004      	beq.n	404472 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  404468:	68fb      	ldr	r3, [r7, #12]
  40446a:	68ba      	ldr	r2, [r7, #8]
  40446c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  404470:	e003      	b.n	40447a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  404472:	68fb      	ldr	r3, [r7, #12]
  404474:	68ba      	ldr	r2, [r7, #8]
  404476:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40447a:	687b      	ldr	r3, [r7, #4]
  40447c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  404480:	2b00      	cmp	r3, #0
  404482:	d004      	beq.n	40448e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  404484:	68fb      	ldr	r3, [r7, #12]
  404486:	68ba      	ldr	r2, [r7, #8]
  404488:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40448c:	e008      	b.n	4044a0 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40448e:	68fb      	ldr	r3, [r7, #12]
  404490:	68ba      	ldr	r2, [r7, #8]
  404492:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  404496:	e003      	b.n	4044a0 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  404498:	68fb      	ldr	r3, [r7, #12]
  40449a:	68ba      	ldr	r2, [r7, #8]
  40449c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4044a0:	bf00      	nop
  4044a2:	3714      	adds	r7, #20
  4044a4:	46bd      	mov	sp, r7
  4044a6:	bc80      	pop	{r7}
  4044a8:	4770      	bx	lr
  4044aa:	bf00      	nop

004044ac <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4044ac:	b480      	push	{r7}
  4044ae:	b083      	sub	sp, #12
  4044b0:	af00      	add	r7, sp, #0
  4044b2:	6078      	str	r0, [r7, #4]
  4044b4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4044b6:	687b      	ldr	r3, [r7, #4]
  4044b8:	683a      	ldr	r2, [r7, #0]
  4044ba:	641a      	str	r2, [r3, #64]	; 0x40
}
  4044bc:	bf00      	nop
  4044be:	370c      	adds	r7, #12
  4044c0:	46bd      	mov	sp, r7
  4044c2:	bc80      	pop	{r7}
  4044c4:	4770      	bx	lr
  4044c6:	bf00      	nop

004044c8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4044c8:	b480      	push	{r7}
  4044ca:	b083      	sub	sp, #12
  4044cc:	af00      	add	r7, sp, #0
  4044ce:	6078      	str	r0, [r7, #4]
  4044d0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4044d2:	687b      	ldr	r3, [r7, #4]
  4044d4:	683a      	ldr	r2, [r7, #0]
  4044d6:	645a      	str	r2, [r3, #68]	; 0x44
}
  4044d8:	bf00      	nop
  4044da:	370c      	adds	r7, #12
  4044dc:	46bd      	mov	sp, r7
  4044de:	bc80      	pop	{r7}
  4044e0:	4770      	bx	lr
  4044e2:	bf00      	nop

004044e4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4044e4:	b480      	push	{r7}
  4044e6:	b083      	sub	sp, #12
  4044e8:	af00      	add	r7, sp, #0
  4044ea:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4044ec:	687b      	ldr	r3, [r7, #4]
  4044ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4044f0:	4618      	mov	r0, r3
  4044f2:	370c      	adds	r7, #12
  4044f4:	46bd      	mov	sp, r7
  4044f6:	bc80      	pop	{r7}
  4044f8:	4770      	bx	lr
  4044fa:	bf00      	nop

004044fc <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4044fc:	b480      	push	{r7}
  4044fe:	b083      	sub	sp, #12
  404500:	af00      	add	r7, sp, #0
  404502:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  404504:	687b      	ldr	r3, [r7, #4]
  404506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  404508:	4618      	mov	r0, r3
  40450a:	370c      	adds	r7, #12
  40450c:	46bd      	mov	sp, r7
  40450e:	bc80      	pop	{r7}
  404510:	4770      	bx	lr
  404512:	bf00      	nop

00404514 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  404514:	b580      	push	{r7, lr}
  404516:	b084      	sub	sp, #16
  404518:	af00      	add	r7, sp, #0
  40451a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40451c:	6878      	ldr	r0, [r7, #4]
  40451e:	4b08      	ldr	r3, [pc, #32]	; (404540 <pio_set_pin_high+0x2c>)
  404520:	4798      	blx	r3
  404522:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  404524:	687b      	ldr	r3, [r7, #4]
  404526:	f003 031f 	and.w	r3, r3, #31
  40452a:	2201      	movs	r2, #1
  40452c:	fa02 f303 	lsl.w	r3, r2, r3
  404530:	461a      	mov	r2, r3
  404532:	68fb      	ldr	r3, [r7, #12]
  404534:	631a      	str	r2, [r3, #48]	; 0x30
}
  404536:	bf00      	nop
  404538:	3710      	adds	r7, #16
  40453a:	46bd      	mov	sp, r7
  40453c:	bd80      	pop	{r7, pc}
  40453e:	bf00      	nop
  404540:	00404851 	.word	0x00404851

00404544 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  404544:	b580      	push	{r7, lr}
  404546:	b084      	sub	sp, #16
  404548:	af00      	add	r7, sp, #0
  40454a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40454c:	6878      	ldr	r0, [r7, #4]
  40454e:	4b08      	ldr	r3, [pc, #32]	; (404570 <pio_set_pin_low+0x2c>)
  404550:	4798      	blx	r3
  404552:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  404554:	687b      	ldr	r3, [r7, #4]
  404556:	f003 031f 	and.w	r3, r3, #31
  40455a:	2201      	movs	r2, #1
  40455c:	fa02 f303 	lsl.w	r3, r2, r3
  404560:	461a      	mov	r2, r3
  404562:	68fb      	ldr	r3, [r7, #12]
  404564:	635a      	str	r2, [r3, #52]	; 0x34
}
  404566:	bf00      	nop
  404568:	3710      	adds	r7, #16
  40456a:	46bd      	mov	sp, r7
  40456c:	bd80      	pop	{r7, pc}
  40456e:	bf00      	nop
  404570:	00404851 	.word	0x00404851

00404574 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  404574:	b590      	push	{r4, r7, lr}
  404576:	b087      	sub	sp, #28
  404578:	af02      	add	r7, sp, #8
  40457a:	6078      	str	r0, [r7, #4]
  40457c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40457e:	6878      	ldr	r0, [r7, #4]
  404580:	4b63      	ldr	r3, [pc, #396]	; (404710 <pio_configure_pin+0x19c>)
  404582:	4798      	blx	r3
  404584:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404586:	683b      	ldr	r3, [r7, #0]
  404588:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  40458c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404590:	d067      	beq.n	404662 <pio_configure_pin+0xee>
  404592:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404596:	d809      	bhi.n	4045ac <pio_configure_pin+0x38>
  404598:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40459c:	d02b      	beq.n	4045f6 <pio_configure_pin+0x82>
  40459e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4045a2:	d043      	beq.n	40462c <pio_configure_pin+0xb8>
  4045a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4045a8:	d00a      	beq.n	4045c0 <pio_configure_pin+0x4c>
  4045aa:	e0a9      	b.n	404700 <pio_configure_pin+0x18c>
  4045ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4045b0:	d07e      	beq.n	4046b0 <pio_configure_pin+0x13c>
  4045b2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4045b6:	d07b      	beq.n	4046b0 <pio_configure_pin+0x13c>
  4045b8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4045bc:	d06c      	beq.n	404698 <pio_configure_pin+0x124>
  4045be:	e09f      	b.n	404700 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4045c0:	687b      	ldr	r3, [r7, #4]
  4045c2:	f003 031f 	and.w	r3, r3, #31
  4045c6:	2201      	movs	r2, #1
  4045c8:	fa02 f303 	lsl.w	r3, r2, r3
  4045cc:	461a      	mov	r2, r3
  4045ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4045d2:	68f8      	ldr	r0, [r7, #12]
  4045d4:	4b4f      	ldr	r3, [pc, #316]	; (404714 <pio_configure_pin+0x1a0>)
  4045d6:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4045d8:	687b      	ldr	r3, [r7, #4]
  4045da:	f003 031f 	and.w	r3, r3, #31
  4045de:	2201      	movs	r2, #1
  4045e0:	fa02 f303 	lsl.w	r3, r2, r3
  4045e4:	4619      	mov	r1, r3
  4045e6:	683b      	ldr	r3, [r7, #0]
  4045e8:	f003 0301 	and.w	r3, r3, #1
  4045ec:	461a      	mov	r2, r3
  4045ee:	68f8      	ldr	r0, [r7, #12]
  4045f0:	4b49      	ldr	r3, [pc, #292]	; (404718 <pio_configure_pin+0x1a4>)
  4045f2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4045f4:	e086      	b.n	404704 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4045f6:	687b      	ldr	r3, [r7, #4]
  4045f8:	f003 031f 	and.w	r3, r3, #31
  4045fc:	2201      	movs	r2, #1
  4045fe:	fa02 f303 	lsl.w	r3, r2, r3
  404602:	461a      	mov	r2, r3
  404604:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404608:	68f8      	ldr	r0, [r7, #12]
  40460a:	4b42      	ldr	r3, [pc, #264]	; (404714 <pio_configure_pin+0x1a0>)
  40460c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40460e:	687b      	ldr	r3, [r7, #4]
  404610:	f003 031f 	and.w	r3, r3, #31
  404614:	2201      	movs	r2, #1
  404616:	fa02 f303 	lsl.w	r3, r2, r3
  40461a:	4619      	mov	r1, r3
  40461c:	683b      	ldr	r3, [r7, #0]
  40461e:	f003 0301 	and.w	r3, r3, #1
  404622:	461a      	mov	r2, r3
  404624:	68f8      	ldr	r0, [r7, #12]
  404626:	4b3c      	ldr	r3, [pc, #240]	; (404718 <pio_configure_pin+0x1a4>)
  404628:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40462a:	e06b      	b.n	404704 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40462c:	687b      	ldr	r3, [r7, #4]
  40462e:	f003 031f 	and.w	r3, r3, #31
  404632:	2201      	movs	r2, #1
  404634:	fa02 f303 	lsl.w	r3, r2, r3
  404638:	461a      	mov	r2, r3
  40463a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40463e:	68f8      	ldr	r0, [r7, #12]
  404640:	4b34      	ldr	r3, [pc, #208]	; (404714 <pio_configure_pin+0x1a0>)
  404642:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404644:	687b      	ldr	r3, [r7, #4]
  404646:	f003 031f 	and.w	r3, r3, #31
  40464a:	2201      	movs	r2, #1
  40464c:	fa02 f303 	lsl.w	r3, r2, r3
  404650:	4619      	mov	r1, r3
  404652:	683b      	ldr	r3, [r7, #0]
  404654:	f003 0301 	and.w	r3, r3, #1
  404658:	461a      	mov	r2, r3
  40465a:	68f8      	ldr	r0, [r7, #12]
  40465c:	4b2e      	ldr	r3, [pc, #184]	; (404718 <pio_configure_pin+0x1a4>)
  40465e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404660:	e050      	b.n	404704 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  404662:	687b      	ldr	r3, [r7, #4]
  404664:	f003 031f 	and.w	r3, r3, #31
  404668:	2201      	movs	r2, #1
  40466a:	fa02 f303 	lsl.w	r3, r2, r3
  40466e:	461a      	mov	r2, r3
  404670:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404674:	68f8      	ldr	r0, [r7, #12]
  404676:	4b27      	ldr	r3, [pc, #156]	; (404714 <pio_configure_pin+0x1a0>)
  404678:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40467a:	687b      	ldr	r3, [r7, #4]
  40467c:	f003 031f 	and.w	r3, r3, #31
  404680:	2201      	movs	r2, #1
  404682:	fa02 f303 	lsl.w	r3, r2, r3
  404686:	4619      	mov	r1, r3
  404688:	683b      	ldr	r3, [r7, #0]
  40468a:	f003 0301 	and.w	r3, r3, #1
  40468e:	461a      	mov	r2, r3
  404690:	68f8      	ldr	r0, [r7, #12]
  404692:	4b21      	ldr	r3, [pc, #132]	; (404718 <pio_configure_pin+0x1a4>)
  404694:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404696:	e035      	b.n	404704 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  404698:	687b      	ldr	r3, [r7, #4]
  40469a:	f003 031f 	and.w	r3, r3, #31
  40469e:	2201      	movs	r2, #1
  4046a0:	fa02 f303 	lsl.w	r3, r2, r3
  4046a4:	683a      	ldr	r2, [r7, #0]
  4046a6:	4619      	mov	r1, r3
  4046a8:	68f8      	ldr	r0, [r7, #12]
  4046aa:	4b1c      	ldr	r3, [pc, #112]	; (40471c <pio_configure_pin+0x1a8>)
  4046ac:	4798      	blx	r3
		break;
  4046ae:	e029      	b.n	404704 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4046b0:	687b      	ldr	r3, [r7, #4]
  4046b2:	f003 031f 	and.w	r3, r3, #31
  4046b6:	2201      	movs	r2, #1
  4046b8:	fa02 f303 	lsl.w	r3, r2, r3
  4046bc:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4046be:	683b      	ldr	r3, [r7, #0]
  4046c0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4046c4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4046c8:	bf0c      	ite	eq
  4046ca:	2301      	moveq	r3, #1
  4046cc:	2300      	movne	r3, #0
  4046ce:	b2db      	uxtb	r3, r3
  4046d0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4046d2:	683b      	ldr	r3, [r7, #0]
  4046d4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4046d8:	2b00      	cmp	r3, #0
  4046da:	bf14      	ite	ne
  4046dc:	2301      	movne	r3, #1
  4046de:	2300      	moveq	r3, #0
  4046e0:	b2db      	uxtb	r3, r3
  4046e2:	4618      	mov	r0, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4046e4:	683b      	ldr	r3, [r7, #0]
  4046e6:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4046ea:	2b00      	cmp	r3, #0
  4046ec:	bf14      	ite	ne
  4046ee:	2301      	movne	r3, #1
  4046f0:	2300      	moveq	r3, #0
  4046f2:	b2db      	uxtb	r3, r3
  4046f4:	9300      	str	r3, [sp, #0]
  4046f6:	4603      	mov	r3, r0
  4046f8:	68f8      	ldr	r0, [r7, #12]
  4046fa:	4c09      	ldr	r4, [pc, #36]	; (404720 <pio_configure_pin+0x1ac>)
  4046fc:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4046fe:	e001      	b.n	404704 <pio_configure_pin+0x190>

	default:
		return 0;
  404700:	2300      	movs	r3, #0
  404702:	e000      	b.n	404706 <pio_configure_pin+0x192>
	}

	return 1;
  404704:	2301      	movs	r3, #1
}
  404706:	4618      	mov	r0, r3
  404708:	3714      	adds	r7, #20
  40470a:	46bd      	mov	sp, r7
  40470c:	bd90      	pop	{r4, r7, pc}
  40470e:	bf00      	nop
  404710:	00404851 	.word	0x00404851
  404714:	0040424d 	.word	0x0040424d
  404718:	00404221 	.word	0x00404221
  40471c:	0040435d 	.word	0x0040435d
  404720:	004043dd 	.word	0x004043dd

00404724 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  404724:	b590      	push	{r4, r7, lr}
  404726:	b087      	sub	sp, #28
  404728:	af02      	add	r7, sp, #8
  40472a:	60f8      	str	r0, [r7, #12]
  40472c:	60b9      	str	r1, [r7, #8]
  40472e:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404730:	687b      	ldr	r3, [r7, #4]
  404732:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  404736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40473a:	d043      	beq.n	4047c4 <pio_configure_pin_group+0xa0>
  40473c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404740:	d809      	bhi.n	404756 <pio_configure_pin_group+0x32>
  404742:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404746:	d01f      	beq.n	404788 <pio_configure_pin_group+0x64>
  404748:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40474c:	d02b      	beq.n	4047a6 <pio_configure_pin_group+0x82>
  40474e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404752:	d00a      	beq.n	40476a <pio_configure_pin_group+0x46>
  404754:	e06d      	b.n	404832 <pio_configure_pin_group+0x10e>
  404756:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40475a:	d048      	beq.n	4047ee <pio_configure_pin_group+0xca>
  40475c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404760:	d045      	beq.n	4047ee <pio_configure_pin_group+0xca>
  404762:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404766:	d03c      	beq.n	4047e2 <pio_configure_pin_group+0xbe>
  404768:	e063      	b.n	404832 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40476a:	68ba      	ldr	r2, [r7, #8]
  40476c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404770:	68f8      	ldr	r0, [r7, #12]
  404772:	4b33      	ldr	r3, [pc, #204]	; (404840 <pio_configure_pin_group+0x11c>)
  404774:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404776:	687b      	ldr	r3, [r7, #4]
  404778:	f003 0301 	and.w	r3, r3, #1
  40477c:	461a      	mov	r2, r3
  40477e:	68b9      	ldr	r1, [r7, #8]
  404780:	68f8      	ldr	r0, [r7, #12]
  404782:	4b30      	ldr	r3, [pc, #192]	; (404844 <pio_configure_pin_group+0x120>)
  404784:	4798      	blx	r3
		break;
  404786:	e056      	b.n	404836 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  404788:	68ba      	ldr	r2, [r7, #8]
  40478a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40478e:	68f8      	ldr	r0, [r7, #12]
  404790:	4b2b      	ldr	r3, [pc, #172]	; (404840 <pio_configure_pin_group+0x11c>)
  404792:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404794:	687b      	ldr	r3, [r7, #4]
  404796:	f003 0301 	and.w	r3, r3, #1
  40479a:	461a      	mov	r2, r3
  40479c:	68b9      	ldr	r1, [r7, #8]
  40479e:	68f8      	ldr	r0, [r7, #12]
  4047a0:	4b28      	ldr	r3, [pc, #160]	; (404844 <pio_configure_pin_group+0x120>)
  4047a2:	4798      	blx	r3
		break;
  4047a4:	e047      	b.n	404836 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4047a6:	68ba      	ldr	r2, [r7, #8]
  4047a8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4047ac:	68f8      	ldr	r0, [r7, #12]
  4047ae:	4b24      	ldr	r3, [pc, #144]	; (404840 <pio_configure_pin_group+0x11c>)
  4047b0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4047b2:	687b      	ldr	r3, [r7, #4]
  4047b4:	f003 0301 	and.w	r3, r3, #1
  4047b8:	461a      	mov	r2, r3
  4047ba:	68b9      	ldr	r1, [r7, #8]
  4047bc:	68f8      	ldr	r0, [r7, #12]
  4047be:	4b21      	ldr	r3, [pc, #132]	; (404844 <pio_configure_pin_group+0x120>)
  4047c0:	4798      	blx	r3
		break;
  4047c2:	e038      	b.n	404836 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4047c4:	68ba      	ldr	r2, [r7, #8]
  4047c6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4047ca:	68f8      	ldr	r0, [r7, #12]
  4047cc:	4b1c      	ldr	r3, [pc, #112]	; (404840 <pio_configure_pin_group+0x11c>)
  4047ce:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4047d0:	687b      	ldr	r3, [r7, #4]
  4047d2:	f003 0301 	and.w	r3, r3, #1
  4047d6:	461a      	mov	r2, r3
  4047d8:	68b9      	ldr	r1, [r7, #8]
  4047da:	68f8      	ldr	r0, [r7, #12]
  4047dc:	4b19      	ldr	r3, [pc, #100]	; (404844 <pio_configure_pin_group+0x120>)
  4047de:	4798      	blx	r3
		break;
  4047e0:	e029      	b.n	404836 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4047e2:	687a      	ldr	r2, [r7, #4]
  4047e4:	68b9      	ldr	r1, [r7, #8]
  4047e6:	68f8      	ldr	r0, [r7, #12]
  4047e8:	4b17      	ldr	r3, [pc, #92]	; (404848 <pio_configure_pin_group+0x124>)
  4047ea:	4798      	blx	r3
		break;
  4047ec:	e023      	b.n	404836 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4047ee:	687b      	ldr	r3, [r7, #4]
  4047f0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4047f4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4047f8:	bf0c      	ite	eq
  4047fa:	2301      	moveq	r3, #1
  4047fc:	2300      	movne	r3, #0
  4047fe:	b2db      	uxtb	r3, r3
  404800:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  404802:	687b      	ldr	r3, [r7, #4]
  404804:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404808:	2b00      	cmp	r3, #0
  40480a:	bf14      	ite	ne
  40480c:	2301      	movne	r3, #1
  40480e:	2300      	moveq	r3, #0
  404810:	b2db      	uxtb	r3, r3
  404812:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  404814:	687b      	ldr	r3, [r7, #4]
  404816:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40481a:	2b00      	cmp	r3, #0
  40481c:	bf14      	ite	ne
  40481e:	2301      	movne	r3, #1
  404820:	2300      	moveq	r3, #0
  404822:	b2db      	uxtb	r3, r3
  404824:	9300      	str	r3, [sp, #0]
  404826:	460b      	mov	r3, r1
  404828:	68b9      	ldr	r1, [r7, #8]
  40482a:	68f8      	ldr	r0, [r7, #12]
  40482c:	4c07      	ldr	r4, [pc, #28]	; (40484c <pio_configure_pin_group+0x128>)
  40482e:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404830:	e001      	b.n	404836 <pio_configure_pin_group+0x112>

	default:
		return 0;
  404832:	2300      	movs	r3, #0
  404834:	e000      	b.n	404838 <pio_configure_pin_group+0x114>
	}

	return 1;
  404836:	2301      	movs	r3, #1
}
  404838:	4618      	mov	r0, r3
  40483a:	3714      	adds	r7, #20
  40483c:	46bd      	mov	sp, r7
  40483e:	bd90      	pop	{r4, r7, pc}
  404840:	0040424d 	.word	0x0040424d
  404844:	00404221 	.word	0x00404221
  404848:	0040435d 	.word	0x0040435d
  40484c:	004043dd 	.word	0x004043dd

00404850 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  404850:	b480      	push	{r7}
  404852:	b085      	sub	sp, #20
  404854:	af00      	add	r7, sp, #0
  404856:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  404858:	687b      	ldr	r3, [r7, #4]
  40485a:	095b      	lsrs	r3, r3, #5
  40485c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404860:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404864:	025b      	lsls	r3, r3, #9
  404866:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  404868:	68fb      	ldr	r3, [r7, #12]
}
  40486a:	4618      	mov	r0, r3
  40486c:	3714      	adds	r7, #20
  40486e:	46bd      	mov	sp, r7
  404870:	bc80      	pop	{r7}
  404872:	4770      	bx	lr

00404874 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  404874:	b480      	push	{r7}
  404876:	b083      	sub	sp, #12
  404878:	af00      	add	r7, sp, #0
  40487a:	4603      	mov	r3, r0
  40487c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40487e:	4908      	ldr	r1, [pc, #32]	; (4048a0 <NVIC_EnableIRQ+0x2c>)
  404880:	f997 3007 	ldrsb.w	r3, [r7, #7]
  404884:	095b      	lsrs	r3, r3, #5
  404886:	79fa      	ldrb	r2, [r7, #7]
  404888:	f002 021f 	and.w	r2, r2, #31
  40488c:	2001      	movs	r0, #1
  40488e:	fa00 f202 	lsl.w	r2, r0, r2
  404892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  404896:	bf00      	nop
  404898:	370c      	adds	r7, #12
  40489a:	46bd      	mov	sp, r7
  40489c:	bc80      	pop	{r7}
  40489e:	4770      	bx	lr
  4048a0:	e000e100 	.word	0xe000e100

004048a4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4048a4:	b480      	push	{r7}
  4048a6:	b083      	sub	sp, #12
  4048a8:	af00      	add	r7, sp, #0
  4048aa:	4603      	mov	r3, r0
  4048ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4048ae:	4909      	ldr	r1, [pc, #36]	; (4048d4 <NVIC_DisableIRQ+0x30>)
  4048b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4048b4:	095b      	lsrs	r3, r3, #5
  4048b6:	79fa      	ldrb	r2, [r7, #7]
  4048b8:	f002 021f 	and.w	r2, r2, #31
  4048bc:	2001      	movs	r0, #1
  4048be:	fa00 f202 	lsl.w	r2, r0, r2
  4048c2:	3320      	adds	r3, #32
  4048c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4048c8:	bf00      	nop
  4048ca:	370c      	adds	r7, #12
  4048cc:	46bd      	mov	sp, r7
  4048ce:	bc80      	pop	{r7}
  4048d0:	4770      	bx	lr
  4048d2:	bf00      	nop
  4048d4:	e000e100 	.word	0xe000e100

004048d8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4048d8:	b480      	push	{r7}
  4048da:	b083      	sub	sp, #12
  4048dc:	af00      	add	r7, sp, #0
  4048de:	4603      	mov	r3, r0
  4048e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4048e2:	4909      	ldr	r1, [pc, #36]	; (404908 <NVIC_ClearPendingIRQ+0x30>)
  4048e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4048e8:	095b      	lsrs	r3, r3, #5
  4048ea:	79fa      	ldrb	r2, [r7, #7]
  4048ec:	f002 021f 	and.w	r2, r2, #31
  4048f0:	2001      	movs	r0, #1
  4048f2:	fa00 f202 	lsl.w	r2, r0, r2
  4048f6:	3360      	adds	r3, #96	; 0x60
  4048f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4048fc:	bf00      	nop
  4048fe:	370c      	adds	r7, #12
  404900:	46bd      	mov	sp, r7
  404902:	bc80      	pop	{r7}
  404904:	4770      	bx	lr
  404906:	bf00      	nop
  404908:	e000e100 	.word	0xe000e100

0040490c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40490c:	b480      	push	{r7}
  40490e:	b083      	sub	sp, #12
  404910:	af00      	add	r7, sp, #0
  404912:	4603      	mov	r3, r0
  404914:	6039      	str	r1, [r7, #0]
  404916:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  404918:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40491c:	2b00      	cmp	r3, #0
  40491e:	da0b      	bge.n	404938 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  404920:	490d      	ldr	r1, [pc, #52]	; (404958 <NVIC_SetPriority+0x4c>)
  404922:	79fb      	ldrb	r3, [r7, #7]
  404924:	f003 030f 	and.w	r3, r3, #15
  404928:	3b04      	subs	r3, #4
  40492a:	683a      	ldr	r2, [r7, #0]
  40492c:	b2d2      	uxtb	r2, r2
  40492e:	0112      	lsls	r2, r2, #4
  404930:	b2d2      	uxtb	r2, r2
  404932:	440b      	add	r3, r1
  404934:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  404936:	e009      	b.n	40494c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  404938:	4908      	ldr	r1, [pc, #32]	; (40495c <NVIC_SetPriority+0x50>)
  40493a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40493e:	683a      	ldr	r2, [r7, #0]
  404940:	b2d2      	uxtb	r2, r2
  404942:	0112      	lsls	r2, r2, #4
  404944:	b2d2      	uxtb	r2, r2
  404946:	440b      	add	r3, r1
  404948:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40494c:	bf00      	nop
  40494e:	370c      	adds	r7, #12
  404950:	46bd      	mov	sp, r7
  404952:	bc80      	pop	{r7}
  404954:	4770      	bx	lr
  404956:	bf00      	nop
  404958:	e000ed00 	.word	0xe000ed00
  40495c:	e000e100 	.word	0xe000e100

00404960 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  404960:	b580      	push	{r7, lr}
  404962:	b084      	sub	sp, #16
  404964:	af00      	add	r7, sp, #0
  404966:	6078      	str	r0, [r7, #4]
  404968:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40496a:	6878      	ldr	r0, [r7, #4]
  40496c:	4b2c      	ldr	r3, [pc, #176]	; (404a20 <pio_handler_process+0xc0>)
  40496e:	4798      	blx	r3
  404970:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  404972:	6878      	ldr	r0, [r7, #4]
  404974:	4b2b      	ldr	r3, [pc, #172]	; (404a24 <pio_handler_process+0xc4>)
  404976:	4798      	blx	r3
  404978:	4602      	mov	r2, r0
  40497a:	68fb      	ldr	r3, [r7, #12]
  40497c:	4013      	ands	r3, r2
  40497e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  404980:	68fb      	ldr	r3, [r7, #12]
  404982:	2b00      	cmp	r3, #0
  404984:	d03c      	beq.n	404a00 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  404986:	2300      	movs	r3, #0
  404988:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40498a:	e034      	b.n	4049f6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40498c:	4a26      	ldr	r2, [pc, #152]	; (404a28 <pio_handler_process+0xc8>)
  40498e:	68bb      	ldr	r3, [r7, #8]
  404990:	011b      	lsls	r3, r3, #4
  404992:	4413      	add	r3, r2
  404994:	681a      	ldr	r2, [r3, #0]
  404996:	683b      	ldr	r3, [r7, #0]
  404998:	429a      	cmp	r2, r3
  40499a:	d126      	bne.n	4049ea <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40499c:	4a22      	ldr	r2, [pc, #136]	; (404a28 <pio_handler_process+0xc8>)
  40499e:	68bb      	ldr	r3, [r7, #8]
  4049a0:	011b      	lsls	r3, r3, #4
  4049a2:	4413      	add	r3, r2
  4049a4:	3304      	adds	r3, #4
  4049a6:	681a      	ldr	r2, [r3, #0]
  4049a8:	68fb      	ldr	r3, [r7, #12]
  4049aa:	4013      	ands	r3, r2
  4049ac:	2b00      	cmp	r3, #0
  4049ae:	d01c      	beq.n	4049ea <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4049b0:	4a1d      	ldr	r2, [pc, #116]	; (404a28 <pio_handler_process+0xc8>)
  4049b2:	68bb      	ldr	r3, [r7, #8]
  4049b4:	011b      	lsls	r3, r3, #4
  4049b6:	4413      	add	r3, r2
  4049b8:	330c      	adds	r3, #12
  4049ba:	681b      	ldr	r3, [r3, #0]
  4049bc:	491a      	ldr	r1, [pc, #104]	; (404a28 <pio_handler_process+0xc8>)
  4049be:	68ba      	ldr	r2, [r7, #8]
  4049c0:	0112      	lsls	r2, r2, #4
  4049c2:	440a      	add	r2, r1
  4049c4:	6810      	ldr	r0, [r2, #0]
  4049c6:	4918      	ldr	r1, [pc, #96]	; (404a28 <pio_handler_process+0xc8>)
  4049c8:	68ba      	ldr	r2, [r7, #8]
  4049ca:	0112      	lsls	r2, r2, #4
  4049cc:	440a      	add	r2, r1
  4049ce:	3204      	adds	r2, #4
  4049d0:	6812      	ldr	r2, [r2, #0]
  4049d2:	4611      	mov	r1, r2
  4049d4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4049d6:	4a14      	ldr	r2, [pc, #80]	; (404a28 <pio_handler_process+0xc8>)
  4049d8:	68bb      	ldr	r3, [r7, #8]
  4049da:	011b      	lsls	r3, r3, #4
  4049dc:	4413      	add	r3, r2
  4049de:	3304      	adds	r3, #4
  4049e0:	681b      	ldr	r3, [r3, #0]
  4049e2:	43db      	mvns	r3, r3
  4049e4:	68fa      	ldr	r2, [r7, #12]
  4049e6:	4013      	ands	r3, r2
  4049e8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4049ea:	68bb      	ldr	r3, [r7, #8]
  4049ec:	3301      	adds	r3, #1
  4049ee:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4049f0:	68bb      	ldr	r3, [r7, #8]
  4049f2:	2b06      	cmp	r3, #6
  4049f4:	d803      	bhi.n	4049fe <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4049f6:	68fb      	ldr	r3, [r7, #12]
  4049f8:	2b00      	cmp	r3, #0
  4049fa:	d1c7      	bne.n	40498c <pio_handler_process+0x2c>
  4049fc:	e000      	b.n	404a00 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4049fe:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  404a00:	4b0a      	ldr	r3, [pc, #40]	; (404a2c <pio_handler_process+0xcc>)
  404a02:	681b      	ldr	r3, [r3, #0]
  404a04:	2b00      	cmp	r3, #0
  404a06:	d007      	beq.n	404a18 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  404a08:	4b09      	ldr	r3, [pc, #36]	; (404a30 <pio_handler_process+0xd0>)
  404a0a:	681b      	ldr	r3, [r3, #0]
  404a0c:	2b00      	cmp	r3, #0
  404a0e:	d003      	beq.n	404a18 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  404a10:	4b07      	ldr	r3, [pc, #28]	; (404a30 <pio_handler_process+0xd0>)
  404a12:	681b      	ldr	r3, [r3, #0]
  404a14:	6878      	ldr	r0, [r7, #4]
  404a16:	4798      	blx	r3
		}
	}
#endif
}
  404a18:	bf00      	nop
  404a1a:	3710      	adds	r7, #16
  404a1c:	46bd      	mov	sp, r7
  404a1e:	bd80      	pop	{r7, pc}
  404a20:	004044e5 	.word	0x004044e5
  404a24:	004044fd 	.word	0x004044fd
  404a28:	2000055c 	.word	0x2000055c
  404a2c:	2000272c 	.word	0x2000272c
  404a30:	200005d0 	.word	0x200005d0

00404a34 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  404a34:	b580      	push	{r7, lr}
  404a36:	b086      	sub	sp, #24
  404a38:	af00      	add	r7, sp, #0
  404a3a:	60f8      	str	r0, [r7, #12]
  404a3c:	60b9      	str	r1, [r7, #8]
  404a3e:	607a      	str	r2, [r7, #4]
  404a40:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  404a42:	4b21      	ldr	r3, [pc, #132]	; (404ac8 <pio_handler_set+0x94>)
  404a44:	681b      	ldr	r3, [r3, #0]
  404a46:	2b06      	cmp	r3, #6
  404a48:	d901      	bls.n	404a4e <pio_handler_set+0x1a>
		return 1;
  404a4a:	2301      	movs	r3, #1
  404a4c:	e038      	b.n	404ac0 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  404a4e:	2300      	movs	r3, #0
  404a50:	75fb      	strb	r3, [r7, #23]
  404a52:	e011      	b.n	404a78 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  404a54:	7dfb      	ldrb	r3, [r7, #23]
  404a56:	011b      	lsls	r3, r3, #4
  404a58:	4a1c      	ldr	r2, [pc, #112]	; (404acc <pio_handler_set+0x98>)
  404a5a:	4413      	add	r3, r2
  404a5c:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  404a5e:	693b      	ldr	r3, [r7, #16]
  404a60:	681a      	ldr	r2, [r3, #0]
  404a62:	68bb      	ldr	r3, [r7, #8]
  404a64:	429a      	cmp	r2, r3
  404a66:	d104      	bne.n	404a72 <pio_handler_set+0x3e>
  404a68:	693b      	ldr	r3, [r7, #16]
  404a6a:	685a      	ldr	r2, [r3, #4]
  404a6c:	687b      	ldr	r3, [r7, #4]
  404a6e:	429a      	cmp	r2, r3
  404a70:	d008      	beq.n	404a84 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  404a72:	7dfb      	ldrb	r3, [r7, #23]
  404a74:	3301      	adds	r3, #1
  404a76:	75fb      	strb	r3, [r7, #23]
  404a78:	7dfa      	ldrb	r2, [r7, #23]
  404a7a:	4b13      	ldr	r3, [pc, #76]	; (404ac8 <pio_handler_set+0x94>)
  404a7c:	681b      	ldr	r3, [r3, #0]
  404a7e:	429a      	cmp	r2, r3
  404a80:	d9e8      	bls.n	404a54 <pio_handler_set+0x20>
  404a82:	e000      	b.n	404a86 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  404a84:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  404a86:	693b      	ldr	r3, [r7, #16]
  404a88:	68ba      	ldr	r2, [r7, #8]
  404a8a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  404a8c:	693b      	ldr	r3, [r7, #16]
  404a8e:	687a      	ldr	r2, [r7, #4]
  404a90:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  404a92:	693b      	ldr	r3, [r7, #16]
  404a94:	683a      	ldr	r2, [r7, #0]
  404a96:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  404a98:	693b      	ldr	r3, [r7, #16]
  404a9a:	6a3a      	ldr	r2, [r7, #32]
  404a9c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  404a9e:	7dfa      	ldrb	r2, [r7, #23]
  404aa0:	4b09      	ldr	r3, [pc, #36]	; (404ac8 <pio_handler_set+0x94>)
  404aa2:	681b      	ldr	r3, [r3, #0]
  404aa4:	3301      	adds	r3, #1
  404aa6:	429a      	cmp	r2, r3
  404aa8:	d104      	bne.n	404ab4 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  404aaa:	4b07      	ldr	r3, [pc, #28]	; (404ac8 <pio_handler_set+0x94>)
  404aac:	681b      	ldr	r3, [r3, #0]
  404aae:	3301      	adds	r3, #1
  404ab0:	4a05      	ldr	r2, [pc, #20]	; (404ac8 <pio_handler_set+0x94>)
  404ab2:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  404ab4:	683a      	ldr	r2, [r7, #0]
  404ab6:	6879      	ldr	r1, [r7, #4]
  404ab8:	68f8      	ldr	r0, [r7, #12]
  404aba:	4b05      	ldr	r3, [pc, #20]	; (404ad0 <pio_handler_set+0x9c>)
  404abc:	4798      	blx	r3

	return 0;
  404abe:	2300      	movs	r3, #0
}
  404ac0:	4618      	mov	r0, r3
  404ac2:	3718      	adds	r7, #24
  404ac4:	46bd      	mov	sp, r7
  404ac6:	bd80      	pop	{r7, pc}
  404ac8:	200005cc 	.word	0x200005cc
  404acc:	2000055c 	.word	0x2000055c
  404ad0:	00404441 	.word	0x00404441

00404ad4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  404ad4:	b580      	push	{r7, lr}
  404ad6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  404ad8:	210b      	movs	r1, #11
  404ada:	4802      	ldr	r0, [pc, #8]	; (404ae4 <PIOA_Handler+0x10>)
  404adc:	4b02      	ldr	r3, [pc, #8]	; (404ae8 <PIOA_Handler+0x14>)
  404ade:	4798      	blx	r3
}
  404ae0:	bf00      	nop
  404ae2:	bd80      	pop	{r7, pc}
  404ae4:	400e0e00 	.word	0x400e0e00
  404ae8:	00404961 	.word	0x00404961

00404aec <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  404aec:	b580      	push	{r7, lr}
  404aee:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  404af0:	210c      	movs	r1, #12
  404af2:	4802      	ldr	r0, [pc, #8]	; (404afc <PIOB_Handler+0x10>)
  404af4:	4b02      	ldr	r3, [pc, #8]	; (404b00 <PIOB_Handler+0x14>)
  404af6:	4798      	blx	r3
}
  404af8:	bf00      	nop
  404afa:	bd80      	pop	{r7, pc}
  404afc:	400e1000 	.word	0x400e1000
  404b00:	00404961 	.word	0x00404961

00404b04 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  404b04:	b580      	push	{r7, lr}
  404b06:	b086      	sub	sp, #24
  404b08:	af00      	add	r7, sp, #0
  404b0a:	60f8      	str	r0, [r7, #12]
  404b0c:	460b      	mov	r3, r1
  404b0e:	607a      	str	r2, [r7, #4]
  404b10:	72fb      	strb	r3, [r7, #11]
	uint32_t bitmask = 0;
  404b12:	2300      	movs	r3, #0
  404b14:	617b      	str	r3, [r7, #20]

	bitmask = pio_get_interrupt_mask(p_pio);
  404b16:	68f8      	ldr	r0, [r7, #12]
  404b18:	4b13      	ldr	r3, [pc, #76]	; (404b68 <pio_handler_set_priority+0x64>)
  404b1a:	4798      	blx	r3
  404b1c:	6178      	str	r0, [r7, #20]
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  404b1e:	f04f 31ff 	mov.w	r1, #4294967295
  404b22:	68f8      	ldr	r0, [r7, #12]
  404b24:	4b11      	ldr	r3, [pc, #68]	; (404b6c <pio_handler_set_priority+0x68>)
  404b26:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  404b28:	68f8      	ldr	r0, [r7, #12]
  404b2a:	4b11      	ldr	r3, [pc, #68]	; (404b70 <pio_handler_set_priority+0x6c>)
  404b2c:	4798      	blx	r3
	NVIC_DisableIRQ(ul_irqn);
  404b2e:	f997 300b 	ldrsb.w	r3, [r7, #11]
  404b32:	4618      	mov	r0, r3
  404b34:	4b0f      	ldr	r3, [pc, #60]	; (404b74 <pio_handler_set_priority+0x70>)
  404b36:	4798      	blx	r3
	NVIC_ClearPendingIRQ(ul_irqn);
  404b38:	f997 300b 	ldrsb.w	r3, [r7, #11]
  404b3c:	4618      	mov	r0, r3
  404b3e:	4b0e      	ldr	r3, [pc, #56]	; (404b78 <pio_handler_set_priority+0x74>)
  404b40:	4798      	blx	r3
	NVIC_SetPriority(ul_irqn, ul_priority);
  404b42:	f997 300b 	ldrsb.w	r3, [r7, #11]
  404b46:	6879      	ldr	r1, [r7, #4]
  404b48:	4618      	mov	r0, r3
  404b4a:	4b0c      	ldr	r3, [pc, #48]	; (404b7c <pio_handler_set_priority+0x78>)
  404b4c:	4798      	blx	r3
	NVIC_EnableIRQ(ul_irqn);
  404b4e:	f997 300b 	ldrsb.w	r3, [r7, #11]
  404b52:	4618      	mov	r0, r3
  404b54:	4b0a      	ldr	r3, [pc, #40]	; (404b80 <pio_handler_set_priority+0x7c>)
  404b56:	4798      	blx	r3
	pio_enable_interrupt(p_pio, bitmask);
  404b58:	6979      	ldr	r1, [r7, #20]
  404b5a:	68f8      	ldr	r0, [r7, #12]
  404b5c:	4b09      	ldr	r3, [pc, #36]	; (404b84 <pio_handler_set_priority+0x80>)
  404b5e:	4798      	blx	r3
}
  404b60:	bf00      	nop
  404b62:	3718      	adds	r7, #24
  404b64:	46bd      	mov	sp, r7
  404b66:	bd80      	pop	{r7, pc}
  404b68:	004044fd 	.word	0x004044fd
  404b6c:	004044c9 	.word	0x004044c9
  404b70:	004044e5 	.word	0x004044e5
  404b74:	004048a5 	.word	0x004048a5
  404b78:	004048d9 	.word	0x004048d9
  404b7c:	0040490d 	.word	0x0040490d
  404b80:	00404875 	.word	0x00404875
  404b84:	004044ad 	.word	0x004044ad

00404b88 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  404b88:	b480      	push	{r7}
  404b8a:	b085      	sub	sp, #20
  404b8c:	af00      	add	r7, sp, #0
  404b8e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  404b90:	491c      	ldr	r1, [pc, #112]	; (404c04 <pmc_switch_mck_to_pllack+0x7c>)
  404b92:	4b1c      	ldr	r3, [pc, #112]	; (404c04 <pmc_switch_mck_to_pllack+0x7c>)
  404b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404b96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  404b9a:	687b      	ldr	r3, [r7, #4]
  404b9c:	4313      	orrs	r3, r2
  404b9e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404ba0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404ba4:	60fb      	str	r3, [r7, #12]
  404ba6:	e007      	b.n	404bb8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404ba8:	68fb      	ldr	r3, [r7, #12]
  404baa:	2b00      	cmp	r3, #0
  404bac:	d101      	bne.n	404bb2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  404bae:	2301      	movs	r3, #1
  404bb0:	e023      	b.n	404bfa <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404bb2:	68fb      	ldr	r3, [r7, #12]
  404bb4:	3b01      	subs	r3, #1
  404bb6:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404bb8:	4b12      	ldr	r3, [pc, #72]	; (404c04 <pmc_switch_mck_to_pllack+0x7c>)
  404bba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404bbc:	f003 0308 	and.w	r3, r3, #8
  404bc0:	2b00      	cmp	r3, #0
  404bc2:	d0f1      	beq.n	404ba8 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  404bc4:	4a0f      	ldr	r2, [pc, #60]	; (404c04 <pmc_switch_mck_to_pllack+0x7c>)
  404bc6:	4b0f      	ldr	r3, [pc, #60]	; (404c04 <pmc_switch_mck_to_pllack+0x7c>)
  404bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404bca:	f023 0303 	bic.w	r3, r3, #3
  404bce:	f043 0302 	orr.w	r3, r3, #2
  404bd2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404bd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404bd8:	60fb      	str	r3, [r7, #12]
  404bda:	e007      	b.n	404bec <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404bdc:	68fb      	ldr	r3, [r7, #12]
  404bde:	2b00      	cmp	r3, #0
  404be0:	d101      	bne.n	404be6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  404be2:	2301      	movs	r3, #1
  404be4:	e009      	b.n	404bfa <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404be6:	68fb      	ldr	r3, [r7, #12]
  404be8:	3b01      	subs	r3, #1
  404bea:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404bec:	4b05      	ldr	r3, [pc, #20]	; (404c04 <pmc_switch_mck_to_pllack+0x7c>)
  404bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404bf0:	f003 0308 	and.w	r3, r3, #8
  404bf4:	2b00      	cmp	r3, #0
  404bf6:	d0f1      	beq.n	404bdc <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  404bf8:	2300      	movs	r3, #0
}
  404bfa:	4618      	mov	r0, r3
  404bfc:	3714      	adds	r7, #20
  404bfe:	46bd      	mov	sp, r7
  404c00:	bc80      	pop	{r7}
  404c02:	4770      	bx	lr
  404c04:	400e0400 	.word	0x400e0400

00404c08 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  404c08:	b480      	push	{r7}
  404c0a:	b083      	sub	sp, #12
  404c0c:	af00      	add	r7, sp, #0
  404c0e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  404c10:	687b      	ldr	r3, [r7, #4]
  404c12:	2b01      	cmp	r3, #1
  404c14:	d107      	bne.n	404c26 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  404c16:	4a08      	ldr	r2, [pc, #32]	; (404c38 <pmc_switch_sclk_to_32kxtal+0x30>)
  404c18:	4b07      	ldr	r3, [pc, #28]	; (404c38 <pmc_switch_sclk_to_32kxtal+0x30>)
  404c1a:	689b      	ldr	r3, [r3, #8]
  404c1c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  404c20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404c24:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  404c26:	4b04      	ldr	r3, [pc, #16]	; (404c38 <pmc_switch_sclk_to_32kxtal+0x30>)
  404c28:	4a04      	ldr	r2, [pc, #16]	; (404c3c <pmc_switch_sclk_to_32kxtal+0x34>)
  404c2a:	601a      	str	r2, [r3, #0]
}
  404c2c:	bf00      	nop
  404c2e:	370c      	adds	r7, #12
  404c30:	46bd      	mov	sp, r7
  404c32:	bc80      	pop	{r7}
  404c34:	4770      	bx	lr
  404c36:	bf00      	nop
  404c38:	400e1410 	.word	0x400e1410
  404c3c:	a5000008 	.word	0xa5000008

00404c40 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  404c40:	b480      	push	{r7}
  404c42:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  404c44:	4b09      	ldr	r3, [pc, #36]	; (404c6c <pmc_osc_is_ready_32kxtal+0x2c>)
  404c46:	695b      	ldr	r3, [r3, #20]
  404c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  404c4c:	2b00      	cmp	r3, #0
  404c4e:	d007      	beq.n	404c60 <pmc_osc_is_ready_32kxtal+0x20>
  404c50:	4b07      	ldr	r3, [pc, #28]	; (404c70 <pmc_osc_is_ready_32kxtal+0x30>)
  404c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404c58:	2b00      	cmp	r3, #0
  404c5a:	d001      	beq.n	404c60 <pmc_osc_is_ready_32kxtal+0x20>
  404c5c:	2301      	movs	r3, #1
  404c5e:	e000      	b.n	404c62 <pmc_osc_is_ready_32kxtal+0x22>
  404c60:	2300      	movs	r3, #0
}
  404c62:	4618      	mov	r0, r3
  404c64:	46bd      	mov	sp, r7
  404c66:	bc80      	pop	{r7}
  404c68:	4770      	bx	lr
  404c6a:	bf00      	nop
  404c6c:	400e1410 	.word	0x400e1410
  404c70:	400e0400 	.word	0x400e0400

00404c74 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  404c74:	b480      	push	{r7}
  404c76:	b083      	sub	sp, #12
  404c78:	af00      	add	r7, sp, #0
  404c7a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  404c7c:	4a18      	ldr	r2, [pc, #96]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c7e:	4b18      	ldr	r3, [pc, #96]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c80:	6a1b      	ldr	r3, [r3, #32]
  404c82:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404c86:	f043 0308 	orr.w	r3, r3, #8
  404c8a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404c8c:	bf00      	nop
  404c8e:	4b14      	ldr	r3, [pc, #80]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404c96:	2b00      	cmp	r3, #0
  404c98:	d0f9      	beq.n	404c8e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404c9a:	4911      	ldr	r1, [pc, #68]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c9c:	4b10      	ldr	r3, [pc, #64]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c9e:	6a1b      	ldr	r3, [r3, #32]
  404ca0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  404ca8:	687a      	ldr	r2, [r7, #4]
  404caa:	4313      	orrs	r3, r2
  404cac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404cb0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404cb2:	bf00      	nop
  404cb4:	4b0a      	ldr	r3, [pc, #40]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404cb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404cbc:	2b00      	cmp	r3, #0
  404cbe:	d0f9      	beq.n	404cb4 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  404cc0:	4a07      	ldr	r2, [pc, #28]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404cc2:	4b07      	ldr	r3, [pc, #28]	; (404ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  404cc4:	6a1b      	ldr	r3, [r3, #32]
  404cc6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  404cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  404cce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404cd2:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  404cd4:	bf00      	nop
  404cd6:	370c      	adds	r7, #12
  404cd8:	46bd      	mov	sp, r7
  404cda:	bc80      	pop	{r7}
  404cdc:	4770      	bx	lr
  404cde:	bf00      	nop
  404ce0:	400e0400 	.word	0x400e0400

00404ce4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  404ce4:	b480      	push	{r7}
  404ce6:	b083      	sub	sp, #12
  404ce8:	af00      	add	r7, sp, #0
  404cea:	6078      	str	r0, [r7, #4]
  404cec:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  404cee:	687b      	ldr	r3, [r7, #4]
  404cf0:	2b00      	cmp	r3, #0
  404cf2:	d008      	beq.n	404d06 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404cf4:	4916      	ldr	r1, [pc, #88]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404cf6:	4b16      	ldr	r3, [pc, #88]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404cf8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  404cfa:	4a16      	ldr	r2, [pc, #88]	; (404d54 <pmc_switch_mainck_to_xtal+0x70>)
  404cfc:	401a      	ands	r2, r3
  404cfe:	4b16      	ldr	r3, [pc, #88]	; (404d58 <pmc_switch_mainck_to_xtal+0x74>)
  404d00:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404d02:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  404d04:	e01e      	b.n	404d44 <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404d06:	4912      	ldr	r1, [pc, #72]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404d08:	4b11      	ldr	r3, [pc, #68]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404d0a:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404d0c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404d10:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  404d14:	683a      	ldr	r2, [r7, #0]
  404d16:	0212      	lsls	r2, r2, #8
  404d18:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404d1a:	4313      	orrs	r3, r2
  404d1c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404d20:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404d24:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  404d26:	bf00      	nop
  404d28:	4b09      	ldr	r3, [pc, #36]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404d2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404d2c:	f003 0301 	and.w	r3, r3, #1
  404d30:	2b00      	cmp	r3, #0
  404d32:	d0f9      	beq.n	404d28 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  404d34:	4a06      	ldr	r2, [pc, #24]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404d36:	4b06      	ldr	r3, [pc, #24]	; (404d50 <pmc_switch_mainck_to_xtal+0x6c>)
  404d38:	6a1b      	ldr	r3, [r3, #32]
  404d3a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  404d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  404d42:	6213      	str	r3, [r2, #32]
	}
}
  404d44:	bf00      	nop
  404d46:	370c      	adds	r7, #12
  404d48:	46bd      	mov	sp, r7
  404d4a:	bc80      	pop	{r7}
  404d4c:	4770      	bx	lr
  404d4e:	bf00      	nop
  404d50:	400e0400 	.word	0x400e0400
  404d54:	fec8fffc 	.word	0xfec8fffc
  404d58:	01370002 	.word	0x01370002

00404d5c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  404d5c:	b480      	push	{r7}
  404d5e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  404d60:	4b03      	ldr	r3, [pc, #12]	; (404d70 <pmc_osc_is_ready_mainck+0x14>)
  404d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  404d68:	4618      	mov	r0, r3
  404d6a:	46bd      	mov	sp, r7
  404d6c:	bc80      	pop	{r7}
  404d6e:	4770      	bx	lr
  404d70:	400e0400 	.word	0x400e0400

00404d74 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  404d74:	b480      	push	{r7}
  404d76:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  404d78:	4b03      	ldr	r3, [pc, #12]	; (404d88 <pmc_disable_pllack+0x14>)
  404d7a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  404d7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  404d80:	bf00      	nop
  404d82:	46bd      	mov	sp, r7
  404d84:	bc80      	pop	{r7}
  404d86:	4770      	bx	lr
  404d88:	400e0400 	.word	0x400e0400

00404d8c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  404d8c:	b480      	push	{r7}
  404d8e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  404d90:	4b03      	ldr	r3, [pc, #12]	; (404da0 <pmc_is_locked_pllack+0x14>)
  404d92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404d94:	f003 0302 	and.w	r3, r3, #2
}
  404d98:	4618      	mov	r0, r3
  404d9a:	46bd      	mov	sp, r7
  404d9c:	bc80      	pop	{r7}
  404d9e:	4770      	bx	lr
  404da0:	400e0400 	.word	0x400e0400

00404da4 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  404da4:	b480      	push	{r7}
  404da6:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  404da8:	4b03      	ldr	r3, [pc, #12]	; (404db8 <pmc_disable_pllbck+0x14>)
  404daa:	2200      	movs	r2, #0
  404dac:	62da      	str	r2, [r3, #44]	; 0x2c
}
  404dae:	bf00      	nop
  404db0:	46bd      	mov	sp, r7
  404db2:	bc80      	pop	{r7}
  404db4:	4770      	bx	lr
  404db6:	bf00      	nop
  404db8:	400e0400 	.word	0x400e0400

00404dbc <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  404dbc:	b480      	push	{r7}
  404dbe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  404dc0:	4b03      	ldr	r3, [pc, #12]	; (404dd0 <pmc_is_locked_pllbck+0x14>)
  404dc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404dc4:	f003 0304 	and.w	r3, r3, #4
}
  404dc8:	4618      	mov	r0, r3
  404dca:	46bd      	mov	sp, r7
  404dcc:	bc80      	pop	{r7}
  404dce:	4770      	bx	lr
  404dd0:	400e0400 	.word	0x400e0400

00404dd4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  404dd4:	b480      	push	{r7}
  404dd6:	b083      	sub	sp, #12
  404dd8:	af00      	add	r7, sp, #0
  404dda:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  404ddc:	687b      	ldr	r3, [r7, #4]
  404dde:	2b22      	cmp	r3, #34	; 0x22
  404de0:	d901      	bls.n	404de6 <pmc_enable_periph_clk+0x12>
		return 1;
  404de2:	2301      	movs	r3, #1
  404de4:	e02f      	b.n	404e46 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  404de6:	687b      	ldr	r3, [r7, #4]
  404de8:	2b1f      	cmp	r3, #31
  404dea:	d813      	bhi.n	404e14 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  404dec:	4b18      	ldr	r3, [pc, #96]	; (404e50 <pmc_enable_periph_clk+0x7c>)
  404dee:	699a      	ldr	r2, [r3, #24]
  404df0:	2101      	movs	r1, #1
  404df2:	687b      	ldr	r3, [r7, #4]
  404df4:	fa01 f303 	lsl.w	r3, r1, r3
  404df8:	401a      	ands	r2, r3
  404dfa:	2101      	movs	r1, #1
  404dfc:	687b      	ldr	r3, [r7, #4]
  404dfe:	fa01 f303 	lsl.w	r3, r1, r3
  404e02:	429a      	cmp	r2, r3
  404e04:	d01e      	beq.n	404e44 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  404e06:	4a12      	ldr	r2, [pc, #72]	; (404e50 <pmc_enable_periph_clk+0x7c>)
  404e08:	2101      	movs	r1, #1
  404e0a:	687b      	ldr	r3, [r7, #4]
  404e0c:	fa01 f303 	lsl.w	r3, r1, r3
  404e10:	6113      	str	r3, [r2, #16]
  404e12:	e017      	b.n	404e44 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  404e14:	687b      	ldr	r3, [r7, #4]
  404e16:	3b20      	subs	r3, #32
  404e18:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  404e1a:	4b0d      	ldr	r3, [pc, #52]	; (404e50 <pmc_enable_periph_clk+0x7c>)
  404e1c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  404e20:	2101      	movs	r1, #1
  404e22:	687b      	ldr	r3, [r7, #4]
  404e24:	fa01 f303 	lsl.w	r3, r1, r3
  404e28:	401a      	ands	r2, r3
  404e2a:	2101      	movs	r1, #1
  404e2c:	687b      	ldr	r3, [r7, #4]
  404e2e:	fa01 f303 	lsl.w	r3, r1, r3
  404e32:	429a      	cmp	r2, r3
  404e34:	d006      	beq.n	404e44 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  404e36:	4a06      	ldr	r2, [pc, #24]	; (404e50 <pmc_enable_periph_clk+0x7c>)
  404e38:	2101      	movs	r1, #1
  404e3a:	687b      	ldr	r3, [r7, #4]
  404e3c:	fa01 f303 	lsl.w	r3, r1, r3
  404e40:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  404e44:	2300      	movs	r3, #0
}
  404e46:	4618      	mov	r0, r3
  404e48:	370c      	adds	r7, #12
  404e4a:	46bd      	mov	sp, r7
  404e4c:	bc80      	pop	{r7}
  404e4e:	4770      	bx	lr
  404e50:	400e0400 	.word	0x400e0400

00404e54 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  404e54:	b580      	push	{r7, lr}
  404e56:	b084      	sub	sp, #16
  404e58:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  404e5a:	4b27      	ldr	r3, [pc, #156]	; (404ef8 <Reset_Handler+0xa4>)
  404e5c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  404e5e:	4b27      	ldr	r3, [pc, #156]	; (404efc <Reset_Handler+0xa8>)
  404e60:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  404e62:	68fa      	ldr	r2, [r7, #12]
  404e64:	68bb      	ldr	r3, [r7, #8]
  404e66:	429a      	cmp	r2, r3
  404e68:	d90d      	bls.n	404e86 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  404e6a:	e007      	b.n	404e7c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  404e6c:	68bb      	ldr	r3, [r7, #8]
  404e6e:	1d1a      	adds	r2, r3, #4
  404e70:	60ba      	str	r2, [r7, #8]
  404e72:	68fa      	ldr	r2, [r7, #12]
  404e74:	1d11      	adds	r1, r2, #4
  404e76:	60f9      	str	r1, [r7, #12]
  404e78:	6812      	ldr	r2, [r2, #0]
  404e7a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  404e7c:	68bb      	ldr	r3, [r7, #8]
  404e7e:	4a20      	ldr	r2, [pc, #128]	; (404f00 <Reset_Handler+0xac>)
  404e80:	4293      	cmp	r3, r2
  404e82:	d3f3      	bcc.n	404e6c <Reset_Handler+0x18>
  404e84:	e020      	b.n	404ec8 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  404e86:	68fa      	ldr	r2, [r7, #12]
  404e88:	68bb      	ldr	r3, [r7, #8]
  404e8a:	429a      	cmp	r2, r3
  404e8c:	d21c      	bcs.n	404ec8 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  404e8e:	4a1c      	ldr	r2, [pc, #112]	; (404f00 <Reset_Handler+0xac>)
  404e90:	4b1a      	ldr	r3, [pc, #104]	; (404efc <Reset_Handler+0xa8>)
  404e92:	1ad3      	subs	r3, r2, r3
  404e94:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  404e96:	68fa      	ldr	r2, [r7, #12]
  404e98:	687b      	ldr	r3, [r7, #4]
  404e9a:	4413      	add	r3, r2
  404e9c:	3b04      	subs	r3, #4
  404e9e:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  404ea0:	68ba      	ldr	r2, [r7, #8]
  404ea2:	687b      	ldr	r3, [r7, #4]
  404ea4:	4413      	add	r3, r2
  404ea6:	3b04      	subs	r3, #4
  404ea8:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  404eaa:	e00a      	b.n	404ec2 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  404eac:	68bb      	ldr	r3, [r7, #8]
  404eae:	1f1a      	subs	r2, r3, #4
  404eb0:	60ba      	str	r2, [r7, #8]
  404eb2:	68fa      	ldr	r2, [r7, #12]
  404eb4:	1f11      	subs	r1, r2, #4
  404eb6:	60f9      	str	r1, [r7, #12]
  404eb8:	6812      	ldr	r2, [r2, #0]
  404eba:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  404ebc:	687b      	ldr	r3, [r7, #4]
  404ebe:	3b04      	subs	r3, #4
  404ec0:	607b      	str	r3, [r7, #4]
  404ec2:	687b      	ldr	r3, [r7, #4]
  404ec4:	2b00      	cmp	r3, #0
  404ec6:	d1f1      	bne.n	404eac <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  404ec8:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404eca:	4b0e      	ldr	r3, [pc, #56]	; (404f04 <Reset_Handler+0xb0>)
  404ecc:	60bb      	str	r3, [r7, #8]
  404ece:	e004      	b.n	404eda <Reset_Handler+0x86>
		*pDest++ = 0;
  404ed0:	68bb      	ldr	r3, [r7, #8]
  404ed2:	1d1a      	adds	r2, r3, #4
  404ed4:	60ba      	str	r2, [r7, #8]
  404ed6:	2200      	movs	r2, #0
  404ed8:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404eda:	68bb      	ldr	r3, [r7, #8]
  404edc:	4a0a      	ldr	r2, [pc, #40]	; (404f08 <Reset_Handler+0xb4>)
  404ede:	4293      	cmp	r3, r2
  404ee0:	d3f6      	bcc.n	404ed0 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  404ee2:	4b0a      	ldr	r3, [pc, #40]	; (404f0c <Reset_Handler+0xb8>)
  404ee4:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  404ee6:	4a0a      	ldr	r2, [pc, #40]	; (404f10 <Reset_Handler+0xbc>)
  404ee8:	68fb      	ldr	r3, [r7, #12]
  404eea:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  404eec:	4b09      	ldr	r3, [pc, #36]	; (404f14 <Reset_Handler+0xc0>)
  404eee:	4798      	blx	r3

	/* Branch to main function */
	main();
  404ef0:	4b09      	ldr	r3, [pc, #36]	; (404f18 <Reset_Handler+0xc4>)
  404ef2:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  404ef4:	e7fe      	b.n	404ef4 <Reset_Handler+0xa0>
  404ef6:	bf00      	nop
  404ef8:	0040bcf4 	.word	0x0040bcf4
  404efc:	20000000 	.word	0x20000000
  404f00:	2000046c 	.word	0x2000046c
  404f04:	20000470 	.word	0x20000470
  404f08:	20002730 	.word	0x20002730
  404f0c:	00400000 	.word	0x00400000
  404f10:	e000ed00 	.word	0xe000ed00
  404f14:	0040b625 	.word	0x0040b625
  404f18:	00407871 	.word	0x00407871

00404f1c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  404f1c:	b480      	push	{r7}
  404f1e:	af00      	add	r7, sp, #0
	while (1) {
	}
  404f20:	e7fe      	b.n	404f20 <Dummy_Handler+0x4>
  404f22:	bf00      	nop

00404f24 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  404f24:	b480      	push	{r7}
  404f26:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  404f28:	4b5d      	ldr	r3, [pc, #372]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  404f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404f2c:	f003 0303 	and.w	r3, r3, #3
  404f30:	2b03      	cmp	r3, #3
  404f32:	f200 8096 	bhi.w	405062 <SystemCoreClockUpdate+0x13e>
  404f36:	a201      	add	r2, pc, #4	; (adr r2, 404f3c <SystemCoreClockUpdate+0x18>)
  404f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404f3c:	00404f4d 	.word	0x00404f4d
  404f40:	00404f6d 	.word	0x00404f6d
  404f44:	00404fb7 	.word	0x00404fb7
  404f48:	00404fb7 	.word	0x00404fb7
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  404f4c:	4b55      	ldr	r3, [pc, #340]	; (4050a4 <SystemCoreClockUpdate+0x180>)
  404f4e:	695b      	ldr	r3, [r3, #20]
  404f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404f54:	2b00      	cmp	r3, #0
  404f56:	d004      	beq.n	404f62 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  404f58:	4b53      	ldr	r3, [pc, #332]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404f5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404f5e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  404f60:	e080      	b.n	405064 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  404f62:	4b51      	ldr	r3, [pc, #324]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404f64:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  404f68:	601a      	str	r2, [r3, #0]
			}
		break;
  404f6a:	e07b      	b.n	405064 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  404f6c:	4b4c      	ldr	r3, [pc, #304]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  404f6e:	6a1b      	ldr	r3, [r3, #32]
  404f70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  404f74:	2b00      	cmp	r3, #0
  404f76:	d003      	beq.n	404f80 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  404f78:	4b4b      	ldr	r3, [pc, #300]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404f7a:	4a4c      	ldr	r2, [pc, #304]	; (4050ac <SystemCoreClockUpdate+0x188>)
  404f7c:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  404f7e:	e071      	b.n	405064 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
			SystemCoreClock = CHIP_FREQ_XTAL;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404f80:	4b49      	ldr	r3, [pc, #292]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404f82:	4a4b      	ldr	r2, [pc, #300]	; (4050b0 <SystemCoreClockUpdate+0x18c>)
  404f84:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  404f86:	4b46      	ldr	r3, [pc, #280]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  404f88:	6a1b      	ldr	r3, [r3, #32]
  404f8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404f8e:	2b10      	cmp	r3, #16
  404f90:	d008      	beq.n	404fa4 <SystemCoreClockUpdate+0x80>
  404f92:	2b20      	cmp	r3, #32
  404f94:	d00a      	beq.n	404fac <SystemCoreClockUpdate+0x88>
  404f96:	2b00      	cmp	r3, #0
  404f98:	d000      	beq.n	404f9c <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  404f9a:	e00b      	b.n	404fb4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404f9c:	4b42      	ldr	r3, [pc, #264]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404f9e:	4a44      	ldr	r2, [pc, #272]	; (4050b0 <SystemCoreClockUpdate+0x18c>)
  404fa0:	601a      	str	r2, [r3, #0]
			break;
  404fa2:	e007      	b.n	404fb4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404fa4:	4b40      	ldr	r3, [pc, #256]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404fa6:	4a43      	ldr	r2, [pc, #268]	; (4050b4 <SystemCoreClockUpdate+0x190>)
  404fa8:	601a      	str	r2, [r3, #0]
			break;
  404faa:	e003      	b.n	404fb4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  404fac:	4b3e      	ldr	r3, [pc, #248]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404fae:	4a3f      	ldr	r2, [pc, #252]	; (4050ac <SystemCoreClockUpdate+0x188>)
  404fb0:	601a      	str	r2, [r3, #0]
			break;
  404fb2:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  404fb4:	e056      	b.n	405064 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  404fb6:	4b3a      	ldr	r3, [pc, #232]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  404fb8:	6a1b      	ldr	r3, [r3, #32]
  404fba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  404fbe:	2b00      	cmp	r3, #0
  404fc0:	d003      	beq.n	404fca <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  404fc2:	4b39      	ldr	r3, [pc, #228]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404fc4:	4a39      	ldr	r2, [pc, #228]	; (4050ac <SystemCoreClockUpdate+0x188>)
  404fc6:	601a      	str	r2, [r3, #0]
  404fc8:	e019      	b.n	404ffe <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404fca:	4b37      	ldr	r3, [pc, #220]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404fcc:	4a38      	ldr	r2, [pc, #224]	; (4050b0 <SystemCoreClockUpdate+0x18c>)
  404fce:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  404fd0:	4b33      	ldr	r3, [pc, #204]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  404fd2:	6a1b      	ldr	r3, [r3, #32]
  404fd4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404fd8:	2b10      	cmp	r3, #16
  404fda:	d008      	beq.n	404fee <SystemCoreClockUpdate+0xca>
  404fdc:	2b20      	cmp	r3, #32
  404fde:	d00a      	beq.n	404ff6 <SystemCoreClockUpdate+0xd2>
  404fe0:	2b00      	cmp	r3, #0
  404fe2:	d000      	beq.n	404fe6 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  404fe4:	e00b      	b.n	404ffe <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404fe6:	4b30      	ldr	r3, [pc, #192]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404fe8:	4a31      	ldr	r2, [pc, #196]	; (4050b0 <SystemCoreClockUpdate+0x18c>)
  404fea:	601a      	str	r2, [r3, #0]
					break;
  404fec:	e007      	b.n	404ffe <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  404fee:	4b2e      	ldr	r3, [pc, #184]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404ff0:	4a30      	ldr	r2, [pc, #192]	; (4050b4 <SystemCoreClockUpdate+0x190>)
  404ff2:	601a      	str	r2, [r3, #0]
					break;
  404ff4:	e003      	b.n	404ffe <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  404ff6:	4b2c      	ldr	r3, [pc, #176]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  404ff8:	4a2c      	ldr	r2, [pc, #176]	; (4050ac <SystemCoreClockUpdate+0x188>)
  404ffa:	601a      	str	r2, [r3, #0]
					break;
  404ffc:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  404ffe:	4b28      	ldr	r3, [pc, #160]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  405000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405002:	f003 0303 	and.w	r3, r3, #3
  405006:	2b02      	cmp	r3, #2
  405008:	d115      	bne.n	405036 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40500a:	4b25      	ldr	r3, [pc, #148]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  40500c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40500e:	4b2a      	ldr	r3, [pc, #168]	; (4050b8 <SystemCoreClockUpdate+0x194>)
  405010:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  405012:	0c1b      	lsrs	r3, r3, #16
  405014:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  405016:	4a24      	ldr	r2, [pc, #144]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405018:	6812      	ldr	r2, [r2, #0]
  40501a:	fb02 f303 	mul.w	r3, r2, r3
  40501e:	4a22      	ldr	r2, [pc, #136]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405020:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  405022:	4b1f      	ldr	r3, [pc, #124]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  405024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  405026:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  405028:	4a1f      	ldr	r2, [pc, #124]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  40502a:	6812      	ldr	r2, [r2, #0]
  40502c:	fbb2 f3f3 	udiv	r3, r2, r3
  405030:	4a1d      	ldr	r2, [pc, #116]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405032:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  405034:	e016      	b.n	405064 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  405036:	4b1a      	ldr	r3, [pc, #104]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  405038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40503a:	4b1f      	ldr	r3, [pc, #124]	; (4050b8 <SystemCoreClockUpdate+0x194>)
  40503c:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40503e:	0c1b      	lsrs	r3, r3, #16
  405040:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  405042:	4a19      	ldr	r2, [pc, #100]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405044:	6812      	ldr	r2, [r2, #0]
  405046:	fb02 f303 	mul.w	r3, r2, r3
  40504a:	4a17      	ldr	r2, [pc, #92]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  40504c:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40504e:	4b14      	ldr	r3, [pc, #80]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  405050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  405052:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  405054:	4a14      	ldr	r2, [pc, #80]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405056:	6812      	ldr	r2, [r2, #0]
  405058:	fbb2 f3f3 	udiv	r3, r2, r3
  40505c:	4a12      	ldr	r2, [pc, #72]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  40505e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  405060:	e000      	b.n	405064 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  405062:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  405064:	4b0e      	ldr	r3, [pc, #56]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  405066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405068:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40506c:	2b70      	cmp	r3, #112	; 0x70
  40506e:	d108      	bne.n	405082 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  405070:	4b0d      	ldr	r3, [pc, #52]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405072:	681b      	ldr	r3, [r3, #0]
  405074:	4a11      	ldr	r2, [pc, #68]	; (4050bc <SystemCoreClockUpdate+0x198>)
  405076:	fba2 2303 	umull	r2, r3, r2, r3
  40507a:	085b      	lsrs	r3, r3, #1
  40507c:	4a0a      	ldr	r2, [pc, #40]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  40507e:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  405080:	e00a      	b.n	405098 <SystemCoreClockUpdate+0x174>

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  405082:	4b07      	ldr	r3, [pc, #28]	; (4050a0 <SystemCoreClockUpdate+0x17c>)
  405084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405086:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40508a:	091b      	lsrs	r3, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40508c:	4a06      	ldr	r2, [pc, #24]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  40508e:	6812      	ldr	r2, [r2, #0]
  405090:	fa22 f303 	lsr.w	r3, r2, r3
  405094:	4a04      	ldr	r2, [pc, #16]	; (4050a8 <SystemCoreClockUpdate+0x184>)
  405096:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  405098:	bf00      	nop
  40509a:	46bd      	mov	sp, r7
  40509c:	bc80      	pop	{r7}
  40509e:	4770      	bx	lr
  4050a0:	400e0400 	.word	0x400e0400
  4050a4:	400e1410 	.word	0x400e1410
  4050a8:	2000002c 	.word	0x2000002c
  4050ac:	00b71b00 	.word	0x00b71b00
  4050b0:	003d0900 	.word	0x003d0900
  4050b4:	007a1200 	.word	0x007a1200
  4050b8:	07ff0000 	.word	0x07ff0000
  4050bc:	aaaaaaab 	.word	0xaaaaaaab

004050c0 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  4050c0:	b480      	push	{r7}
  4050c2:	b083      	sub	sp, #12
  4050c4:	af00      	add	r7, sp, #0
  4050c6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4050c8:	687b      	ldr	r3, [r7, #4]
  4050ca:	4a18      	ldr	r2, [pc, #96]	; (40512c <system_init_flash+0x6c>)
  4050cc:	4293      	cmp	r3, r2
  4050ce:	d804      	bhi.n	4050da <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4050d0:	4b17      	ldr	r3, [pc, #92]	; (405130 <system_init_flash+0x70>)
  4050d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4050d6:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  4050d8:	e023      	b.n	405122 <system_init_flash+0x62>
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4050da:	687b      	ldr	r3, [r7, #4]
  4050dc:	4a15      	ldr	r2, [pc, #84]	; (405134 <system_init_flash+0x74>)
  4050de:	4293      	cmp	r3, r2
  4050e0:	d803      	bhi.n	4050ea <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4050e2:	4b13      	ldr	r3, [pc, #76]	; (405130 <system_init_flash+0x70>)
  4050e4:	4a14      	ldr	r2, [pc, #80]	; (405138 <system_init_flash+0x78>)
  4050e6:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  4050e8:	e01b      	b.n	405122 <system_init_flash+0x62>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4050ea:	687b      	ldr	r3, [r7, #4]
  4050ec:	4a13      	ldr	r2, [pc, #76]	; (40513c <system_init_flash+0x7c>)
  4050ee:	4293      	cmp	r3, r2
  4050f0:	d803      	bhi.n	4050fa <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4050f2:	4b0f      	ldr	r3, [pc, #60]	; (405130 <system_init_flash+0x70>)
  4050f4:	4a12      	ldr	r2, [pc, #72]	; (405140 <system_init_flash+0x80>)
  4050f6:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  4050f8:	e013      	b.n	405122 <system_init_flash+0x62>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4050fa:	687b      	ldr	r3, [r7, #4]
  4050fc:	4a11      	ldr	r2, [pc, #68]	; (405144 <system_init_flash+0x84>)
  4050fe:	4293      	cmp	r3, r2
  405100:	d803      	bhi.n	40510a <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  405102:	4b0b      	ldr	r3, [pc, #44]	; (405130 <system_init_flash+0x70>)
  405104:	4a10      	ldr	r2, [pc, #64]	; (405148 <system_init_flash+0x88>)
  405106:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  405108:	e00b      	b.n	405122 <system_init_flash+0x62>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40510a:	687b      	ldr	r3, [r7, #4]
  40510c:	4a0f      	ldr	r2, [pc, #60]	; (40514c <system_init_flash+0x8c>)
  40510e:	4293      	cmp	r3, r2
  405110:	d804      	bhi.n	40511c <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  405112:	4b07      	ldr	r3, [pc, #28]	; (405130 <system_init_flash+0x70>)
  405114:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  405118:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40511a:	e002      	b.n	405122 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40511c:	4b04      	ldr	r3, [pc, #16]	; (405130 <system_init_flash+0x70>)
  40511e:	4a0c      	ldr	r2, [pc, #48]	; (405150 <system_init_flash+0x90>)
  405120:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  405122:	bf00      	nop
  405124:	370c      	adds	r7, #12
  405126:	46bd      	mov	sp, r7
  405128:	bc80      	pop	{r7}
  40512a:	4770      	bx	lr
  40512c:	01312cff 	.word	0x01312cff
  405130:	400e0a00 	.word	0x400e0a00
  405134:	026259ff 	.word	0x026259ff
  405138:	04000100 	.word	0x04000100
  40513c:	039386ff 	.word	0x039386ff
  405140:	04000200 	.word	0x04000200
  405144:	04c4b3ff 	.word	0x04c4b3ff
  405148:	04000300 	.word	0x04000300
  40514c:	05f5e0ff 	.word	0x05f5e0ff
  405150:	04000500 	.word	0x04000500

00405154 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  405154:	b480      	push	{r7}
  405156:	b083      	sub	sp, #12
  405158:	af00      	add	r7, sp, #0
  40515a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  40515c:	687b      	ldr	r3, [r7, #4]
  40515e:	f103 0208 	add.w	r2, r3, #8
  405162:	687b      	ldr	r3, [r7, #4]
  405164:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  405166:	687b      	ldr	r3, [r7, #4]
  405168:	f04f 32ff 	mov.w	r2, #4294967295
  40516c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  40516e:	687b      	ldr	r3, [r7, #4]
  405170:	f103 0208 	add.w	r2, r3, #8
  405174:	687b      	ldr	r3, [r7, #4]
  405176:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  405178:	687b      	ldr	r3, [r7, #4]
  40517a:	f103 0208 	add.w	r2, r3, #8
  40517e:	687b      	ldr	r3, [r7, #4]
  405180:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  405182:	687b      	ldr	r3, [r7, #4]
  405184:	2200      	movs	r2, #0
  405186:	601a      	str	r2, [r3, #0]
}
  405188:	bf00      	nop
  40518a:	370c      	adds	r7, #12
  40518c:	46bd      	mov	sp, r7
  40518e:	bc80      	pop	{r7}
  405190:	4770      	bx	lr
  405192:	bf00      	nop

00405194 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  405194:	b480      	push	{r7}
  405196:	b083      	sub	sp, #12
  405198:	af00      	add	r7, sp, #0
  40519a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40519c:	687b      	ldr	r3, [r7, #4]
  40519e:	2200      	movs	r2, #0
  4051a0:	611a      	str	r2, [r3, #16]
}
  4051a2:	bf00      	nop
  4051a4:	370c      	adds	r7, #12
  4051a6:	46bd      	mov	sp, r7
  4051a8:	bc80      	pop	{r7}
  4051aa:	4770      	bx	lr

004051ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  4051ac:	b480      	push	{r7}
  4051ae:	b085      	sub	sp, #20
  4051b0:	af00      	add	r7, sp, #0
  4051b2:	6078      	str	r0, [r7, #4]
  4051b4:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4051b6:	687b      	ldr	r3, [r7, #4]
  4051b8:	685b      	ldr	r3, [r3, #4]
  4051ba:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4051bc:	68fb      	ldr	r3, [r7, #12]
  4051be:	685a      	ldr	r2, [r3, #4]
  4051c0:	683b      	ldr	r3, [r7, #0]
  4051c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4051c4:	687b      	ldr	r3, [r7, #4]
  4051c6:	685a      	ldr	r2, [r3, #4]
  4051c8:	683b      	ldr	r3, [r7, #0]
  4051ca:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4051cc:	68fb      	ldr	r3, [r7, #12]
  4051ce:	685b      	ldr	r3, [r3, #4]
  4051d0:	683a      	ldr	r2, [r7, #0]
  4051d2:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4051d4:	68fb      	ldr	r3, [r7, #12]
  4051d6:	683a      	ldr	r2, [r7, #0]
  4051d8:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4051da:	687b      	ldr	r3, [r7, #4]
  4051dc:	683a      	ldr	r2, [r7, #0]
  4051de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4051e0:	683b      	ldr	r3, [r7, #0]
  4051e2:	687a      	ldr	r2, [r7, #4]
  4051e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4051e6:	687b      	ldr	r3, [r7, #4]
  4051e8:	681b      	ldr	r3, [r3, #0]
  4051ea:	1c5a      	adds	r2, r3, #1
  4051ec:	687b      	ldr	r3, [r7, #4]
  4051ee:	601a      	str	r2, [r3, #0]
}
  4051f0:	bf00      	nop
  4051f2:	3714      	adds	r7, #20
  4051f4:	46bd      	mov	sp, r7
  4051f6:	bc80      	pop	{r7}
  4051f8:	4770      	bx	lr
  4051fa:	bf00      	nop

004051fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4051fc:	b480      	push	{r7}
  4051fe:	b085      	sub	sp, #20
  405200:	af00      	add	r7, sp, #0
  405202:	6078      	str	r0, [r7, #4]
  405204:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  405206:	683b      	ldr	r3, [r7, #0]
  405208:	681b      	ldr	r3, [r3, #0]
  40520a:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  40520c:	68bb      	ldr	r3, [r7, #8]
  40520e:	f1b3 3fff 	cmp.w	r3, #4294967295
  405212:	d103      	bne.n	40521c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  405214:	687b      	ldr	r3, [r7, #4]
  405216:	691b      	ldr	r3, [r3, #16]
  405218:	60fb      	str	r3, [r7, #12]
  40521a:	e00c      	b.n	405236 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  40521c:	687b      	ldr	r3, [r7, #4]
  40521e:	3308      	adds	r3, #8
  405220:	60fb      	str	r3, [r7, #12]
  405222:	e002      	b.n	40522a <vListInsert+0x2e>
  405224:	68fb      	ldr	r3, [r7, #12]
  405226:	685b      	ldr	r3, [r3, #4]
  405228:	60fb      	str	r3, [r7, #12]
  40522a:	68fb      	ldr	r3, [r7, #12]
  40522c:	685b      	ldr	r3, [r3, #4]
  40522e:	681a      	ldr	r2, [r3, #0]
  405230:	68bb      	ldr	r3, [r7, #8]
  405232:	429a      	cmp	r2, r3
  405234:	d9f6      	bls.n	405224 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  405236:	68fb      	ldr	r3, [r7, #12]
  405238:	685a      	ldr	r2, [r3, #4]
  40523a:	683b      	ldr	r3, [r7, #0]
  40523c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40523e:	683b      	ldr	r3, [r7, #0]
  405240:	685b      	ldr	r3, [r3, #4]
  405242:	683a      	ldr	r2, [r7, #0]
  405244:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  405246:	683b      	ldr	r3, [r7, #0]
  405248:	68fa      	ldr	r2, [r7, #12]
  40524a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  40524c:	68fb      	ldr	r3, [r7, #12]
  40524e:	683a      	ldr	r2, [r7, #0]
  405250:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405252:	683b      	ldr	r3, [r7, #0]
  405254:	687a      	ldr	r2, [r7, #4]
  405256:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405258:	687b      	ldr	r3, [r7, #4]
  40525a:	681b      	ldr	r3, [r3, #0]
  40525c:	1c5a      	adds	r2, r3, #1
  40525e:	687b      	ldr	r3, [r7, #4]
  405260:	601a      	str	r2, [r3, #0]
}
  405262:	bf00      	nop
  405264:	3714      	adds	r7, #20
  405266:	46bd      	mov	sp, r7
  405268:	bc80      	pop	{r7}
  40526a:	4770      	bx	lr

0040526c <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  40526c:	b480      	push	{r7}
  40526e:	b085      	sub	sp, #20
  405270:	af00      	add	r7, sp, #0
  405272:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  405274:	687b      	ldr	r3, [r7, #4]
  405276:	685b      	ldr	r3, [r3, #4]
  405278:	687a      	ldr	r2, [r7, #4]
  40527a:	6892      	ldr	r2, [r2, #8]
  40527c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40527e:	687b      	ldr	r3, [r7, #4]
  405280:	689b      	ldr	r3, [r3, #8]
  405282:	687a      	ldr	r2, [r7, #4]
  405284:	6852      	ldr	r2, [r2, #4]
  405286:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  405288:	687b      	ldr	r3, [r7, #4]
  40528a:	691b      	ldr	r3, [r3, #16]
  40528c:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40528e:	68fb      	ldr	r3, [r7, #12]
  405290:	685a      	ldr	r2, [r3, #4]
  405292:	687b      	ldr	r3, [r7, #4]
  405294:	429a      	cmp	r2, r3
  405296:	d103      	bne.n	4052a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  405298:	687b      	ldr	r3, [r7, #4]
  40529a:	689a      	ldr	r2, [r3, #8]
  40529c:	68fb      	ldr	r3, [r7, #12]
  40529e:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  4052a0:	687b      	ldr	r3, [r7, #4]
  4052a2:	2200      	movs	r2, #0
  4052a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  4052a6:	68fb      	ldr	r3, [r7, #12]
  4052a8:	681b      	ldr	r3, [r3, #0]
  4052aa:	1e5a      	subs	r2, r3, #1
  4052ac:	68fb      	ldr	r3, [r7, #12]
  4052ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4052b0:	68fb      	ldr	r3, [r7, #12]
  4052b2:	681b      	ldr	r3, [r3, #0]
}
  4052b4:	4618      	mov	r0, r3
  4052b6:	3714      	adds	r7, #20
  4052b8:	46bd      	mov	sp, r7
  4052ba:	bc80      	pop	{r7}
  4052bc:	4770      	bx	lr
  4052be:	bf00      	nop

004052c0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4052c0:	b480      	push	{r7}
  4052c2:	b083      	sub	sp, #12
  4052c4:	af00      	add	r7, sp, #0
  4052c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4052c8:	687b      	ldr	r3, [r7, #4]
  4052ca:	2b07      	cmp	r3, #7
  4052cc:	d825      	bhi.n	40531a <osc_get_rate+0x5a>
  4052ce:	a201      	add	r2, pc, #4	; (adr r2, 4052d4 <osc_get_rate+0x14>)
  4052d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4052d4:	004052f5 	.word	0x004052f5
  4052d8:	004052fb 	.word	0x004052fb
  4052dc:	00405301 	.word	0x00405301
  4052e0:	00405307 	.word	0x00405307
  4052e4:	0040530b 	.word	0x0040530b
  4052e8:	0040530f 	.word	0x0040530f
  4052ec:	00405313 	.word	0x00405313
  4052f0:	00405317 	.word	0x00405317
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4052f4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4052f8:	e010      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4052fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4052fe:	e00d      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  405300:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405304:	e00a      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  405306:	4b08      	ldr	r3, [pc, #32]	; (405328 <osc_get_rate+0x68>)
  405308:	e008      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40530a:	4b08      	ldr	r3, [pc, #32]	; (40532c <osc_get_rate+0x6c>)
  40530c:	e006      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40530e:	4b08      	ldr	r3, [pc, #32]	; (405330 <osc_get_rate+0x70>)
  405310:	e004      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  405312:	4b07      	ldr	r3, [pc, #28]	; (405330 <osc_get_rate+0x70>)
  405314:	e002      	b.n	40531c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  405316:	4b06      	ldr	r3, [pc, #24]	; (405330 <osc_get_rate+0x70>)
  405318:	e000      	b.n	40531c <osc_get_rate+0x5c>
	}

	return 0;
  40531a:	2300      	movs	r3, #0
}
  40531c:	4618      	mov	r0, r3
  40531e:	370c      	adds	r7, #12
  405320:	46bd      	mov	sp, r7
  405322:	bc80      	pop	{r7}
  405324:	4770      	bx	lr
  405326:	bf00      	nop
  405328:	003d0900 	.word	0x003d0900
  40532c:	007a1200 	.word	0x007a1200
  405330:	00b71b00 	.word	0x00b71b00

00405334 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  405334:	b580      	push	{r7, lr}
  405336:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  405338:	2006      	movs	r0, #6
  40533a:	4b04      	ldr	r3, [pc, #16]	; (40534c <sysclk_get_main_hz+0x18>)
  40533c:	4798      	blx	r3
  40533e:	4602      	mov	r2, r0
  405340:	4613      	mov	r3, r2
  405342:	009b      	lsls	r3, r3, #2
  405344:	4413      	add	r3, r2
  405346:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  405348:	4618      	mov	r0, r3
  40534a:	bd80      	pop	{r7, pc}
  40534c:	004052c1 	.word	0x004052c1

00405350 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  405350:	b580      	push	{r7, lr}
  405352:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  405354:	4b02      	ldr	r3, [pc, #8]	; (405360 <sysclk_get_cpu_hz+0x10>)
  405356:	4798      	blx	r3
  405358:	4603      	mov	r3, r0
  40535a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40535c:	4618      	mov	r0, r3
  40535e:	bd80      	pop	{r7, pc}
  405360:	00405335 	.word	0x00405335

00405364 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  405364:	b480      	push	{r7}
  405366:	b085      	sub	sp, #20
  405368:	af00      	add	r7, sp, #0
  40536a:	60f8      	str	r0, [r7, #12]
  40536c:	60b9      	str	r1, [r7, #8]
  40536e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  405370:	68fb      	ldr	r3, [r7, #12]
  405372:	3b04      	subs	r3, #4
  405374:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  405376:	68fb      	ldr	r3, [r7, #12]
  405378:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40537c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40537e:	68fb      	ldr	r3, [r7, #12]
  405380:	3b04      	subs	r3, #4
  405382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  405384:	68ba      	ldr	r2, [r7, #8]
  405386:	68fb      	ldr	r3, [r7, #12]
  405388:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40538a:	68fb      	ldr	r3, [r7, #12]
  40538c:	3b04      	subs	r3, #4
  40538e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  405390:	68fb      	ldr	r3, [r7, #12]
  405392:	2200      	movs	r2, #0
  405394:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  405396:	68fb      	ldr	r3, [r7, #12]
  405398:	3b14      	subs	r3, #20
  40539a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  40539c:	687a      	ldr	r2, [r7, #4]
  40539e:	68fb      	ldr	r3, [r7, #12]
  4053a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  4053a2:	68fb      	ldr	r3, [r7, #12]
  4053a4:	3b20      	subs	r3, #32
  4053a6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  4053a8:	68fb      	ldr	r3, [r7, #12]
}
  4053aa:	4618      	mov	r0, r3
  4053ac:	3714      	adds	r7, #20
  4053ae:	46bd      	mov	sp, r7
  4053b0:	bc80      	pop	{r7}
  4053b2:	4770      	bx	lr

004053b4 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  4053b4:	4b06      	ldr	r3, [pc, #24]	; (4053d0 <pxCurrentTCBConst2>)
  4053b6:	6819      	ldr	r1, [r3, #0]
  4053b8:	6808      	ldr	r0, [r1, #0]
  4053ba:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4053be:	f380 8809 	msr	PSP, r0
  4053c2:	f04f 0000 	mov.w	r0, #0
  4053c6:	f380 8811 	msr	BASEPRI, r0
  4053ca:	f04e 0e0d 	orr.w	lr, lr, #13
  4053ce:	4770      	bx	lr

004053d0 <pxCurrentTCBConst2>:
  4053d0:	200025e4 	.word	0x200025e4
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
  4053d4:	bf00      	nop
  4053d6:	bf00      	nop

004053d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4053d8:	4804      	ldr	r0, [pc, #16]	; (4053ec <prvPortStartFirstTask+0x14>)
  4053da:	6800      	ldr	r0, [r0, #0]
  4053dc:	6800      	ldr	r0, [r0, #0]
  4053de:	f380 8808 	msr	MSP, r0
  4053e2:	b662      	cpsie	i
  4053e4:	df00      	svc	0
  4053e6:	bf00      	nop
					" msr msp, r0			\n" /* Set the msp back to the start of the stack. */
					" cpsie i				\n" /* Globally enable interrupts. */
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
  4053e8:	bf00      	nop
  4053ea:	0000      	.short	0x0000
  4053ec:	e000ed08 	.word	0xe000ed08

004053f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  4053f0:	b580      	push	{r7, lr}
  4053f2:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4053f4:	4a0a      	ldr	r2, [pc, #40]	; (405420 <xPortStartScheduler+0x30>)
  4053f6:	4b0a      	ldr	r3, [pc, #40]	; (405420 <xPortStartScheduler+0x30>)
  4053f8:	681b      	ldr	r3, [r3, #0]
  4053fa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4053fe:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  405400:	4a07      	ldr	r2, [pc, #28]	; (405420 <xPortStartScheduler+0x30>)
  405402:	4b07      	ldr	r3, [pc, #28]	; (405420 <xPortStartScheduler+0x30>)
  405404:	681b      	ldr	r3, [r3, #0]
  405406:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  40540a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  40540c:	4b05      	ldr	r3, [pc, #20]	; (405424 <xPortStartScheduler+0x34>)
  40540e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  405410:	4b05      	ldr	r3, [pc, #20]	; (405428 <xPortStartScheduler+0x38>)
  405412:	2200      	movs	r2, #0
  405414:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  405416:	4b05      	ldr	r3, [pc, #20]	; (40542c <xPortStartScheduler+0x3c>)
  405418:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  40541a:	2300      	movs	r3, #0
}
  40541c:	4618      	mov	r0, r3
  40541e:	bd80      	pop	{r7, pc}
  405420:	e000ed20 	.word	0xe000ed20
  405424:	0040551d 	.word	0x0040551d
  405428:	20000030 	.word	0x20000030
  40542c:	004053d9 	.word	0x004053d9

00405430 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  405430:	b480      	push	{r7}
  405432:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405434:	4b03      	ldr	r3, [pc, #12]	; (405444 <vPortYieldFromISR+0x14>)
  405436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40543a:	601a      	str	r2, [r3, #0]
}
  40543c:	bf00      	nop
  40543e:	46bd      	mov	sp, r7
  405440:	bc80      	pop	{r7}
  405442:	4770      	bx	lr
  405444:	e000ed04 	.word	0xe000ed04

00405448 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  405448:	b580      	push	{r7, lr}
  40544a:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  40544c:	4b04      	ldr	r3, [pc, #16]	; (405460 <vPortEnterCritical+0x18>)
  40544e:	4798      	blx	r3
	uxCriticalNesting++;
  405450:	4b04      	ldr	r3, [pc, #16]	; (405464 <vPortEnterCritical+0x1c>)
  405452:	681b      	ldr	r3, [r3, #0]
  405454:	3301      	adds	r3, #1
  405456:	4a03      	ldr	r2, [pc, #12]	; (405464 <vPortEnterCritical+0x1c>)
  405458:	6013      	str	r3, [r2, #0]
}
  40545a:	bf00      	nop
  40545c:	bd80      	pop	{r7, pc}
  40545e:	bf00      	nop
  405460:	00405491 	.word	0x00405491
  405464:	20000030 	.word	0x20000030

00405468 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  405468:	b580      	push	{r7, lr}
  40546a:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  40546c:	4b06      	ldr	r3, [pc, #24]	; (405488 <vPortExitCritical+0x20>)
  40546e:	681b      	ldr	r3, [r3, #0]
  405470:	3b01      	subs	r3, #1
  405472:	4a05      	ldr	r2, [pc, #20]	; (405488 <vPortExitCritical+0x20>)
  405474:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  405476:	4b04      	ldr	r3, [pc, #16]	; (405488 <vPortExitCritical+0x20>)
  405478:	681b      	ldr	r3, [r3, #0]
  40547a:	2b00      	cmp	r3, #0
  40547c:	d102      	bne.n	405484 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  40547e:	2000      	movs	r0, #0
  405480:	4b02      	ldr	r3, [pc, #8]	; (40548c <vPortExitCritical+0x24>)
  405482:	4798      	blx	r3
	}
}
  405484:	bf00      	nop
  405486:	bd80      	pop	{r7, pc}
  405488:	20000030 	.word	0x20000030
  40548c:	004054a5 	.word	0x004054a5

00405490 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  405490:	f3ef 8011 	mrs	r0, BASEPRI
  405494:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  405498:	f381 8811 	msr	BASEPRI, r1
  40549c:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  40549e:	2300      	movs	r3, #0
}
  4054a0:	4618      	mov	r0, r3
  4054a2:	bf00      	nop

004054a4 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4054a4:	f380 8811 	msr	BASEPRI, r0
  4054a8:	4770      	bx	lr
		:::"r0"														\
	);
	
	/* Just to avoid compiler warnings. */
	( void ) ulNewMaskValue;
}
  4054aa:	bf00      	nop

004054ac <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  4054ac:	f3ef 8009 	mrs	r0, PSP
  4054b0:	4b0c      	ldr	r3, [pc, #48]	; (4054e4 <pxCurrentTCBConst>)
  4054b2:	681a      	ldr	r2, [r3, #0]
  4054b4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4054b8:	6010      	str	r0, [r2, #0]
  4054ba:	e92d 4008 	stmdb	sp!, {r3, lr}
  4054be:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  4054c2:	f380 8811 	msr	BASEPRI, r0
  4054c6:	f001 f829 	bl	40651c <vTaskSwitchContext>
  4054ca:	f04f 0000 	mov.w	r0, #0
  4054ce:	f380 8811 	msr	BASEPRI, r0
  4054d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  4054d6:	6819      	ldr	r1, [r3, #0]
  4054d8:	6808      	ldr	r0, [r1, #0]
  4054da:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4054de:	f380 8809 	msr	PSP, r0
  4054e2:	4770      	bx	lr

004054e4 <pxCurrentTCBConst>:
  4054e4:	200025e4 	.word	0x200025e4
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  4054e8:	bf00      	nop
  4054ea:	bf00      	nop

004054ec <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  4054ec:	b580      	push	{r7, lr}
  4054ee:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4054f0:	4b06      	ldr	r3, [pc, #24]	; (40550c <SysTick_Handler+0x20>)
  4054f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4054f6:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4054f8:	4b05      	ldr	r3, [pc, #20]	; (405510 <SysTick_Handler+0x24>)
  4054fa:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4054fc:	4b05      	ldr	r3, [pc, #20]	; (405514 <SysTick_Handler+0x28>)
  4054fe:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  405500:	2000      	movs	r0, #0
  405502:	4b05      	ldr	r3, [pc, #20]	; (405518 <SysTick_Handler+0x2c>)
  405504:	4798      	blx	r3
}
  405506:	bf00      	nop
  405508:	bd80      	pop	{r7, pc}
  40550a:	bf00      	nop
  40550c:	e000ed04 	.word	0xe000ed04
  405510:	00405491 	.word	0x00405491
  405514:	004063d1 	.word	0x004063d1
  405518:	004054a5 	.word	0x004054a5

0040551c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  40551c:	b598      	push	{r3, r4, r7, lr}
  40551e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  405520:	4c07      	ldr	r4, [pc, #28]	; (405540 <vPortSetupTimerInterrupt+0x24>)
  405522:	4b08      	ldr	r3, [pc, #32]	; (405544 <vPortSetupTimerInterrupt+0x28>)
  405524:	4798      	blx	r3
  405526:	4602      	mov	r2, r0
  405528:	4b07      	ldr	r3, [pc, #28]	; (405548 <vPortSetupTimerInterrupt+0x2c>)
  40552a:	fba3 2302 	umull	r2, r3, r3, r2
  40552e:	099b      	lsrs	r3, r3, #6
  405530:	3b01      	subs	r3, #1
  405532:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  405534:	4b05      	ldr	r3, [pc, #20]	; (40554c <vPortSetupTimerInterrupt+0x30>)
  405536:	2207      	movs	r2, #7
  405538:	601a      	str	r2, [r3, #0]
}
  40553a:	bf00      	nop
  40553c:	bd98      	pop	{r3, r4, r7, pc}
  40553e:	bf00      	nop
  405540:	e000e014 	.word	0xe000e014
  405544:	00405351 	.word	0x00405351
  405548:	51eb851f 	.word	0x51eb851f
  40554c:	e000e010 	.word	0xe000e010

00405550 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  405550:	b580      	push	{r7, lr}
  405552:	b086      	sub	sp, #24
  405554:	af00      	add	r7, sp, #0
  405556:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  405558:	2300      	movs	r3, #0
  40555a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  40555c:	4b37      	ldr	r3, [pc, #220]	; (40563c <pvPortMalloc+0xec>)
  40555e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  405560:	4b37      	ldr	r3, [pc, #220]	; (405640 <pvPortMalloc+0xf0>)
  405562:	681b      	ldr	r3, [r3, #0]
  405564:	2b00      	cmp	r3, #0
  405566:	d101      	bne.n	40556c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  405568:	4b36      	ldr	r3, [pc, #216]	; (405644 <pvPortMalloc+0xf4>)
  40556a:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  40556c:	687b      	ldr	r3, [r7, #4]
  40556e:	2b00      	cmp	r3, #0
  405570:	d00e      	beq.n	405590 <pvPortMalloc+0x40>
		{
			xWantedSize += heapSTRUCT_SIZE;
  405572:	2310      	movs	r3, #16
  405574:	461a      	mov	r2, r3
  405576:	687b      	ldr	r3, [r7, #4]
  405578:	4413      	add	r3, r2
  40557a:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40557c:	687b      	ldr	r3, [r7, #4]
  40557e:	f003 0307 	and.w	r3, r3, #7
  405582:	2b00      	cmp	r3, #0
  405584:	d004      	beq.n	405590 <pvPortMalloc+0x40>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  405586:	687b      	ldr	r3, [r7, #4]
  405588:	f023 0307 	bic.w	r3, r3, #7
  40558c:	3308      	adds	r3, #8
  40558e:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  405590:	687b      	ldr	r3, [r7, #4]
  405592:	2b00      	cmp	r3, #0
  405594:	d045      	beq.n	405622 <pvPortMalloc+0xd2>
  405596:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40559a:	687b      	ldr	r3, [r7, #4]
  40559c:	4293      	cmp	r3, r2
  40559e:	d240      	bcs.n	405622 <pvPortMalloc+0xd2>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  4055a0:	4b29      	ldr	r3, [pc, #164]	; (405648 <pvPortMalloc+0xf8>)
  4055a2:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  4055a4:	4b28      	ldr	r3, [pc, #160]	; (405648 <pvPortMalloc+0xf8>)
  4055a6:	681b      	ldr	r3, [r3, #0]
  4055a8:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4055aa:	e004      	b.n	4055b6 <pvPortMalloc+0x66>
			{
				pxPreviousBlock = pxBlock;
  4055ac:	697b      	ldr	r3, [r7, #20]
  4055ae:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  4055b0:	697b      	ldr	r3, [r7, #20]
  4055b2:	681b      	ldr	r3, [r3, #0]
  4055b4:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4055b6:	697b      	ldr	r3, [r7, #20]
  4055b8:	685a      	ldr	r2, [r3, #4]
  4055ba:	687b      	ldr	r3, [r7, #4]
  4055bc:	429a      	cmp	r2, r3
  4055be:	d203      	bcs.n	4055c8 <pvPortMalloc+0x78>
  4055c0:	697b      	ldr	r3, [r7, #20]
  4055c2:	681b      	ldr	r3, [r3, #0]
  4055c4:	2b00      	cmp	r3, #0
  4055c6:	d1f1      	bne.n	4055ac <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  4055c8:	4b1d      	ldr	r3, [pc, #116]	; (405640 <pvPortMalloc+0xf0>)
  4055ca:	681b      	ldr	r3, [r3, #0]
  4055cc:	697a      	ldr	r2, [r7, #20]
  4055ce:	429a      	cmp	r2, r3
  4055d0:	d027      	beq.n	405622 <pvPortMalloc+0xd2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  4055d2:	693b      	ldr	r3, [r7, #16]
  4055d4:	681b      	ldr	r3, [r3, #0]
  4055d6:	2210      	movs	r2, #16
  4055d8:	4413      	add	r3, r2
  4055da:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  4055dc:	697b      	ldr	r3, [r7, #20]
  4055de:	681a      	ldr	r2, [r3, #0]
  4055e0:	693b      	ldr	r3, [r7, #16]
  4055e2:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  4055e4:	697b      	ldr	r3, [r7, #20]
  4055e6:	685a      	ldr	r2, [r3, #4]
  4055e8:	687b      	ldr	r3, [r7, #4]
  4055ea:	1ad3      	subs	r3, r2, r3
  4055ec:	2210      	movs	r2, #16
  4055ee:	0052      	lsls	r2, r2, #1
  4055f0:	4293      	cmp	r3, r2
  4055f2:	d90f      	bls.n	405614 <pvPortMalloc+0xc4>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4055f4:	697a      	ldr	r2, [r7, #20]
  4055f6:	687b      	ldr	r3, [r7, #4]
  4055f8:	4413      	add	r3, r2
  4055fa:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4055fc:	697b      	ldr	r3, [r7, #20]
  4055fe:	685a      	ldr	r2, [r3, #4]
  405600:	687b      	ldr	r3, [r7, #4]
  405602:	1ad2      	subs	r2, r2, r3
  405604:	68bb      	ldr	r3, [r7, #8]
  405606:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  405608:	697b      	ldr	r3, [r7, #20]
  40560a:	687a      	ldr	r2, [r7, #4]
  40560c:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  40560e:	68b8      	ldr	r0, [r7, #8]
  405610:	4b0e      	ldr	r3, [pc, #56]	; (40564c <pvPortMalloc+0xfc>)
  405612:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  405614:	4b0e      	ldr	r3, [pc, #56]	; (405650 <pvPortMalloc+0x100>)
  405616:	681a      	ldr	r2, [r3, #0]
  405618:	697b      	ldr	r3, [r7, #20]
  40561a:	685b      	ldr	r3, [r3, #4]
  40561c:	1ad3      	subs	r3, r2, r3
  40561e:	4a0c      	ldr	r2, [pc, #48]	; (405650 <pvPortMalloc+0x100>)
  405620:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  405622:	4b0c      	ldr	r3, [pc, #48]	; (405654 <pvPortMalloc+0x104>)
  405624:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  405626:	68fb      	ldr	r3, [r7, #12]
  405628:	2b00      	cmp	r3, #0
  40562a:	d101      	bne.n	405630 <pvPortMalloc+0xe0>
		{
			vApplicationMallocFailedHook();
  40562c:	4b0a      	ldr	r3, [pc, #40]	; (405658 <pvPortMalloc+0x108>)
  40562e:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  405630:	68fb      	ldr	r3, [r7, #12]
}
  405632:	4618      	mov	r0, r3
  405634:	3718      	adds	r7, #24
  405636:	46bd      	mov	sp, r7
  405638:	bd80      	pop	{r7, pc}
  40563a:	bf00      	nop
  40563c:	00406269 	.word	0x00406269
  405640:	200025e0 	.word	0x200025e0
  405644:	004056b1 	.word	0x004056b1
  405648:	200025d8 	.word	0x200025d8
  40564c:	00405741 	.word	0x00405741
  405650:	20000034 	.word	0x20000034
  405654:	00406285 	.word	0x00406285
  405658:	00407921 	.word	0x00407921

0040565c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  40565c:	b580      	push	{r7, lr}
  40565e:	b084      	sub	sp, #16
  405660:	af00      	add	r7, sp, #0
  405662:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  405664:	687b      	ldr	r3, [r7, #4]
  405666:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  405668:	687b      	ldr	r3, [r7, #4]
  40566a:	2b00      	cmp	r3, #0
  40566c:	d014      	beq.n	405698 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  40566e:	2310      	movs	r3, #16
  405670:	425b      	negs	r3, r3
  405672:	68fa      	ldr	r2, [r7, #12]
  405674:	4413      	add	r3, r2
  405676:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  405678:	68fb      	ldr	r3, [r7, #12]
  40567a:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  40567c:	4b08      	ldr	r3, [pc, #32]	; (4056a0 <vPortFree+0x44>)
  40567e:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  405680:	68bb      	ldr	r3, [r7, #8]
  405682:	685a      	ldr	r2, [r3, #4]
  405684:	4b07      	ldr	r3, [pc, #28]	; (4056a4 <vPortFree+0x48>)
  405686:	681b      	ldr	r3, [r3, #0]
  405688:	4413      	add	r3, r2
  40568a:	4a06      	ldr	r2, [pc, #24]	; (4056a4 <vPortFree+0x48>)
  40568c:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  40568e:	68b8      	ldr	r0, [r7, #8]
  405690:	4b05      	ldr	r3, [pc, #20]	; (4056a8 <vPortFree+0x4c>)
  405692:	4798      	blx	r3
		}
		xTaskResumeAll();
  405694:	4b05      	ldr	r3, [pc, #20]	; (4056ac <vPortFree+0x50>)
  405696:	4798      	blx	r3
	}
}
  405698:	bf00      	nop
  40569a:	3710      	adds	r7, #16
  40569c:	46bd      	mov	sp, r7
  40569e:	bd80      	pop	{r7, pc}
  4056a0:	00406269 	.word	0x00406269
  4056a4:	20000034 	.word	0x20000034
  4056a8:	00405741 	.word	0x00405741
  4056ac:	00406285 	.word	0x00406285

004056b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  4056b0:	b580      	push	{r7, lr}
  4056b2:	b082      	sub	sp, #8
  4056b4:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  4056b6:	4b1d      	ldr	r3, [pc, #116]	; (40572c <prvHeapInit+0x7c>)
  4056b8:	4a1d      	ldr	r2, [pc, #116]	; (405730 <prvHeapInit+0x80>)
  4056ba:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  4056bc:	4b1b      	ldr	r3, [pc, #108]	; (40572c <prvHeapInit+0x7c>)
  4056be:	2200      	movs	r2, #0
  4056c0:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  4056c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4056c6:	4b1a      	ldr	r3, [pc, #104]	; (405730 <prvHeapInit+0x80>)
  4056c8:	4413      	add	r3, r2
  4056ca:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  4056cc:	2310      	movs	r3, #16
  4056ce:	425b      	negs	r3, r3
  4056d0:	687a      	ldr	r2, [r7, #4]
  4056d2:	4413      	add	r3, r2
  4056d4:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  4056d6:	4a17      	ldr	r2, [pc, #92]	; (405734 <prvHeapInit+0x84>)
  4056d8:	687b      	ldr	r3, [r7, #4]
  4056da:	6013      	str	r3, [r2, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  4056dc:	4b15      	ldr	r3, [pc, #84]	; (405734 <prvHeapInit+0x84>)
  4056de:	681b      	ldr	r3, [r3, #0]
  4056e0:	f003 0307 	and.w	r3, r3, #7
  4056e4:	2b00      	cmp	r3, #0
  4056e6:	d003      	beq.n	4056f0 <prvHeapInit+0x40>
  4056e8:	4b13      	ldr	r3, [pc, #76]	; (405738 <prvHeapInit+0x88>)
  4056ea:	4798      	blx	r3
  4056ec:	bf00      	nop
  4056ee:	e7fd      	b.n	4056ec <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  4056f0:	4b10      	ldr	r3, [pc, #64]	; (405734 <prvHeapInit+0x84>)
  4056f2:	681b      	ldr	r3, [r3, #0]
  4056f4:	2200      	movs	r2, #0
  4056f6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  4056f8:	4b0e      	ldr	r3, [pc, #56]	; (405734 <prvHeapInit+0x84>)
  4056fa:	681b      	ldr	r3, [r3, #0]
  4056fc:	2200      	movs	r2, #0
  4056fe:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  405700:	4b0b      	ldr	r3, [pc, #44]	; (405730 <prvHeapInit+0x80>)
  405702:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  405704:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  405708:	2210      	movs	r2, #16
  40570a:	1a9a      	subs	r2, r3, r2
  40570c:	683b      	ldr	r3, [r7, #0]
  40570e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  405710:	4b08      	ldr	r3, [pc, #32]	; (405734 <prvHeapInit+0x84>)
  405712:	681a      	ldr	r2, [r3, #0]
  405714:	683b      	ldr	r3, [r7, #0]
  405716:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  405718:	4b08      	ldr	r3, [pc, #32]	; (40573c <prvHeapInit+0x8c>)
  40571a:	681b      	ldr	r3, [r3, #0]
  40571c:	2210      	movs	r2, #16
  40571e:	1a9b      	subs	r3, r3, r2
  405720:	4a06      	ldr	r2, [pc, #24]	; (40573c <prvHeapInit+0x8c>)
  405722:	6013      	str	r3, [r2, #0]
}
  405724:	bf00      	nop
  405726:	3708      	adds	r7, #8
  405728:	46bd      	mov	sp, r7
  40572a:	bd80      	pop	{r7, pc}
  40572c:	200025d8 	.word	0x200025d8
  405730:	200005d8 	.word	0x200005d8
  405734:	200025e0 	.word	0x200025e0
  405738:	00405491 	.word	0x00405491
  40573c:	20000034 	.word	0x20000034

00405740 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  405740:	b480      	push	{r7}
  405742:	b085      	sub	sp, #20
  405744:	af00      	add	r7, sp, #0
  405746:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  405748:	4b27      	ldr	r3, [pc, #156]	; (4057e8 <prvInsertBlockIntoFreeList+0xa8>)
  40574a:	60fb      	str	r3, [r7, #12]
  40574c:	e002      	b.n	405754 <prvInsertBlockIntoFreeList+0x14>
  40574e:	68fb      	ldr	r3, [r7, #12]
  405750:	681b      	ldr	r3, [r3, #0]
  405752:	60fb      	str	r3, [r7, #12]
  405754:	68fb      	ldr	r3, [r7, #12]
  405756:	681a      	ldr	r2, [r3, #0]
  405758:	687b      	ldr	r3, [r7, #4]
  40575a:	429a      	cmp	r2, r3
  40575c:	d3f7      	bcc.n	40574e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  40575e:	68fb      	ldr	r3, [r7, #12]
  405760:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  405762:	68fb      	ldr	r3, [r7, #12]
  405764:	685b      	ldr	r3, [r3, #4]
  405766:	68ba      	ldr	r2, [r7, #8]
  405768:	441a      	add	r2, r3
  40576a:	687b      	ldr	r3, [r7, #4]
  40576c:	429a      	cmp	r2, r3
  40576e:	d108      	bne.n	405782 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  405770:	68fb      	ldr	r3, [r7, #12]
  405772:	685a      	ldr	r2, [r3, #4]
  405774:	687b      	ldr	r3, [r7, #4]
  405776:	685b      	ldr	r3, [r3, #4]
  405778:	441a      	add	r2, r3
  40577a:	68fb      	ldr	r3, [r7, #12]
  40577c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  40577e:	68fb      	ldr	r3, [r7, #12]
  405780:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  405782:	687b      	ldr	r3, [r7, #4]
  405784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  405786:	687b      	ldr	r3, [r7, #4]
  405788:	685b      	ldr	r3, [r3, #4]
  40578a:	68ba      	ldr	r2, [r7, #8]
  40578c:	441a      	add	r2, r3
  40578e:	68fb      	ldr	r3, [r7, #12]
  405790:	681b      	ldr	r3, [r3, #0]
  405792:	429a      	cmp	r2, r3
  405794:	d118      	bne.n	4057c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  405796:	68fb      	ldr	r3, [r7, #12]
  405798:	681a      	ldr	r2, [r3, #0]
  40579a:	4b14      	ldr	r3, [pc, #80]	; (4057ec <prvInsertBlockIntoFreeList+0xac>)
  40579c:	681b      	ldr	r3, [r3, #0]
  40579e:	429a      	cmp	r2, r3
  4057a0:	d00d      	beq.n	4057be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  4057a2:	687b      	ldr	r3, [r7, #4]
  4057a4:	685a      	ldr	r2, [r3, #4]
  4057a6:	68fb      	ldr	r3, [r7, #12]
  4057a8:	681b      	ldr	r3, [r3, #0]
  4057aa:	685b      	ldr	r3, [r3, #4]
  4057ac:	441a      	add	r2, r3
  4057ae:	687b      	ldr	r3, [r7, #4]
  4057b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  4057b2:	68fb      	ldr	r3, [r7, #12]
  4057b4:	681b      	ldr	r3, [r3, #0]
  4057b6:	681a      	ldr	r2, [r3, #0]
  4057b8:	687b      	ldr	r3, [r7, #4]
  4057ba:	601a      	str	r2, [r3, #0]
  4057bc:	e008      	b.n	4057d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  4057be:	4b0b      	ldr	r3, [pc, #44]	; (4057ec <prvInsertBlockIntoFreeList+0xac>)
  4057c0:	681a      	ldr	r2, [r3, #0]
  4057c2:	687b      	ldr	r3, [r7, #4]
  4057c4:	601a      	str	r2, [r3, #0]
  4057c6:	e003      	b.n	4057d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  4057c8:	68fb      	ldr	r3, [r7, #12]
  4057ca:	681a      	ldr	r2, [r3, #0]
  4057cc:	687b      	ldr	r3, [r7, #4]
  4057ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  4057d0:	68fa      	ldr	r2, [r7, #12]
  4057d2:	687b      	ldr	r3, [r7, #4]
  4057d4:	429a      	cmp	r2, r3
  4057d6:	d002      	beq.n	4057de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4057d8:	68fb      	ldr	r3, [r7, #12]
  4057da:	687a      	ldr	r2, [r7, #4]
  4057dc:	601a      	str	r2, [r3, #0]
	}
}
  4057de:	bf00      	nop
  4057e0:	3714      	adds	r7, #20
  4057e2:	46bd      	mov	sp, r7
  4057e4:	bc80      	pop	{r7}
  4057e6:	4770      	bx	lr
  4057e8:	200025d8 	.word	0x200025d8
  4057ec:	200025e0 	.word	0x200025e0

004057f0 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  4057f0:	b580      	push	{r7, lr}
  4057f2:	b082      	sub	sp, #8
  4057f4:	af00      	add	r7, sp, #0
  4057f6:	6078      	str	r0, [r7, #4]
  4057f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  4057fa:	687b      	ldr	r3, [r7, #4]
  4057fc:	2b00      	cmp	r3, #0
  4057fe:	d103      	bne.n	405808 <xQueueGenericReset+0x18>
  405800:	4b27      	ldr	r3, [pc, #156]	; (4058a0 <xQueueGenericReset+0xb0>)
  405802:	4798      	blx	r3
  405804:	bf00      	nop
  405806:	e7fd      	b.n	405804 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  405808:	4b26      	ldr	r3, [pc, #152]	; (4058a4 <xQueueGenericReset+0xb4>)
  40580a:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  40580c:	687b      	ldr	r3, [r7, #4]
  40580e:	681a      	ldr	r2, [r3, #0]
  405810:	687b      	ldr	r3, [r7, #4]
  405812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405814:	6879      	ldr	r1, [r7, #4]
  405816:	6c09      	ldr	r1, [r1, #64]	; 0x40
  405818:	fb01 f303 	mul.w	r3, r1, r3
  40581c:	441a      	add	r2, r3
  40581e:	687b      	ldr	r3, [r7, #4]
  405820:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  405822:	687b      	ldr	r3, [r7, #4]
  405824:	2200      	movs	r2, #0
  405826:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  405828:	687b      	ldr	r3, [r7, #4]
  40582a:	681a      	ldr	r2, [r3, #0]
  40582c:	687b      	ldr	r3, [r7, #4]
  40582e:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  405830:	687b      	ldr	r3, [r7, #4]
  405832:	681a      	ldr	r2, [r3, #0]
  405834:	687b      	ldr	r3, [r7, #4]
  405836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405838:	3b01      	subs	r3, #1
  40583a:	6879      	ldr	r1, [r7, #4]
  40583c:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40583e:	fb01 f303 	mul.w	r3, r1, r3
  405842:	441a      	add	r2, r3
  405844:	687b      	ldr	r3, [r7, #4]
  405846:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  405848:	687b      	ldr	r3, [r7, #4]
  40584a:	f04f 32ff 	mov.w	r2, #4294967295
  40584e:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  405850:	687b      	ldr	r3, [r7, #4]
  405852:	f04f 32ff 	mov.w	r2, #4294967295
  405856:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  405858:	683b      	ldr	r3, [r7, #0]
  40585a:	2b00      	cmp	r3, #0
  40585c:	d10e      	bne.n	40587c <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40585e:	687b      	ldr	r3, [r7, #4]
  405860:	691b      	ldr	r3, [r3, #16]
  405862:	2b00      	cmp	r3, #0
  405864:	d014      	beq.n	405890 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405866:	687b      	ldr	r3, [r7, #4]
  405868:	3310      	adds	r3, #16
  40586a:	4618      	mov	r0, r3
  40586c:	4b0e      	ldr	r3, [pc, #56]	; (4058a8 <xQueueGenericReset+0xb8>)
  40586e:	4798      	blx	r3
  405870:	4603      	mov	r3, r0
  405872:	2b01      	cmp	r3, #1
  405874:	d10c      	bne.n	405890 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  405876:	4b0d      	ldr	r3, [pc, #52]	; (4058ac <xQueueGenericReset+0xbc>)
  405878:	4798      	blx	r3
  40587a:	e009      	b.n	405890 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  40587c:	687b      	ldr	r3, [r7, #4]
  40587e:	3310      	adds	r3, #16
  405880:	4618      	mov	r0, r3
  405882:	4b0b      	ldr	r3, [pc, #44]	; (4058b0 <xQueueGenericReset+0xc0>)
  405884:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  405886:	687b      	ldr	r3, [r7, #4]
  405888:	3324      	adds	r3, #36	; 0x24
  40588a:	4618      	mov	r0, r3
  40588c:	4b08      	ldr	r3, [pc, #32]	; (4058b0 <xQueueGenericReset+0xc0>)
  40588e:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  405890:	4b08      	ldr	r3, [pc, #32]	; (4058b4 <xQueueGenericReset+0xc4>)
  405892:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  405894:	2301      	movs	r3, #1
}
  405896:	4618      	mov	r0, r3
  405898:	3708      	adds	r7, #8
  40589a:	46bd      	mov	sp, r7
  40589c:	bd80      	pop	{r7, pc}
  40589e:	bf00      	nop
  4058a0:	00405491 	.word	0x00405491
  4058a4:	00405449 	.word	0x00405449
  4058a8:	00406701 	.word	0x00406701
  4058ac:	00405431 	.word	0x00405431
  4058b0:	00405155 	.word	0x00405155
  4058b4:	00405469 	.word	0x00405469

004058b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4058b8:	b580      	push	{r7, lr}
  4058ba:	b088      	sub	sp, #32
  4058bc:	af00      	add	r7, sp, #0
  4058be:	60f8      	str	r0, [r7, #12]
  4058c0:	60b9      	str	r1, [r7, #8]
  4058c2:	4613      	mov	r3, r2
  4058c4:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  4058c6:	2300      	movs	r3, #0
  4058c8:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4058ca:	68fb      	ldr	r3, [r7, #12]
  4058cc:	2b00      	cmp	r3, #0
  4058ce:	d026      	beq.n	40591e <xQueueGenericCreate+0x66>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4058d0:	204c      	movs	r0, #76	; 0x4c
  4058d2:	4b19      	ldr	r3, [pc, #100]	; (405938 <xQueueGenericCreate+0x80>)
  4058d4:	4798      	blx	r3
  4058d6:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  4058d8:	69bb      	ldr	r3, [r7, #24]
  4058da:	2b00      	cmp	r3, #0
  4058dc:	d01f      	beq.n	40591e <xQueueGenericCreate+0x66>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4058de:	68fb      	ldr	r3, [r7, #12]
  4058e0:	68ba      	ldr	r2, [r7, #8]
  4058e2:	fb02 f303 	mul.w	r3, r2, r3
  4058e6:	3301      	adds	r3, #1
  4058e8:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4058ea:	6978      	ldr	r0, [r7, #20]
  4058ec:	4b12      	ldr	r3, [pc, #72]	; (405938 <xQueueGenericCreate+0x80>)
  4058ee:	4798      	blx	r3
  4058f0:	4602      	mov	r2, r0
  4058f2:	69bb      	ldr	r3, [r7, #24]
  4058f4:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  4058f6:	69bb      	ldr	r3, [r7, #24]
  4058f8:	681b      	ldr	r3, [r3, #0]
  4058fa:	2b00      	cmp	r3, #0
  4058fc:	d00c      	beq.n	405918 <xQueueGenericCreate+0x60>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4058fe:	69bb      	ldr	r3, [r7, #24]
  405900:	68fa      	ldr	r2, [r7, #12]
  405902:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  405904:	69bb      	ldr	r3, [r7, #24]
  405906:	68ba      	ldr	r2, [r7, #8]
  405908:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  40590a:	2101      	movs	r1, #1
  40590c:	69b8      	ldr	r0, [r7, #24]
  40590e:	4b0b      	ldr	r3, [pc, #44]	; (40593c <xQueueGenericCreate+0x84>)
  405910:	4798      	blx	r3
					pxNewQueue->ucQueueType = ucQueueType;
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  405912:	69bb      	ldr	r3, [r7, #24]
  405914:	61fb      	str	r3, [r7, #28]
  405916:	e002      	b.n	40591e <xQueueGenericCreate+0x66>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  405918:	69b8      	ldr	r0, [r7, #24]
  40591a:	4b09      	ldr	r3, [pc, #36]	; (405940 <xQueueGenericCreate+0x88>)
  40591c:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  40591e:	69fb      	ldr	r3, [r7, #28]
  405920:	2b00      	cmp	r3, #0
  405922:	d103      	bne.n	40592c <xQueueGenericCreate+0x74>
  405924:	4b07      	ldr	r3, [pc, #28]	; (405944 <xQueueGenericCreate+0x8c>)
  405926:	4798      	blx	r3
  405928:	bf00      	nop
  40592a:	e7fd      	b.n	405928 <xQueueGenericCreate+0x70>

	return xReturn;
  40592c:	69fb      	ldr	r3, [r7, #28]
}
  40592e:	4618      	mov	r0, r3
  405930:	3720      	adds	r7, #32
  405932:	46bd      	mov	sp, r7
  405934:	bd80      	pop	{r7, pc}
  405936:	bf00      	nop
  405938:	00405551 	.word	0x00405551
  40593c:	004057f1 	.word	0x004057f1
  405940:	0040565d 	.word	0x0040565d
  405944:	00405491 	.word	0x00405491

00405948 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  405948:	b580      	push	{r7, lr}
  40594a:	b088      	sub	sp, #32
  40594c:	af00      	add	r7, sp, #0
  40594e:	60f8      	str	r0, [r7, #12]
  405950:	60b9      	str	r1, [r7, #8]
  405952:	607a      	str	r2, [r7, #4]
  405954:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  405956:	2300      	movs	r3, #0
  405958:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  40595a:	68fb      	ldr	r3, [r7, #12]
  40595c:	2b00      	cmp	r3, #0
  40595e:	d103      	bne.n	405968 <xQueueGenericSend+0x20>
  405960:	4b46      	ldr	r3, [pc, #280]	; (405a7c <xQueueGenericSend+0x134>)
  405962:	4798      	blx	r3
  405964:	bf00      	nop
  405966:	e7fd      	b.n	405964 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405968:	68bb      	ldr	r3, [r7, #8]
  40596a:	2b00      	cmp	r3, #0
  40596c:	d103      	bne.n	405976 <xQueueGenericSend+0x2e>
  40596e:	68fb      	ldr	r3, [r7, #12]
  405970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405972:	2b00      	cmp	r3, #0
  405974:	d101      	bne.n	40597a <xQueueGenericSend+0x32>
  405976:	2301      	movs	r3, #1
  405978:	e000      	b.n	40597c <xQueueGenericSend+0x34>
  40597a:	2300      	movs	r3, #0
  40597c:	2b00      	cmp	r3, #0
  40597e:	d103      	bne.n	405988 <xQueueGenericSend+0x40>
  405980:	4b3e      	ldr	r3, [pc, #248]	; (405a7c <xQueueGenericSend+0x134>)
  405982:	4798      	blx	r3
  405984:	bf00      	nop
  405986:	e7fd      	b.n	405984 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  405988:	4b3d      	ldr	r3, [pc, #244]	; (405a80 <xQueueGenericSend+0x138>)
  40598a:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40598c:	68fb      	ldr	r3, [r7, #12]
  40598e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405990:	68fb      	ldr	r3, [r7, #12]
  405992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405994:	429a      	cmp	r2, r3
  405996:	d216      	bcs.n	4059c6 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405998:	683a      	ldr	r2, [r7, #0]
  40599a:	68b9      	ldr	r1, [r7, #8]
  40599c:	68f8      	ldr	r0, [r7, #12]
  40599e:	4b39      	ldr	r3, [pc, #228]	; (405a84 <xQueueGenericSend+0x13c>)
  4059a0:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4059a2:	68fb      	ldr	r3, [r7, #12]
  4059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4059a6:	2b00      	cmp	r3, #0
  4059a8:	d009      	beq.n	4059be <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4059aa:	68fb      	ldr	r3, [r7, #12]
  4059ac:	3324      	adds	r3, #36	; 0x24
  4059ae:	4618      	mov	r0, r3
  4059b0:	4b35      	ldr	r3, [pc, #212]	; (405a88 <xQueueGenericSend+0x140>)
  4059b2:	4798      	blx	r3
  4059b4:	4603      	mov	r3, r0
  4059b6:	2b01      	cmp	r3, #1
  4059b8:	d101      	bne.n	4059be <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  4059ba:	4b34      	ldr	r3, [pc, #208]	; (405a8c <xQueueGenericSend+0x144>)
  4059bc:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  4059be:	4b34      	ldr	r3, [pc, #208]	; (405a90 <xQueueGenericSend+0x148>)
  4059c0:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  4059c2:	2301      	movs	r3, #1
  4059c4:	e056      	b.n	405a74 <xQueueGenericSend+0x12c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4059c6:	687b      	ldr	r3, [r7, #4]
  4059c8:	2b00      	cmp	r3, #0
  4059ca:	d103      	bne.n	4059d4 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4059cc:	4b30      	ldr	r3, [pc, #192]	; (405a90 <xQueueGenericSend+0x148>)
  4059ce:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  4059d0:	2300      	movs	r3, #0
  4059d2:	e04f      	b.n	405a74 <xQueueGenericSend+0x12c>
				}
				else if( xEntryTimeSet == pdFALSE )
  4059d4:	69fb      	ldr	r3, [r7, #28]
  4059d6:	2b00      	cmp	r3, #0
  4059d8:	d106      	bne.n	4059e8 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4059da:	f107 0314 	add.w	r3, r7, #20
  4059de:	4618      	mov	r0, r3
  4059e0:	4b2c      	ldr	r3, [pc, #176]	; (405a94 <xQueueGenericSend+0x14c>)
  4059e2:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4059e4:	2301      	movs	r3, #1
  4059e6:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  4059e8:	4b29      	ldr	r3, [pc, #164]	; (405a90 <xQueueGenericSend+0x148>)
  4059ea:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4059ec:	4b2a      	ldr	r3, [pc, #168]	; (405a98 <xQueueGenericSend+0x150>)
  4059ee:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4059f0:	4b23      	ldr	r3, [pc, #140]	; (405a80 <xQueueGenericSend+0x138>)
  4059f2:	4798      	blx	r3
  4059f4:	68fb      	ldr	r3, [r7, #12]
  4059f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4059f8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4059fc:	d102      	bne.n	405a04 <xQueueGenericSend+0xbc>
  4059fe:	68fb      	ldr	r3, [r7, #12]
  405a00:	2200      	movs	r2, #0
  405a02:	645a      	str	r2, [r3, #68]	; 0x44
  405a04:	68fb      	ldr	r3, [r7, #12]
  405a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405a08:	f1b3 3fff 	cmp.w	r3, #4294967295
  405a0c:	d102      	bne.n	405a14 <xQueueGenericSend+0xcc>
  405a0e:	68fb      	ldr	r3, [r7, #12]
  405a10:	2200      	movs	r2, #0
  405a12:	649a      	str	r2, [r3, #72]	; 0x48
  405a14:	4b1e      	ldr	r3, [pc, #120]	; (405a90 <xQueueGenericSend+0x148>)
  405a16:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405a18:	1d3a      	adds	r2, r7, #4
  405a1a:	f107 0314 	add.w	r3, r7, #20
  405a1e:	4611      	mov	r1, r2
  405a20:	4618      	mov	r0, r3
  405a22:	4b1e      	ldr	r3, [pc, #120]	; (405a9c <xQueueGenericSend+0x154>)
  405a24:	4798      	blx	r3
  405a26:	4603      	mov	r3, r0
  405a28:	2b00      	cmp	r3, #0
  405a2a:	d11d      	bne.n	405a68 <xQueueGenericSend+0x120>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  405a2c:	68f8      	ldr	r0, [r7, #12]
  405a2e:	4b1c      	ldr	r3, [pc, #112]	; (405aa0 <xQueueGenericSend+0x158>)
  405a30:	4798      	blx	r3
  405a32:	4603      	mov	r3, r0
  405a34:	2b00      	cmp	r3, #0
  405a36:	d011      	beq.n	405a5c <xQueueGenericSend+0x114>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  405a38:	68fb      	ldr	r3, [r7, #12]
  405a3a:	3310      	adds	r3, #16
  405a3c:	687a      	ldr	r2, [r7, #4]
  405a3e:	4611      	mov	r1, r2
  405a40:	4618      	mov	r0, r3
  405a42:	4b18      	ldr	r3, [pc, #96]	; (405aa4 <xQueueGenericSend+0x15c>)
  405a44:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  405a46:	68f8      	ldr	r0, [r7, #12]
  405a48:	4b17      	ldr	r3, [pc, #92]	; (405aa8 <xQueueGenericSend+0x160>)
  405a4a:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  405a4c:	4b17      	ldr	r3, [pc, #92]	; (405aac <xQueueGenericSend+0x164>)
  405a4e:	4798      	blx	r3
  405a50:	4603      	mov	r3, r0
  405a52:	2b00      	cmp	r3, #0
  405a54:	d198      	bne.n	405988 <xQueueGenericSend+0x40>
				{
					portYIELD_WITHIN_API();
  405a56:	4b0d      	ldr	r3, [pc, #52]	; (405a8c <xQueueGenericSend+0x144>)
  405a58:	4798      	blx	r3
  405a5a:	e795      	b.n	405988 <xQueueGenericSend+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  405a5c:	68f8      	ldr	r0, [r7, #12]
  405a5e:	4b12      	ldr	r3, [pc, #72]	; (405aa8 <xQueueGenericSend+0x160>)
  405a60:	4798      	blx	r3
				( void ) xTaskResumeAll();
  405a62:	4b12      	ldr	r3, [pc, #72]	; (405aac <xQueueGenericSend+0x164>)
  405a64:	4798      	blx	r3
  405a66:	e78f      	b.n	405988 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  405a68:	68f8      	ldr	r0, [r7, #12]
  405a6a:	4b0f      	ldr	r3, [pc, #60]	; (405aa8 <xQueueGenericSend+0x160>)
  405a6c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  405a6e:	4b0f      	ldr	r3, [pc, #60]	; (405aac <xQueueGenericSend+0x164>)
  405a70:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  405a72:	2300      	movs	r3, #0
		}
	}
}
  405a74:	4618      	mov	r0, r3
  405a76:	3720      	adds	r7, #32
  405a78:	46bd      	mov	sp, r7
  405a7a:	bd80      	pop	{r7, pc}
  405a7c:	00405491 	.word	0x00405491
  405a80:	00405449 	.word	0x00405449
  405a84:	00405d41 	.word	0x00405d41
  405a88:	00406701 	.word	0x00406701
  405a8c:	00405431 	.word	0x00405431
  405a90:	00405469 	.word	0x00405469
  405a94:	004067bd 	.word	0x004067bd
  405a98:	00406269 	.word	0x00406269
  405a9c:	004067f9 	.word	0x004067f9
  405aa0:	00405f2d 	.word	0x00405f2d
  405aa4:	00406619 	.word	0x00406619
  405aa8:	00405e51 	.word	0x00405e51
  405aac:	00406285 	.word	0x00406285

00405ab0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  405ab0:	b580      	push	{r7, lr}
  405ab2:	b086      	sub	sp, #24
  405ab4:	af00      	add	r7, sp, #0
  405ab6:	60f8      	str	r0, [r7, #12]
  405ab8:	60b9      	str	r1, [r7, #8]
  405aba:	607a      	str	r2, [r7, #4]
  405abc:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  405abe:	68fb      	ldr	r3, [r7, #12]
  405ac0:	2b00      	cmp	r3, #0
  405ac2:	d103      	bne.n	405acc <xQueueGenericSendFromISR+0x1c>
  405ac4:	4b25      	ldr	r3, [pc, #148]	; (405b5c <xQueueGenericSendFromISR+0xac>)
  405ac6:	4798      	blx	r3
  405ac8:	bf00      	nop
  405aca:	e7fd      	b.n	405ac8 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405acc:	68bb      	ldr	r3, [r7, #8]
  405ace:	2b00      	cmp	r3, #0
  405ad0:	d103      	bne.n	405ada <xQueueGenericSendFromISR+0x2a>
  405ad2:	68fb      	ldr	r3, [r7, #12]
  405ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405ad6:	2b00      	cmp	r3, #0
  405ad8:	d101      	bne.n	405ade <xQueueGenericSendFromISR+0x2e>
  405ada:	2301      	movs	r3, #1
  405adc:	e000      	b.n	405ae0 <xQueueGenericSendFromISR+0x30>
  405ade:	2300      	movs	r3, #0
  405ae0:	2b00      	cmp	r3, #0
  405ae2:	d103      	bne.n	405aec <xQueueGenericSendFromISR+0x3c>
  405ae4:	4b1d      	ldr	r3, [pc, #116]	; (405b5c <xQueueGenericSendFromISR+0xac>)
  405ae6:	4798      	blx	r3
  405ae8:	bf00      	nop
  405aea:	e7fd      	b.n	405ae8 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  405aec:	4b1b      	ldr	r3, [pc, #108]	; (405b5c <xQueueGenericSendFromISR+0xac>)
  405aee:	4798      	blx	r3
  405af0:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405af2:	68fb      	ldr	r3, [r7, #12]
  405af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405af6:	68fb      	ldr	r3, [r7, #12]
  405af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405afa:	429a      	cmp	r2, r3
  405afc:	d224      	bcs.n	405b48 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405afe:	683a      	ldr	r2, [r7, #0]
  405b00:	68b9      	ldr	r1, [r7, #8]
  405b02:	68f8      	ldr	r0, [r7, #12]
  405b04:	4b16      	ldr	r3, [pc, #88]	; (405b60 <xQueueGenericSendFromISR+0xb0>)
  405b06:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  405b08:	68fb      	ldr	r3, [r7, #12]
  405b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
  405b10:	d112      	bne.n	405b38 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405b12:	68fb      	ldr	r3, [r7, #12]
  405b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405b16:	2b00      	cmp	r3, #0
  405b18:	d013      	beq.n	405b42 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405b1a:	68fb      	ldr	r3, [r7, #12]
  405b1c:	3324      	adds	r3, #36	; 0x24
  405b1e:	4618      	mov	r0, r3
  405b20:	4b10      	ldr	r3, [pc, #64]	; (405b64 <xQueueGenericSendFromISR+0xb4>)
  405b22:	4798      	blx	r3
  405b24:	4603      	mov	r3, r0
  405b26:	2b00      	cmp	r3, #0
  405b28:	d00b      	beq.n	405b42 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  405b2a:	687b      	ldr	r3, [r7, #4]
  405b2c:	2b00      	cmp	r3, #0
  405b2e:	d008      	beq.n	405b42 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  405b30:	687b      	ldr	r3, [r7, #4]
  405b32:	2201      	movs	r2, #1
  405b34:	601a      	str	r2, [r3, #0]
  405b36:	e004      	b.n	405b42 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  405b38:	68fb      	ldr	r3, [r7, #12]
  405b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405b3c:	1c5a      	adds	r2, r3, #1
  405b3e:	68fb      	ldr	r3, [r7, #12]
  405b40:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  405b42:	2301      	movs	r3, #1
  405b44:	617b      	str	r3, [r7, #20]
  405b46:	e001      	b.n	405b4c <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  405b48:	2300      	movs	r3, #0
  405b4a:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  405b4c:	6938      	ldr	r0, [r7, #16]
  405b4e:	4b06      	ldr	r3, [pc, #24]	; (405b68 <xQueueGenericSendFromISR+0xb8>)
  405b50:	4798      	blx	r3

	return xReturn;
  405b52:	697b      	ldr	r3, [r7, #20]
}
  405b54:	4618      	mov	r0, r3
  405b56:	3718      	adds	r7, #24
  405b58:	46bd      	mov	sp, r7
  405b5a:	bd80      	pop	{r7, pc}
  405b5c:	00405491 	.word	0x00405491
  405b60:	00405d41 	.word	0x00405d41
  405b64:	00406701 	.word	0x00406701
  405b68:	004054a5 	.word	0x004054a5

00405b6c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  405b6c:	b580      	push	{r7, lr}
  405b6e:	b088      	sub	sp, #32
  405b70:	af00      	add	r7, sp, #0
  405b72:	60f8      	str	r0, [r7, #12]
  405b74:	60b9      	str	r1, [r7, #8]
  405b76:	607a      	str	r2, [r7, #4]
  405b78:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  405b7a:	2300      	movs	r3, #0
  405b7c:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  405b7e:	68fb      	ldr	r3, [r7, #12]
  405b80:	2b00      	cmp	r3, #0
  405b82:	d103      	bne.n	405b8c <xQueueGenericReceive+0x20>
  405b84:	4b5f      	ldr	r3, [pc, #380]	; (405d04 <xQueueGenericReceive+0x198>)
  405b86:	4798      	blx	r3
  405b88:	bf00      	nop
  405b8a:	e7fd      	b.n	405b88 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405b8c:	68bb      	ldr	r3, [r7, #8]
  405b8e:	2b00      	cmp	r3, #0
  405b90:	d103      	bne.n	405b9a <xQueueGenericReceive+0x2e>
  405b92:	68fb      	ldr	r3, [r7, #12]
  405b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405b96:	2b00      	cmp	r3, #0
  405b98:	d101      	bne.n	405b9e <xQueueGenericReceive+0x32>
  405b9a:	2301      	movs	r3, #1
  405b9c:	e000      	b.n	405ba0 <xQueueGenericReceive+0x34>
  405b9e:	2300      	movs	r3, #0
  405ba0:	2b00      	cmp	r3, #0
  405ba2:	d103      	bne.n	405bac <xQueueGenericReceive+0x40>
  405ba4:	4b57      	ldr	r3, [pc, #348]	; (405d04 <xQueueGenericReceive+0x198>)
  405ba6:	4798      	blx	r3
  405ba8:	bf00      	nop
  405baa:	e7fd      	b.n	405ba8 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  405bac:	4b56      	ldr	r3, [pc, #344]	; (405d08 <xQueueGenericReceive+0x19c>)
  405bae:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  405bb0:	68fb      	ldr	r3, [r7, #12]
  405bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405bb4:	2b00      	cmp	r3, #0
  405bb6:	d03b      	beq.n	405c30 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  405bb8:	68fb      	ldr	r3, [r7, #12]
  405bba:	68db      	ldr	r3, [r3, #12]
  405bbc:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  405bbe:	68b9      	ldr	r1, [r7, #8]
  405bc0:	68f8      	ldr	r0, [r7, #12]
  405bc2:	4b52      	ldr	r3, [pc, #328]	; (405d0c <xQueueGenericReceive+0x1a0>)
  405bc4:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  405bc6:	683b      	ldr	r3, [r7, #0]
  405bc8:	2b00      	cmp	r3, #0
  405bca:	d11c      	bne.n	405c06 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  405bcc:	68fb      	ldr	r3, [r7, #12]
  405bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405bd0:	1e5a      	subs	r2, r3, #1
  405bd2:	68fb      	ldr	r3, [r7, #12]
  405bd4:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405bd6:	68fb      	ldr	r3, [r7, #12]
  405bd8:	681b      	ldr	r3, [r3, #0]
  405bda:	2b00      	cmp	r3, #0
  405bdc:	d104      	bne.n	405be8 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  405bde:	4b4c      	ldr	r3, [pc, #304]	; (405d10 <xQueueGenericReceive+0x1a4>)
  405be0:	4798      	blx	r3
  405be2:	4602      	mov	r2, r0
  405be4:	68fb      	ldr	r3, [r7, #12]
  405be6:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405be8:	68fb      	ldr	r3, [r7, #12]
  405bea:	691b      	ldr	r3, [r3, #16]
  405bec:	2b00      	cmp	r3, #0
  405bee:	d01b      	beq.n	405c28 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405bf0:	68fb      	ldr	r3, [r7, #12]
  405bf2:	3310      	adds	r3, #16
  405bf4:	4618      	mov	r0, r3
  405bf6:	4b47      	ldr	r3, [pc, #284]	; (405d14 <xQueueGenericReceive+0x1a8>)
  405bf8:	4798      	blx	r3
  405bfa:	4603      	mov	r3, r0
  405bfc:	2b01      	cmp	r3, #1
  405bfe:	d113      	bne.n	405c28 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  405c00:	4b45      	ldr	r3, [pc, #276]	; (405d18 <xQueueGenericReceive+0x1ac>)
  405c02:	4798      	blx	r3
  405c04:	e010      	b.n	405c28 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  405c06:	68fb      	ldr	r3, [r7, #12]
  405c08:	69ba      	ldr	r2, [r7, #24]
  405c0a:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405c0c:	68fb      	ldr	r3, [r7, #12]
  405c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405c10:	2b00      	cmp	r3, #0
  405c12:	d009      	beq.n	405c28 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405c14:	68fb      	ldr	r3, [r7, #12]
  405c16:	3324      	adds	r3, #36	; 0x24
  405c18:	4618      	mov	r0, r3
  405c1a:	4b3e      	ldr	r3, [pc, #248]	; (405d14 <xQueueGenericReceive+0x1a8>)
  405c1c:	4798      	blx	r3
  405c1e:	4603      	mov	r3, r0
  405c20:	2b00      	cmp	r3, #0
  405c22:	d001      	beq.n	405c28 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  405c24:	4b3c      	ldr	r3, [pc, #240]	; (405d18 <xQueueGenericReceive+0x1ac>)
  405c26:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  405c28:	4b3c      	ldr	r3, [pc, #240]	; (405d1c <xQueueGenericReceive+0x1b0>)
  405c2a:	4798      	blx	r3
				return pdPASS;
  405c2c:	2301      	movs	r3, #1
  405c2e:	e064      	b.n	405cfa <xQueueGenericReceive+0x18e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  405c30:	687b      	ldr	r3, [r7, #4]
  405c32:	2b00      	cmp	r3, #0
  405c34:	d103      	bne.n	405c3e <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  405c36:	4b39      	ldr	r3, [pc, #228]	; (405d1c <xQueueGenericReceive+0x1b0>)
  405c38:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  405c3a:	2300      	movs	r3, #0
  405c3c:	e05d      	b.n	405cfa <xQueueGenericReceive+0x18e>
				}
				else if( xEntryTimeSet == pdFALSE )
  405c3e:	69fb      	ldr	r3, [r7, #28]
  405c40:	2b00      	cmp	r3, #0
  405c42:	d106      	bne.n	405c52 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405c44:	f107 0310 	add.w	r3, r7, #16
  405c48:	4618      	mov	r0, r3
  405c4a:	4b35      	ldr	r3, [pc, #212]	; (405d20 <xQueueGenericReceive+0x1b4>)
  405c4c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  405c4e:	2301      	movs	r3, #1
  405c50:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  405c52:	4b32      	ldr	r3, [pc, #200]	; (405d1c <xQueueGenericReceive+0x1b0>)
  405c54:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  405c56:	4b33      	ldr	r3, [pc, #204]	; (405d24 <xQueueGenericReceive+0x1b8>)
  405c58:	4798      	blx	r3
		prvLockQueue( pxQueue );
  405c5a:	4b2b      	ldr	r3, [pc, #172]	; (405d08 <xQueueGenericReceive+0x19c>)
  405c5c:	4798      	blx	r3
  405c5e:	68fb      	ldr	r3, [r7, #12]
  405c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405c62:	f1b3 3fff 	cmp.w	r3, #4294967295
  405c66:	d102      	bne.n	405c6e <xQueueGenericReceive+0x102>
  405c68:	68fb      	ldr	r3, [r7, #12]
  405c6a:	2200      	movs	r2, #0
  405c6c:	645a      	str	r2, [r3, #68]	; 0x44
  405c6e:	68fb      	ldr	r3, [r7, #12]
  405c70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405c72:	f1b3 3fff 	cmp.w	r3, #4294967295
  405c76:	d102      	bne.n	405c7e <xQueueGenericReceive+0x112>
  405c78:	68fb      	ldr	r3, [r7, #12]
  405c7a:	2200      	movs	r2, #0
  405c7c:	649a      	str	r2, [r3, #72]	; 0x48
  405c7e:	4b27      	ldr	r3, [pc, #156]	; (405d1c <xQueueGenericReceive+0x1b0>)
  405c80:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405c82:	1d3a      	adds	r2, r7, #4
  405c84:	f107 0310 	add.w	r3, r7, #16
  405c88:	4611      	mov	r1, r2
  405c8a:	4618      	mov	r0, r3
  405c8c:	4b26      	ldr	r3, [pc, #152]	; (405d28 <xQueueGenericReceive+0x1bc>)
  405c8e:	4798      	blx	r3
  405c90:	4603      	mov	r3, r0
  405c92:	2b00      	cmp	r3, #0
  405c94:	d12b      	bne.n	405cee <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  405c96:	68f8      	ldr	r0, [r7, #12]
  405c98:	4b24      	ldr	r3, [pc, #144]	; (405d2c <xQueueGenericReceive+0x1c0>)
  405c9a:	4798      	blx	r3
  405c9c:	4603      	mov	r3, r0
  405c9e:	2b00      	cmp	r3, #0
  405ca0:	d01f      	beq.n	405ce2 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405ca2:	68fb      	ldr	r3, [r7, #12]
  405ca4:	681b      	ldr	r3, [r3, #0]
  405ca6:	2b00      	cmp	r3, #0
  405ca8:	d108      	bne.n	405cbc <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  405caa:	4b17      	ldr	r3, [pc, #92]	; (405d08 <xQueueGenericReceive+0x19c>)
  405cac:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  405cae:	68fb      	ldr	r3, [r7, #12]
  405cb0:	685b      	ldr	r3, [r3, #4]
  405cb2:	4618      	mov	r0, r3
  405cb4:	4b1e      	ldr	r3, [pc, #120]	; (405d30 <xQueueGenericReceive+0x1c4>)
  405cb6:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  405cb8:	4b18      	ldr	r3, [pc, #96]	; (405d1c <xQueueGenericReceive+0x1b0>)
  405cba:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  405cbc:	68fb      	ldr	r3, [r7, #12]
  405cbe:	3324      	adds	r3, #36	; 0x24
  405cc0:	687a      	ldr	r2, [r7, #4]
  405cc2:	4611      	mov	r1, r2
  405cc4:	4618      	mov	r0, r3
  405cc6:	4b1b      	ldr	r3, [pc, #108]	; (405d34 <xQueueGenericReceive+0x1c8>)
  405cc8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  405cca:	68f8      	ldr	r0, [r7, #12]
  405ccc:	4b1a      	ldr	r3, [pc, #104]	; (405d38 <xQueueGenericReceive+0x1cc>)
  405cce:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  405cd0:	4b1a      	ldr	r3, [pc, #104]	; (405d3c <xQueueGenericReceive+0x1d0>)
  405cd2:	4798      	blx	r3
  405cd4:	4603      	mov	r3, r0
  405cd6:	2b00      	cmp	r3, #0
  405cd8:	f47f af68 	bne.w	405bac <xQueueGenericReceive+0x40>
				{
					portYIELD_WITHIN_API();
  405cdc:	4b0e      	ldr	r3, [pc, #56]	; (405d18 <xQueueGenericReceive+0x1ac>)
  405cde:	4798      	blx	r3
  405ce0:	e764      	b.n	405bac <xQueueGenericReceive+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  405ce2:	68f8      	ldr	r0, [r7, #12]
  405ce4:	4b14      	ldr	r3, [pc, #80]	; (405d38 <xQueueGenericReceive+0x1cc>)
  405ce6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  405ce8:	4b14      	ldr	r3, [pc, #80]	; (405d3c <xQueueGenericReceive+0x1d0>)
  405cea:	4798      	blx	r3
  405cec:	e75e      	b.n	405bac <xQueueGenericReceive+0x40>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  405cee:	68f8      	ldr	r0, [r7, #12]
  405cf0:	4b11      	ldr	r3, [pc, #68]	; (405d38 <xQueueGenericReceive+0x1cc>)
  405cf2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  405cf4:	4b11      	ldr	r3, [pc, #68]	; (405d3c <xQueueGenericReceive+0x1d0>)
  405cf6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  405cf8:	2300      	movs	r3, #0
		}
	}
}
  405cfa:	4618      	mov	r0, r3
  405cfc:	3720      	adds	r7, #32
  405cfe:	46bd      	mov	sp, r7
  405d00:	bd80      	pop	{r7, pc}
  405d02:	bf00      	nop
  405d04:	00405491 	.word	0x00405491
  405d08:	00405449 	.word	0x00405449
  405d0c:	00405e01 	.word	0x00405e01
  405d10:	00406b65 	.word	0x00406b65
  405d14:	00406701 	.word	0x00406701
  405d18:	00405431 	.word	0x00405431
  405d1c:	00405469 	.word	0x00405469
  405d20:	004067bd 	.word	0x004067bd
  405d24:	00406269 	.word	0x00406269
  405d28:	004067f9 	.word	0x004067f9
  405d2c:	00405ef9 	.word	0x00405ef9
  405d30:	00406bbd 	.word	0x00406bbd
  405d34:	00406619 	.word	0x00406619
  405d38:	00405e51 	.word	0x00405e51
  405d3c:	00406285 	.word	0x00406285

00405d40 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  405d40:	b580      	push	{r7, lr}
  405d42:	b084      	sub	sp, #16
  405d44:	af00      	add	r7, sp, #0
  405d46:	60f8      	str	r0, [r7, #12]
  405d48:	60b9      	str	r1, [r7, #8]
  405d4a:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  405d4c:	68fb      	ldr	r3, [r7, #12]
  405d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d50:	2b00      	cmp	r3, #0
  405d52:	d10c      	bne.n	405d6e <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405d54:	68fb      	ldr	r3, [r7, #12]
  405d56:	681b      	ldr	r3, [r3, #0]
  405d58:	2b00      	cmp	r3, #0
  405d5a:	d143      	bne.n	405de4 <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  405d5c:	68fb      	ldr	r3, [r7, #12]
  405d5e:	685b      	ldr	r3, [r3, #4]
  405d60:	4618      	mov	r0, r3
  405d62:	4b25      	ldr	r3, [pc, #148]	; (405df8 <prvCopyDataToQueue+0xb8>)
  405d64:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  405d66:	68fb      	ldr	r3, [r7, #12]
  405d68:	2200      	movs	r2, #0
  405d6a:	605a      	str	r2, [r3, #4]
  405d6c:	e03a      	b.n	405de4 <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  405d6e:	687b      	ldr	r3, [r7, #4]
  405d70:	2b00      	cmp	r3, #0
  405d72:	d119      	bne.n	405da8 <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405d74:	68fb      	ldr	r3, [r7, #12]
  405d76:	6898      	ldr	r0, [r3, #8]
  405d78:	68fb      	ldr	r3, [r7, #12]
  405d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d7c:	461a      	mov	r2, r3
  405d7e:	68b9      	ldr	r1, [r7, #8]
  405d80:	4b1e      	ldr	r3, [pc, #120]	; (405dfc <prvCopyDataToQueue+0xbc>)
  405d82:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  405d84:	68fb      	ldr	r3, [r7, #12]
  405d86:	689a      	ldr	r2, [r3, #8]
  405d88:	68fb      	ldr	r3, [r7, #12]
  405d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d8c:	441a      	add	r2, r3
  405d8e:	68fb      	ldr	r3, [r7, #12]
  405d90:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  405d92:	68fb      	ldr	r3, [r7, #12]
  405d94:	689a      	ldr	r2, [r3, #8]
  405d96:	68fb      	ldr	r3, [r7, #12]
  405d98:	685b      	ldr	r3, [r3, #4]
  405d9a:	429a      	cmp	r2, r3
  405d9c:	d322      	bcc.n	405de4 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  405d9e:	68fb      	ldr	r3, [r7, #12]
  405da0:	681a      	ldr	r2, [r3, #0]
  405da2:	68fb      	ldr	r3, [r7, #12]
  405da4:	609a      	str	r2, [r3, #8]
  405da6:	e01d      	b.n	405de4 <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405da8:	68fb      	ldr	r3, [r7, #12]
  405daa:	68d8      	ldr	r0, [r3, #12]
  405dac:	68fb      	ldr	r3, [r7, #12]
  405dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405db0:	461a      	mov	r2, r3
  405db2:	68b9      	ldr	r1, [r7, #8]
  405db4:	4b11      	ldr	r3, [pc, #68]	; (405dfc <prvCopyDataToQueue+0xbc>)
  405db6:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  405db8:	68fb      	ldr	r3, [r7, #12]
  405dba:	68da      	ldr	r2, [r3, #12]
  405dbc:	68fb      	ldr	r3, [r7, #12]
  405dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405dc0:	425b      	negs	r3, r3
  405dc2:	441a      	add	r2, r3
  405dc4:	68fb      	ldr	r3, [r7, #12]
  405dc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  405dc8:	68fb      	ldr	r3, [r7, #12]
  405dca:	68da      	ldr	r2, [r3, #12]
  405dcc:	68fb      	ldr	r3, [r7, #12]
  405dce:	681b      	ldr	r3, [r3, #0]
  405dd0:	429a      	cmp	r2, r3
  405dd2:	d207      	bcs.n	405de4 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  405dd4:	68fb      	ldr	r3, [r7, #12]
  405dd6:	685a      	ldr	r2, [r3, #4]
  405dd8:	68fb      	ldr	r3, [r7, #12]
  405dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405ddc:	425b      	negs	r3, r3
  405dde:	441a      	add	r2, r3
  405de0:	68fb      	ldr	r3, [r7, #12]
  405de2:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  405de4:	68fb      	ldr	r3, [r7, #12]
  405de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405de8:	1c5a      	adds	r2, r3, #1
  405dea:	68fb      	ldr	r3, [r7, #12]
  405dec:	639a      	str	r2, [r3, #56]	; 0x38
}
  405dee:	bf00      	nop
  405df0:	3710      	adds	r7, #16
  405df2:	46bd      	mov	sp, r7
  405df4:	bd80      	pop	{r7, pc}
  405df6:	bf00      	nop
  405df8:	00406c71 	.word	0x00406c71
  405dfc:	0040b6d9 	.word	0x0040b6d9

00405e00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  405e00:	b580      	push	{r7, lr}
  405e02:	b082      	sub	sp, #8
  405e04:	af00      	add	r7, sp, #0
  405e06:	6078      	str	r0, [r7, #4]
  405e08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  405e0a:	687b      	ldr	r3, [r7, #4]
  405e0c:	681b      	ldr	r3, [r3, #0]
  405e0e:	2b00      	cmp	r3, #0
  405e10:	d018      	beq.n	405e44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  405e12:	687b      	ldr	r3, [r7, #4]
  405e14:	68da      	ldr	r2, [r3, #12]
  405e16:	687b      	ldr	r3, [r7, #4]
  405e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405e1a:	441a      	add	r2, r3
  405e1c:	687b      	ldr	r3, [r7, #4]
  405e1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  405e20:	687b      	ldr	r3, [r7, #4]
  405e22:	68da      	ldr	r2, [r3, #12]
  405e24:	687b      	ldr	r3, [r7, #4]
  405e26:	685b      	ldr	r3, [r3, #4]
  405e28:	429a      	cmp	r2, r3
  405e2a:	d303      	bcc.n	405e34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  405e2c:	687b      	ldr	r3, [r7, #4]
  405e2e:	681a      	ldr	r2, [r3, #0]
  405e30:	687b      	ldr	r3, [r7, #4]
  405e32:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  405e34:	687b      	ldr	r3, [r7, #4]
  405e36:	68d9      	ldr	r1, [r3, #12]
  405e38:	687b      	ldr	r3, [r7, #4]
  405e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405e3c:	461a      	mov	r2, r3
  405e3e:	6838      	ldr	r0, [r7, #0]
  405e40:	4b02      	ldr	r3, [pc, #8]	; (405e4c <prvCopyDataFromQueue+0x4c>)
  405e42:	4798      	blx	r3
	}
}
  405e44:	bf00      	nop
  405e46:	3708      	adds	r7, #8
  405e48:	46bd      	mov	sp, r7
  405e4a:	bd80      	pop	{r7, pc}
  405e4c:	0040b6d9 	.word	0x0040b6d9

00405e50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  405e50:	b580      	push	{r7, lr}
  405e52:	b082      	sub	sp, #8
  405e54:	af00      	add	r7, sp, #0
  405e56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  405e58:	4b23      	ldr	r3, [pc, #140]	; (405ee8 <prvUnlockQueue+0x98>)
  405e5a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405e5c:	e012      	b.n	405e84 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405e5e:	687b      	ldr	r3, [r7, #4]
  405e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405e62:	2b00      	cmp	r3, #0
  405e64:	d013      	beq.n	405e8e <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405e66:	687b      	ldr	r3, [r7, #4]
  405e68:	3324      	adds	r3, #36	; 0x24
  405e6a:	4618      	mov	r0, r3
  405e6c:	4b1f      	ldr	r3, [pc, #124]	; (405eec <prvUnlockQueue+0x9c>)
  405e6e:	4798      	blx	r3
  405e70:	4603      	mov	r3, r0
  405e72:	2b00      	cmp	r3, #0
  405e74:	d001      	beq.n	405e7a <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  405e76:	4b1e      	ldr	r3, [pc, #120]	; (405ef0 <prvUnlockQueue+0xa0>)
  405e78:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  405e7a:	687b      	ldr	r3, [r7, #4]
  405e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405e7e:	1e5a      	subs	r2, r3, #1
  405e80:	687b      	ldr	r3, [r7, #4]
  405e82:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405e84:	687b      	ldr	r3, [r7, #4]
  405e86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405e88:	2b00      	cmp	r3, #0
  405e8a:	dce8      	bgt.n	405e5e <prvUnlockQueue+0xe>
  405e8c:	e000      	b.n	405e90 <prvUnlockQueue+0x40>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
  405e8e:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  405e90:	687b      	ldr	r3, [r7, #4]
  405e92:	f04f 32ff 	mov.w	r2, #4294967295
  405e96:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  405e98:	4b16      	ldr	r3, [pc, #88]	; (405ef4 <prvUnlockQueue+0xa4>)
  405e9a:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  405e9c:	4b12      	ldr	r3, [pc, #72]	; (405ee8 <prvUnlockQueue+0x98>)
  405e9e:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405ea0:	e012      	b.n	405ec8 <prvUnlockQueue+0x78>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405ea2:	687b      	ldr	r3, [r7, #4]
  405ea4:	691b      	ldr	r3, [r3, #16]
  405ea6:	2b00      	cmp	r3, #0
  405ea8:	d013      	beq.n	405ed2 <prvUnlockQueue+0x82>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  405eaa:	687b      	ldr	r3, [r7, #4]
  405eac:	3310      	adds	r3, #16
  405eae:	4618      	mov	r0, r3
  405eb0:	4b0e      	ldr	r3, [pc, #56]	; (405eec <prvUnlockQueue+0x9c>)
  405eb2:	4798      	blx	r3
  405eb4:	4603      	mov	r3, r0
  405eb6:	2b00      	cmp	r3, #0
  405eb8:	d001      	beq.n	405ebe <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  405eba:	4b0d      	ldr	r3, [pc, #52]	; (405ef0 <prvUnlockQueue+0xa0>)
  405ebc:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  405ebe:	687b      	ldr	r3, [r7, #4]
  405ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405ec2:	1e5a      	subs	r2, r3, #1
  405ec4:	687b      	ldr	r3, [r7, #4]
  405ec6:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405ec8:	687b      	ldr	r3, [r7, #4]
  405eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405ecc:	2b00      	cmp	r3, #0
  405ece:	dce8      	bgt.n	405ea2 <prvUnlockQueue+0x52>
  405ed0:	e000      	b.n	405ed4 <prvUnlockQueue+0x84>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
  405ed2:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  405ed4:	687b      	ldr	r3, [r7, #4]
  405ed6:	f04f 32ff 	mov.w	r2, #4294967295
  405eda:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  405edc:	4b05      	ldr	r3, [pc, #20]	; (405ef4 <prvUnlockQueue+0xa4>)
  405ede:	4798      	blx	r3
}
  405ee0:	bf00      	nop
  405ee2:	3708      	adds	r7, #8
  405ee4:	46bd      	mov	sp, r7
  405ee6:	bd80      	pop	{r7, pc}
  405ee8:	00405449 	.word	0x00405449
  405eec:	00406701 	.word	0x00406701
  405ef0:	004068ad 	.word	0x004068ad
  405ef4:	00405469 	.word	0x00405469

00405ef8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  405ef8:	b580      	push	{r7, lr}
  405efa:	b084      	sub	sp, #16
  405efc:	af00      	add	r7, sp, #0
  405efe:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405f00:	4b08      	ldr	r3, [pc, #32]	; (405f24 <prvIsQueueEmpty+0x2c>)
  405f02:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  405f04:	687b      	ldr	r3, [r7, #4]
  405f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405f08:	2b00      	cmp	r3, #0
  405f0a:	bf0c      	ite	eq
  405f0c:	2301      	moveq	r3, #1
  405f0e:	2300      	movne	r3, #0
  405f10:	b2db      	uxtb	r3, r3
  405f12:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  405f14:	4b04      	ldr	r3, [pc, #16]	; (405f28 <prvIsQueueEmpty+0x30>)
  405f16:	4798      	blx	r3

	return xReturn;
  405f18:	68fb      	ldr	r3, [r7, #12]
}
  405f1a:	4618      	mov	r0, r3
  405f1c:	3710      	adds	r7, #16
  405f1e:	46bd      	mov	sp, r7
  405f20:	bd80      	pop	{r7, pc}
  405f22:	bf00      	nop
  405f24:	00405449 	.word	0x00405449
  405f28:	00405469 	.word	0x00405469

00405f2c <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  405f2c:	b580      	push	{r7, lr}
  405f2e:	b084      	sub	sp, #16
  405f30:	af00      	add	r7, sp, #0
  405f32:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405f34:	4b09      	ldr	r3, [pc, #36]	; (405f5c <prvIsQueueFull+0x30>)
  405f36:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  405f38:	687b      	ldr	r3, [r7, #4]
  405f3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405f3c:	687b      	ldr	r3, [r7, #4]
  405f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405f40:	429a      	cmp	r2, r3
  405f42:	bf0c      	ite	eq
  405f44:	2301      	moveq	r3, #1
  405f46:	2300      	movne	r3, #0
  405f48:	b2db      	uxtb	r3, r3
  405f4a:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  405f4c:	4b04      	ldr	r3, [pc, #16]	; (405f60 <prvIsQueueFull+0x34>)
  405f4e:	4798      	blx	r3

	return xReturn;
  405f50:	68fb      	ldr	r3, [r7, #12]
}
  405f52:	4618      	mov	r0, r3
  405f54:	3710      	adds	r7, #16
  405f56:	46bd      	mov	sp, r7
  405f58:	bd80      	pop	{r7, pc}
  405f5a:	bf00      	nop
  405f5c:	00405449 	.word	0x00405449
  405f60:	00405469 	.word	0x00405469

00405f64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  405f64:	b580      	push	{r7, lr}
  405f66:	b082      	sub	sp, #8
  405f68:	af00      	add	r7, sp, #0
  405f6a:	6078      	str	r0, [r7, #4]
  405f6c:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  405f6e:	4b12      	ldr	r3, [pc, #72]	; (405fb8 <vQueueWaitForMessageRestricted+0x54>)
  405f70:	4798      	blx	r3
  405f72:	687b      	ldr	r3, [r7, #4]
  405f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405f76:	f1b3 3fff 	cmp.w	r3, #4294967295
  405f7a:	d102      	bne.n	405f82 <vQueueWaitForMessageRestricted+0x1e>
  405f7c:	687b      	ldr	r3, [r7, #4]
  405f7e:	2200      	movs	r2, #0
  405f80:	645a      	str	r2, [r3, #68]	; 0x44
  405f82:	687b      	ldr	r3, [r7, #4]
  405f84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405f86:	f1b3 3fff 	cmp.w	r3, #4294967295
  405f8a:	d102      	bne.n	405f92 <vQueueWaitForMessageRestricted+0x2e>
  405f8c:	687b      	ldr	r3, [r7, #4]
  405f8e:	2200      	movs	r2, #0
  405f90:	649a      	str	r2, [r3, #72]	; 0x48
  405f92:	4b0a      	ldr	r3, [pc, #40]	; (405fbc <vQueueWaitForMessageRestricted+0x58>)
  405f94:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  405f96:	687b      	ldr	r3, [r7, #4]
  405f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405f9a:	2b00      	cmp	r3, #0
  405f9c:	d105      	bne.n	405faa <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  405f9e:	687b      	ldr	r3, [r7, #4]
  405fa0:	3324      	adds	r3, #36	; 0x24
  405fa2:	6839      	ldr	r1, [r7, #0]
  405fa4:	4618      	mov	r0, r3
  405fa6:	4b06      	ldr	r3, [pc, #24]	; (405fc0 <vQueueWaitForMessageRestricted+0x5c>)
  405fa8:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  405faa:	6878      	ldr	r0, [r7, #4]
  405fac:	4b05      	ldr	r3, [pc, #20]	; (405fc4 <vQueueWaitForMessageRestricted+0x60>)
  405fae:	4798      	blx	r3
	}
  405fb0:	bf00      	nop
  405fb2:	3708      	adds	r7, #8
  405fb4:	46bd      	mov	sp, r7
  405fb6:	bd80      	pop	{r7, pc}
  405fb8:	00405449 	.word	0x00405449
  405fbc:	00405469 	.word	0x00405469
  405fc0:	0040669d 	.word	0x0040669d
  405fc4:	00405e51 	.word	0x00405e51

00405fc8 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  405fc8:	b590      	push	{r4, r7, lr}
  405fca:	b08b      	sub	sp, #44	; 0x2c
  405fcc:	af02      	add	r7, sp, #8
  405fce:	60f8      	str	r0, [r7, #12]
  405fd0:	60b9      	str	r1, [r7, #8]
  405fd2:	603b      	str	r3, [r7, #0]
  405fd4:	4613      	mov	r3, r2
  405fd6:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  405fd8:	68fb      	ldr	r3, [r7, #12]
  405fda:	2b00      	cmp	r3, #0
  405fdc:	d103      	bne.n	405fe6 <xTaskGenericCreate+0x1e>
  405fde:	4b58      	ldr	r3, [pc, #352]	; (406140 <xTaskGenericCreate+0x178>)
  405fe0:	4798      	blx	r3
  405fe2:	bf00      	nop
  405fe4:	e7fd      	b.n	405fe2 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  405fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405fe8:	2b04      	cmp	r3, #4
  405fea:	d903      	bls.n	405ff4 <xTaskGenericCreate+0x2c>
  405fec:	4b54      	ldr	r3, [pc, #336]	; (406140 <xTaskGenericCreate+0x178>)
  405fee:	4798      	blx	r3
  405ff0:	bf00      	nop
  405ff2:	e7fd      	b.n	405ff0 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  405ff4:	88fb      	ldrh	r3, [r7, #6]
  405ff6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  405ff8:	4618      	mov	r0, r3
  405ffa:	4b52      	ldr	r3, [pc, #328]	; (406144 <xTaskGenericCreate+0x17c>)
  405ffc:	4798      	blx	r3
  405ffe:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  406000:	69bb      	ldr	r3, [r7, #24]
  406002:	2b00      	cmp	r3, #0
  406004:	f000 8084 	beq.w	406110 <xTaskGenericCreate+0x148>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  406008:	69bb      	ldr	r3, [r7, #24]
  40600a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40600c:	88fb      	ldrh	r3, [r7, #6]
  40600e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  406012:	3b01      	subs	r3, #1
  406014:	009b      	lsls	r3, r3, #2
  406016:	4413      	add	r3, r2
  406018:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  40601a:	697b      	ldr	r3, [r7, #20]
  40601c:	f023 0307 	bic.w	r3, r3, #7
  406020:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406022:	697b      	ldr	r3, [r7, #20]
  406024:	f003 0307 	and.w	r3, r3, #7
  406028:	2b00      	cmp	r3, #0
  40602a:	d003      	beq.n	406034 <xTaskGenericCreate+0x6c>
  40602c:	4b44      	ldr	r3, [pc, #272]	; (406140 <xTaskGenericCreate+0x178>)
  40602e:	4798      	blx	r3
  406030:	bf00      	nop
  406032:	e7fd      	b.n	406030 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  406034:	88fb      	ldrh	r3, [r7, #6]
  406036:	9300      	str	r3, [sp, #0]
  406038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40603a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40603c:	68b9      	ldr	r1, [r7, #8]
  40603e:	69b8      	ldr	r0, [r7, #24]
  406040:	4c41      	ldr	r4, [pc, #260]	; (406148 <xTaskGenericCreate+0x180>)
  406042:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  406044:	683a      	ldr	r2, [r7, #0]
  406046:	68f9      	ldr	r1, [r7, #12]
  406048:	6978      	ldr	r0, [r7, #20]
  40604a:	4b40      	ldr	r3, [pc, #256]	; (40614c <xTaskGenericCreate+0x184>)
  40604c:	4798      	blx	r3
  40604e:	4602      	mov	r2, r0
  406050:	69bb      	ldr	r3, [r7, #24]
  406052:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406054:	69bb      	ldr	r3, [r7, #24]
  406056:	681b      	ldr	r3, [r3, #0]
  406058:	f003 0307 	and.w	r3, r3, #7
  40605c:	2b00      	cmp	r3, #0
  40605e:	d003      	beq.n	406068 <xTaskGenericCreate+0xa0>
  406060:	4b37      	ldr	r3, [pc, #220]	; (406140 <xTaskGenericCreate+0x178>)
  406062:	4798      	blx	r3
  406064:	bf00      	nop
  406066:	e7fd      	b.n	406064 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  406068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40606a:	2b00      	cmp	r3, #0
  40606c:	d002      	beq.n	406074 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  40606e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406070:	69ba      	ldr	r2, [r7, #24]
  406072:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  406074:	4b36      	ldr	r3, [pc, #216]	; (406150 <xTaskGenericCreate+0x188>)
  406076:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  406078:	4b36      	ldr	r3, [pc, #216]	; (406154 <xTaskGenericCreate+0x18c>)
  40607a:	681b      	ldr	r3, [r3, #0]
  40607c:	3301      	adds	r3, #1
  40607e:	4a35      	ldr	r2, [pc, #212]	; (406154 <xTaskGenericCreate+0x18c>)
  406080:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  406082:	4b35      	ldr	r3, [pc, #212]	; (406158 <xTaskGenericCreate+0x190>)
  406084:	681b      	ldr	r3, [r3, #0]
  406086:	2b00      	cmp	r3, #0
  406088:	d109      	bne.n	40609e <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40608a:	4a33      	ldr	r2, [pc, #204]	; (406158 <xTaskGenericCreate+0x190>)
  40608c:	69bb      	ldr	r3, [r7, #24]
  40608e:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  406090:	4b30      	ldr	r3, [pc, #192]	; (406154 <xTaskGenericCreate+0x18c>)
  406092:	681b      	ldr	r3, [r3, #0]
  406094:	2b01      	cmp	r3, #1
  406096:	d10f      	bne.n	4060b8 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  406098:	4b30      	ldr	r3, [pc, #192]	; (40615c <xTaskGenericCreate+0x194>)
  40609a:	4798      	blx	r3
  40609c:	e00c      	b.n	4060b8 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  40609e:	4b30      	ldr	r3, [pc, #192]	; (406160 <xTaskGenericCreate+0x198>)
  4060a0:	681b      	ldr	r3, [r3, #0]
  4060a2:	2b00      	cmp	r3, #0
  4060a4:	d108      	bne.n	4060b8 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4060a6:	4b2c      	ldr	r3, [pc, #176]	; (406158 <xTaskGenericCreate+0x190>)
  4060a8:	681b      	ldr	r3, [r3, #0]
  4060aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4060ae:	429a      	cmp	r2, r3
  4060b0:	d802      	bhi.n	4060b8 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  4060b2:	4a29      	ldr	r2, [pc, #164]	; (406158 <xTaskGenericCreate+0x190>)
  4060b4:	69bb      	ldr	r3, [r7, #24]
  4060b6:	6013      	str	r3, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  4060b8:	69bb      	ldr	r3, [r7, #24]
  4060ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060bc:	4b29      	ldr	r3, [pc, #164]	; (406164 <xTaskGenericCreate+0x19c>)
  4060be:	681b      	ldr	r3, [r3, #0]
  4060c0:	429a      	cmp	r2, r3
  4060c2:	d903      	bls.n	4060cc <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  4060c4:	69bb      	ldr	r3, [r7, #24]
  4060c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4060c8:	4a26      	ldr	r2, [pc, #152]	; (406164 <xTaskGenericCreate+0x19c>)
  4060ca:	6013      	str	r3, [r2, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
  4060cc:	4b26      	ldr	r3, [pc, #152]	; (406168 <xTaskGenericCreate+0x1a0>)
  4060ce:	681b      	ldr	r3, [r3, #0]
  4060d0:	3301      	adds	r3, #1
  4060d2:	4a25      	ldr	r2, [pc, #148]	; (406168 <xTaskGenericCreate+0x1a0>)
  4060d4:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  4060d6:	69bb      	ldr	r3, [r7, #24]
  4060d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060da:	4b24      	ldr	r3, [pc, #144]	; (40616c <xTaskGenericCreate+0x1a4>)
  4060dc:	681b      	ldr	r3, [r3, #0]
  4060de:	429a      	cmp	r2, r3
  4060e0:	d903      	bls.n	4060ea <xTaskGenericCreate+0x122>
  4060e2:	69bb      	ldr	r3, [r7, #24]
  4060e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4060e6:	4a21      	ldr	r2, [pc, #132]	; (40616c <xTaskGenericCreate+0x1a4>)
  4060e8:	6013      	str	r3, [r2, #0]
  4060ea:	69bb      	ldr	r3, [r7, #24]
  4060ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060ee:	4613      	mov	r3, r2
  4060f0:	009b      	lsls	r3, r3, #2
  4060f2:	4413      	add	r3, r2
  4060f4:	009b      	lsls	r3, r3, #2
  4060f6:	4a1e      	ldr	r2, [pc, #120]	; (406170 <xTaskGenericCreate+0x1a8>)
  4060f8:	441a      	add	r2, r3
  4060fa:	69bb      	ldr	r3, [r7, #24]
  4060fc:	3304      	adds	r3, #4
  4060fe:	4619      	mov	r1, r3
  406100:	4610      	mov	r0, r2
  406102:	4b1c      	ldr	r3, [pc, #112]	; (406174 <xTaskGenericCreate+0x1ac>)
  406104:	4798      	blx	r3

			xReturn = pdPASS;
  406106:	2301      	movs	r3, #1
  406108:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  40610a:	4b1b      	ldr	r3, [pc, #108]	; (406178 <xTaskGenericCreate+0x1b0>)
  40610c:	4798      	blx	r3
  40610e:	e002      	b.n	406116 <xTaskGenericCreate+0x14e>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  406110:	f04f 33ff 	mov.w	r3, #4294967295
  406114:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  406116:	69fb      	ldr	r3, [r7, #28]
  406118:	2b01      	cmp	r3, #1
  40611a:	d10b      	bne.n	406134 <xTaskGenericCreate+0x16c>
	{
		if( xSchedulerRunning != pdFALSE )
  40611c:	4b10      	ldr	r3, [pc, #64]	; (406160 <xTaskGenericCreate+0x198>)
  40611e:	681b      	ldr	r3, [r3, #0]
  406120:	2b00      	cmp	r3, #0
  406122:	d007      	beq.n	406134 <xTaskGenericCreate+0x16c>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  406124:	4b0c      	ldr	r3, [pc, #48]	; (406158 <xTaskGenericCreate+0x190>)
  406126:	681b      	ldr	r3, [r3, #0]
  406128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40612a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40612c:	429a      	cmp	r2, r3
  40612e:	d201      	bcs.n	406134 <xTaskGenericCreate+0x16c>
			{
				portYIELD_WITHIN_API();
  406130:	4b12      	ldr	r3, [pc, #72]	; (40617c <xTaskGenericCreate+0x1b4>)
  406132:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  406134:	69fb      	ldr	r3, [r7, #28]
}
  406136:	4618      	mov	r0, r3
  406138:	3724      	adds	r7, #36	; 0x24
  40613a:	46bd      	mov	sp, r7
  40613c:	bd90      	pop	{r4, r7, pc}
  40613e:	bf00      	nop
  406140:	00405491 	.word	0x00405491
  406144:	00406ad1 	.word	0x00406ad1
  406148:	004068d9 	.word	0x004068d9
  40614c:	00405365 	.word	0x00405365
  406150:	00405449 	.word	0x00405449
  406154:	200026bc 	.word	0x200026bc
  406158:	200025e4 	.word	0x200025e4
  40615c:	0040694d 	.word	0x0040694d
  406160:	200026cc 	.word	0x200026cc
  406164:	200026c4 	.word	0x200026c4
  406168:	200026e0 	.word	0x200026e0
  40616c:	200026c8 	.word	0x200026c8
  406170:	200025e8 	.word	0x200025e8
  406174:	004051ad 	.word	0x004051ad
  406178:	00405469 	.word	0x00405469
  40617c:	00405431 	.word	0x00405431

00406180 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  406180:	b580      	push	{r7, lr}
  406182:	b084      	sub	sp, #16
  406184:	af00      	add	r7, sp, #0
  406186:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406188:	2300      	movs	r3, #0
  40618a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  40618c:	687b      	ldr	r3, [r7, #4]
  40618e:	2b00      	cmp	r3, #0
  406190:	d012      	beq.n	4061b8 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  406192:	4b0e      	ldr	r3, [pc, #56]	; (4061cc <vTaskDelay+0x4c>)
  406194:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  406196:	4b0e      	ldr	r3, [pc, #56]	; (4061d0 <vTaskDelay+0x50>)
  406198:	681a      	ldr	r2, [r3, #0]
  40619a:	687b      	ldr	r3, [r7, #4]
  40619c:	4413      	add	r3, r2
  40619e:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4061a0:	4b0c      	ldr	r3, [pc, #48]	; (4061d4 <vTaskDelay+0x54>)
  4061a2:	681b      	ldr	r3, [r3, #0]
  4061a4:	3304      	adds	r3, #4
  4061a6:	4618      	mov	r0, r3
  4061a8:	4b0b      	ldr	r3, [pc, #44]	; (4061d8 <vTaskDelay+0x58>)
  4061aa:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4061ac:	68b8      	ldr	r0, [r7, #8]
  4061ae:	4b0b      	ldr	r3, [pc, #44]	; (4061dc <vTaskDelay+0x5c>)
  4061b0:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4061b2:	4b0b      	ldr	r3, [pc, #44]	; (4061e0 <vTaskDelay+0x60>)
  4061b4:	4798      	blx	r3
  4061b6:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  4061b8:	68fb      	ldr	r3, [r7, #12]
  4061ba:	2b00      	cmp	r3, #0
  4061bc:	d101      	bne.n	4061c2 <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  4061be:	4b09      	ldr	r3, [pc, #36]	; (4061e4 <vTaskDelay+0x64>)
  4061c0:	4798      	blx	r3
		}
	}
  4061c2:	bf00      	nop
  4061c4:	3710      	adds	r7, #16
  4061c6:	46bd      	mov	sp, r7
  4061c8:	bd80      	pop	{r7, pc}
  4061ca:	bf00      	nop
  4061cc:	00406269 	.word	0x00406269
  4061d0:	200026c0 	.word	0x200026c0
  4061d4:	200025e4 	.word	0x200025e4
  4061d8:	0040526d 	.word	0x0040526d
  4061dc:	00406a61 	.word	0x00406a61
  4061e0:	00406285 	.word	0x00406285
  4061e4:	00405431 	.word	0x00405431

004061e8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4061e8:	b590      	push	{r4, r7, lr}
  4061ea:	b087      	sub	sp, #28
  4061ec:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4061ee:	2300      	movs	r3, #0
  4061f0:	9303      	str	r3, [sp, #12]
  4061f2:	2300      	movs	r3, #0
  4061f4:	9302      	str	r3, [sp, #8]
  4061f6:	2300      	movs	r3, #0
  4061f8:	9301      	str	r3, [sp, #4]
  4061fa:	2300      	movs	r3, #0
  4061fc:	9300      	str	r3, [sp, #0]
  4061fe:	2300      	movs	r3, #0
  406200:	2264      	movs	r2, #100	; 0x64
  406202:	4911      	ldr	r1, [pc, #68]	; (406248 <vTaskStartScheduler+0x60>)
  406204:	4811      	ldr	r0, [pc, #68]	; (40624c <vTaskStartScheduler+0x64>)
  406206:	4c12      	ldr	r4, [pc, #72]	; (406250 <vTaskStartScheduler+0x68>)
  406208:	47a0      	blx	r4
  40620a:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  40620c:	687b      	ldr	r3, [r7, #4]
  40620e:	2b01      	cmp	r3, #1
  406210:	d102      	bne.n	406218 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  406212:	4b10      	ldr	r3, [pc, #64]	; (406254 <vTaskStartScheduler+0x6c>)
  406214:	4798      	blx	r3
  406216:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  406218:	687b      	ldr	r3, [r7, #4]
  40621a:	2b01      	cmp	r3, #1
  40621c:	d109      	bne.n	406232 <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  40621e:	4b0e      	ldr	r3, [pc, #56]	; (406258 <vTaskStartScheduler+0x70>)
  406220:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  406222:	4b0e      	ldr	r3, [pc, #56]	; (40625c <vTaskStartScheduler+0x74>)
  406224:	2201      	movs	r2, #1
  406226:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  406228:	4b0d      	ldr	r3, [pc, #52]	; (406260 <vTaskStartScheduler+0x78>)
  40622a:	2200      	movs	r2, #0
  40622c:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  40622e:	4b0d      	ldr	r3, [pc, #52]	; (406264 <vTaskStartScheduler+0x7c>)
  406230:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  406232:	687b      	ldr	r3, [r7, #4]
  406234:	2b00      	cmp	r3, #0
  406236:	d103      	bne.n	406240 <vTaskStartScheduler+0x58>
  406238:	4b07      	ldr	r3, [pc, #28]	; (406258 <vTaskStartScheduler+0x70>)
  40623a:	4798      	blx	r3
  40623c:	bf00      	nop
  40623e:	e7fd      	b.n	40623c <vTaskStartScheduler+0x54>
}
  406240:	bf00      	nop
  406242:	370c      	adds	r7, #12
  406244:	46bd      	mov	sp, r7
  406246:	bd90      	pop	{r4, r7, pc}
  406248:	0040ba54 	.word	0x0040ba54
  40624c:	004068c5 	.word	0x004068c5
  406250:	00405fc9 	.word	0x00405fc9
  406254:	00406cf5 	.word	0x00406cf5
  406258:	00405491 	.word	0x00405491
  40625c:	200026cc 	.word	0x200026cc
  406260:	200026c0 	.word	0x200026c0
  406264:	004053f1 	.word	0x004053f1

00406268 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  406268:	b480      	push	{r7}
  40626a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  40626c:	4b04      	ldr	r3, [pc, #16]	; (406280 <vTaskSuspendAll+0x18>)
  40626e:	681b      	ldr	r3, [r3, #0]
  406270:	3301      	adds	r3, #1
  406272:	4a03      	ldr	r2, [pc, #12]	; (406280 <vTaskSuspendAll+0x18>)
  406274:	6013      	str	r3, [r2, #0]
}
  406276:	bf00      	nop
  406278:	46bd      	mov	sp, r7
  40627a:	bc80      	pop	{r7}
  40627c:	4770      	bx	lr
  40627e:	bf00      	nop
  406280:	200026d0 	.word	0x200026d0

00406284 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  406284:	b590      	push	{r4, r7, lr}
  406286:	b083      	sub	sp, #12
  406288:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  40628a:	2300      	movs	r3, #0
  40628c:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  40628e:	4b36      	ldr	r3, [pc, #216]	; (406368 <xTaskResumeAll+0xe4>)
  406290:	681b      	ldr	r3, [r3, #0]
  406292:	2b00      	cmp	r3, #0
  406294:	d103      	bne.n	40629e <xTaskResumeAll+0x1a>
  406296:	4b35      	ldr	r3, [pc, #212]	; (40636c <xTaskResumeAll+0xe8>)
  406298:	4798      	blx	r3
  40629a:	bf00      	nop
  40629c:	e7fd      	b.n	40629a <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40629e:	4b34      	ldr	r3, [pc, #208]	; (406370 <xTaskResumeAll+0xec>)
  4062a0:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4062a2:	4b31      	ldr	r3, [pc, #196]	; (406368 <xTaskResumeAll+0xe4>)
  4062a4:	681b      	ldr	r3, [r3, #0]
  4062a6:	3b01      	subs	r3, #1
  4062a8:	4a2f      	ldr	r2, [pc, #188]	; (406368 <xTaskResumeAll+0xe4>)
  4062aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4062ac:	4b2e      	ldr	r3, [pc, #184]	; (406368 <xTaskResumeAll+0xe4>)
  4062ae:	681b      	ldr	r3, [r3, #0]
  4062b0:	2b00      	cmp	r3, #0
  4062b2:	d152      	bne.n	40635a <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4062b4:	4b2f      	ldr	r3, [pc, #188]	; (406374 <xTaskResumeAll+0xf0>)
  4062b6:	681b      	ldr	r3, [r3, #0]
  4062b8:	2b00      	cmp	r3, #0
  4062ba:	d04e      	beq.n	40635a <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  4062bc:	2300      	movs	r3, #0
  4062be:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4062c0:	e027      	b.n	406312 <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4062c2:	4b2d      	ldr	r3, [pc, #180]	; (406378 <xTaskResumeAll+0xf4>)
  4062c4:	68db      	ldr	r3, [r3, #12]
  4062c6:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4062c8:	f104 0318 	add.w	r3, r4, #24
  4062cc:	4618      	mov	r0, r3
  4062ce:	4b2b      	ldr	r3, [pc, #172]	; (40637c <xTaskResumeAll+0xf8>)
  4062d0:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4062d2:	1d23      	adds	r3, r4, #4
  4062d4:	4618      	mov	r0, r3
  4062d6:	4b29      	ldr	r3, [pc, #164]	; (40637c <xTaskResumeAll+0xf8>)
  4062d8:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4062da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4062dc:	4b28      	ldr	r3, [pc, #160]	; (406380 <xTaskResumeAll+0xfc>)
  4062de:	681b      	ldr	r3, [r3, #0]
  4062e0:	429a      	cmp	r2, r3
  4062e2:	d902      	bls.n	4062ea <xTaskResumeAll+0x66>
  4062e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4062e6:	4a26      	ldr	r2, [pc, #152]	; (406380 <xTaskResumeAll+0xfc>)
  4062e8:	6013      	str	r3, [r2, #0]
  4062ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4062ec:	4613      	mov	r3, r2
  4062ee:	009b      	lsls	r3, r3, #2
  4062f0:	4413      	add	r3, r2
  4062f2:	009b      	lsls	r3, r3, #2
  4062f4:	4a23      	ldr	r2, [pc, #140]	; (406384 <xTaskResumeAll+0x100>)
  4062f6:	4413      	add	r3, r2
  4062f8:	1d22      	adds	r2, r4, #4
  4062fa:	4611      	mov	r1, r2
  4062fc:	4618      	mov	r0, r3
  4062fe:	4b22      	ldr	r3, [pc, #136]	; (406388 <xTaskResumeAll+0x104>)
  406300:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406302:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406304:	4b21      	ldr	r3, [pc, #132]	; (40638c <xTaskResumeAll+0x108>)
  406306:	681b      	ldr	r3, [r3, #0]
  406308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40630a:	429a      	cmp	r2, r3
  40630c:	d301      	bcc.n	406312 <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  40630e:	2301      	movs	r3, #1
  406310:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  406312:	4b19      	ldr	r3, [pc, #100]	; (406378 <xTaskResumeAll+0xf4>)
  406314:	681b      	ldr	r3, [r3, #0]
  406316:	2b00      	cmp	r3, #0
  406318:	d1d3      	bne.n	4062c2 <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40631a:	4b1d      	ldr	r3, [pc, #116]	; (406390 <xTaskResumeAll+0x10c>)
  40631c:	681b      	ldr	r3, [r3, #0]
  40631e:	2b00      	cmp	r3, #0
  406320:	d00d      	beq.n	40633e <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406322:	e006      	b.n	406332 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  406324:	4b1b      	ldr	r3, [pc, #108]	; (406394 <xTaskResumeAll+0x110>)
  406326:	4798      	blx	r3
						--uxMissedTicks;
  406328:	4b19      	ldr	r3, [pc, #100]	; (406390 <xTaskResumeAll+0x10c>)
  40632a:	681b      	ldr	r3, [r3, #0]
  40632c:	3b01      	subs	r3, #1
  40632e:	4a18      	ldr	r2, [pc, #96]	; (406390 <xTaskResumeAll+0x10c>)
  406330:	6013      	str	r3, [r2, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406332:	4b17      	ldr	r3, [pc, #92]	; (406390 <xTaskResumeAll+0x10c>)
  406334:	681b      	ldr	r3, [r3, #0]
  406336:	2b00      	cmp	r3, #0
  406338:	d1f4      	bne.n	406324 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  40633a:	2301      	movs	r3, #1
  40633c:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  40633e:	683b      	ldr	r3, [r7, #0]
  406340:	2b01      	cmp	r3, #1
  406342:	d003      	beq.n	40634c <xTaskResumeAll+0xc8>
  406344:	4b14      	ldr	r3, [pc, #80]	; (406398 <xTaskResumeAll+0x114>)
  406346:	681b      	ldr	r3, [r3, #0]
  406348:	2b01      	cmp	r3, #1
  40634a:	d106      	bne.n	40635a <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  40634c:	2301      	movs	r3, #1
  40634e:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  406350:	4b11      	ldr	r3, [pc, #68]	; (406398 <xTaskResumeAll+0x114>)
  406352:	2200      	movs	r2, #0
  406354:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  406356:	4b11      	ldr	r3, [pc, #68]	; (40639c <xTaskResumeAll+0x118>)
  406358:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40635a:	4b11      	ldr	r3, [pc, #68]	; (4063a0 <xTaskResumeAll+0x11c>)
  40635c:	4798      	blx	r3

	return xAlreadyYielded;
  40635e:	687b      	ldr	r3, [r7, #4]
}
  406360:	4618      	mov	r0, r3
  406362:	370c      	adds	r7, #12
  406364:	46bd      	mov	sp, r7
  406366:	bd90      	pop	{r4, r7, pc}
  406368:	200026d0 	.word	0x200026d0
  40636c:	00405491 	.word	0x00405491
  406370:	00405449 	.word	0x00405449
  406374:	200026bc 	.word	0x200026bc
  406378:	2000267c 	.word	0x2000267c
  40637c:	0040526d 	.word	0x0040526d
  406380:	200026c8 	.word	0x200026c8
  406384:	200025e8 	.word	0x200025e8
  406388:	004051ad 	.word	0x004051ad
  40638c:	200025e4 	.word	0x200025e4
  406390:	200026d4 	.word	0x200026d4
  406394:	004063d1 	.word	0x004063d1
  406398:	200026d8 	.word	0x200026d8
  40639c:	00405431 	.word	0x00405431
  4063a0:	00405469 	.word	0x00405469

004063a4 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4063a4:	b580      	push	{r7, lr}
  4063a6:	b082      	sub	sp, #8
  4063a8:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4063aa:	4b06      	ldr	r3, [pc, #24]	; (4063c4 <xTaskGetTickCount+0x20>)
  4063ac:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4063ae:	4b06      	ldr	r3, [pc, #24]	; (4063c8 <xTaskGetTickCount+0x24>)
  4063b0:	681b      	ldr	r3, [r3, #0]
  4063b2:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  4063b4:	4b05      	ldr	r3, [pc, #20]	; (4063cc <xTaskGetTickCount+0x28>)
  4063b6:	4798      	blx	r3

	return xTicks;
  4063b8:	687b      	ldr	r3, [r7, #4]
}
  4063ba:	4618      	mov	r0, r3
  4063bc:	3708      	adds	r7, #8
  4063be:	46bd      	mov	sp, r7
  4063c0:	bd80      	pop	{r7, pc}
  4063c2:	bf00      	nop
  4063c4:	00405449 	.word	0x00405449
  4063c8:	200026c0 	.word	0x200026c0
  4063cc:	00405469 	.word	0x00405469

004063d0 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4063d0:	b580      	push	{r7, lr}
  4063d2:	b084      	sub	sp, #16
  4063d4:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4063d6:	4b45      	ldr	r3, [pc, #276]	; (4064ec <vTaskIncrementTick+0x11c>)
  4063d8:	681b      	ldr	r3, [r3, #0]
  4063da:	2b00      	cmp	r3, #0
  4063dc:	d17b      	bne.n	4064d6 <vTaskIncrementTick+0x106>
	{
		++xTickCount;
  4063de:	4b44      	ldr	r3, [pc, #272]	; (4064f0 <vTaskIncrementTick+0x120>)
  4063e0:	681b      	ldr	r3, [r3, #0]
  4063e2:	3301      	adds	r3, #1
  4063e4:	4a42      	ldr	r2, [pc, #264]	; (4064f0 <vTaskIncrementTick+0x120>)
  4063e6:	6013      	str	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
  4063e8:	4b41      	ldr	r3, [pc, #260]	; (4064f0 <vTaskIncrementTick+0x120>)
  4063ea:	681b      	ldr	r3, [r3, #0]
  4063ec:	2b00      	cmp	r3, #0
  4063ee:	d12a      	bne.n	406446 <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4063f0:	4b40      	ldr	r3, [pc, #256]	; (4064f4 <vTaskIncrementTick+0x124>)
  4063f2:	681b      	ldr	r3, [r3, #0]
  4063f4:	681b      	ldr	r3, [r3, #0]
  4063f6:	2b00      	cmp	r3, #0
  4063f8:	d003      	beq.n	406402 <vTaskIncrementTick+0x32>
  4063fa:	4b3f      	ldr	r3, [pc, #252]	; (4064f8 <vTaskIncrementTick+0x128>)
  4063fc:	4798      	blx	r3
  4063fe:	bf00      	nop
  406400:	e7fd      	b.n	4063fe <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  406402:	4b3c      	ldr	r3, [pc, #240]	; (4064f4 <vTaskIncrementTick+0x124>)
  406404:	681b      	ldr	r3, [r3, #0]
  406406:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  406408:	4b3c      	ldr	r3, [pc, #240]	; (4064fc <vTaskIncrementTick+0x12c>)
  40640a:	681b      	ldr	r3, [r3, #0]
  40640c:	4a39      	ldr	r2, [pc, #228]	; (4064f4 <vTaskIncrementTick+0x124>)
  40640e:	6013      	str	r3, [r2, #0]
			pxOverflowDelayedTaskList = pxTemp;
  406410:	4a3a      	ldr	r2, [pc, #232]	; (4064fc <vTaskIncrementTick+0x12c>)
  406412:	68fb      	ldr	r3, [r7, #12]
  406414:	6013      	str	r3, [r2, #0]
			xNumOfOverflows++;
  406416:	4b3a      	ldr	r3, [pc, #232]	; (406500 <vTaskIncrementTick+0x130>)
  406418:	681b      	ldr	r3, [r3, #0]
  40641a:	3301      	adds	r3, #1
  40641c:	4a38      	ldr	r2, [pc, #224]	; (406500 <vTaskIncrementTick+0x130>)
  40641e:	6013      	str	r3, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  406420:	4b34      	ldr	r3, [pc, #208]	; (4064f4 <vTaskIncrementTick+0x124>)
  406422:	681b      	ldr	r3, [r3, #0]
  406424:	681b      	ldr	r3, [r3, #0]
  406426:	2b00      	cmp	r3, #0
  406428:	d104      	bne.n	406434 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40642a:	4b36      	ldr	r3, [pc, #216]	; (406504 <vTaskIncrementTick+0x134>)
  40642c:	f04f 32ff 	mov.w	r2, #4294967295
  406430:	601a      	str	r2, [r3, #0]
  406432:	e008      	b.n	406446 <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  406434:	4b2f      	ldr	r3, [pc, #188]	; (4064f4 <vTaskIncrementTick+0x124>)
  406436:	681b      	ldr	r3, [r3, #0]
  406438:	68db      	ldr	r3, [r3, #12]
  40643a:	68db      	ldr	r3, [r3, #12]
  40643c:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40643e:	68bb      	ldr	r3, [r7, #8]
  406440:	685b      	ldr	r3, [r3, #4]
  406442:	4a30      	ldr	r2, [pc, #192]	; (406504 <vTaskIncrementTick+0x134>)
  406444:	6013      	str	r3, [r2, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  406446:	4b2a      	ldr	r3, [pc, #168]	; (4064f0 <vTaskIncrementTick+0x120>)
  406448:	681a      	ldr	r2, [r3, #0]
  40644a:	4b2e      	ldr	r3, [pc, #184]	; (406504 <vTaskIncrementTick+0x134>)
  40644c:	681b      	ldr	r3, [r3, #0]
  40644e:	429a      	cmp	r2, r3
  406450:	d347      	bcc.n	4064e2 <vTaskIncrementTick+0x112>
  406452:	4b28      	ldr	r3, [pc, #160]	; (4064f4 <vTaskIncrementTick+0x124>)
  406454:	681b      	ldr	r3, [r3, #0]
  406456:	681b      	ldr	r3, [r3, #0]
  406458:	2b00      	cmp	r3, #0
  40645a:	d104      	bne.n	406466 <vTaskIncrementTick+0x96>
  40645c:	4b29      	ldr	r3, [pc, #164]	; (406504 <vTaskIncrementTick+0x134>)
  40645e:	f04f 32ff 	mov.w	r2, #4294967295
  406462:	601a      	str	r2, [r3, #0]
  406464:	e03d      	b.n	4064e2 <vTaskIncrementTick+0x112>
  406466:	4b23      	ldr	r3, [pc, #140]	; (4064f4 <vTaskIncrementTick+0x124>)
  406468:	681b      	ldr	r3, [r3, #0]
  40646a:	68db      	ldr	r3, [r3, #12]
  40646c:	68db      	ldr	r3, [r3, #12]
  40646e:	60bb      	str	r3, [r7, #8]
  406470:	68bb      	ldr	r3, [r7, #8]
  406472:	685b      	ldr	r3, [r3, #4]
  406474:	607b      	str	r3, [r7, #4]
  406476:	4b1e      	ldr	r3, [pc, #120]	; (4064f0 <vTaskIncrementTick+0x120>)
  406478:	681a      	ldr	r2, [r3, #0]
  40647a:	687b      	ldr	r3, [r7, #4]
  40647c:	429a      	cmp	r2, r3
  40647e:	d203      	bcs.n	406488 <vTaskIncrementTick+0xb8>
  406480:	4a20      	ldr	r2, [pc, #128]	; (406504 <vTaskIncrementTick+0x134>)
  406482:	687b      	ldr	r3, [r7, #4]
  406484:	6013      	str	r3, [r2, #0]
  406486:	e02c      	b.n	4064e2 <vTaskIncrementTick+0x112>
  406488:	68bb      	ldr	r3, [r7, #8]
  40648a:	3304      	adds	r3, #4
  40648c:	4618      	mov	r0, r3
  40648e:	4b1e      	ldr	r3, [pc, #120]	; (406508 <vTaskIncrementTick+0x138>)
  406490:	4798      	blx	r3
  406492:	68bb      	ldr	r3, [r7, #8]
  406494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406496:	2b00      	cmp	r3, #0
  406498:	d004      	beq.n	4064a4 <vTaskIncrementTick+0xd4>
  40649a:	68bb      	ldr	r3, [r7, #8]
  40649c:	3318      	adds	r3, #24
  40649e:	4618      	mov	r0, r3
  4064a0:	4b19      	ldr	r3, [pc, #100]	; (406508 <vTaskIncrementTick+0x138>)
  4064a2:	4798      	blx	r3
  4064a4:	68bb      	ldr	r3, [r7, #8]
  4064a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4064a8:	4b18      	ldr	r3, [pc, #96]	; (40650c <vTaskIncrementTick+0x13c>)
  4064aa:	681b      	ldr	r3, [r3, #0]
  4064ac:	429a      	cmp	r2, r3
  4064ae:	d903      	bls.n	4064b8 <vTaskIncrementTick+0xe8>
  4064b0:	68bb      	ldr	r3, [r7, #8]
  4064b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4064b4:	4a15      	ldr	r2, [pc, #84]	; (40650c <vTaskIncrementTick+0x13c>)
  4064b6:	6013      	str	r3, [r2, #0]
  4064b8:	68bb      	ldr	r3, [r7, #8]
  4064ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4064bc:	4613      	mov	r3, r2
  4064be:	009b      	lsls	r3, r3, #2
  4064c0:	4413      	add	r3, r2
  4064c2:	009b      	lsls	r3, r3, #2
  4064c4:	4a12      	ldr	r2, [pc, #72]	; (406510 <vTaskIncrementTick+0x140>)
  4064c6:	441a      	add	r2, r3
  4064c8:	68bb      	ldr	r3, [r7, #8]
  4064ca:	3304      	adds	r3, #4
  4064cc:	4619      	mov	r1, r3
  4064ce:	4610      	mov	r0, r2
  4064d0:	4b10      	ldr	r3, [pc, #64]	; (406514 <vTaskIncrementTick+0x144>)
  4064d2:	4798      	blx	r3
  4064d4:	e7bd      	b.n	406452 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
  4064d6:	4b10      	ldr	r3, [pc, #64]	; (406518 <vTaskIncrementTick+0x148>)
  4064d8:	681b      	ldr	r3, [r3, #0]
  4064da:	3301      	adds	r3, #1
  4064dc:	4a0e      	ldr	r2, [pc, #56]	; (406518 <vTaskIncrementTick+0x148>)
  4064de:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
  4064e0:	e7ff      	b.n	4064e2 <vTaskIncrementTick+0x112>
  4064e2:	bf00      	nop
  4064e4:	3710      	adds	r7, #16
  4064e6:	46bd      	mov	sp, r7
  4064e8:	bd80      	pop	{r7, pc}
  4064ea:	bf00      	nop
  4064ec:	200026d0 	.word	0x200026d0
  4064f0:	200026c0 	.word	0x200026c0
  4064f4:	20002674 	.word	0x20002674
  4064f8:	00405491 	.word	0x00405491
  4064fc:	20002678 	.word	0x20002678
  406500:	200026dc 	.word	0x200026dc
  406504:	20000038 	.word	0x20000038
  406508:	0040526d 	.word	0x0040526d
  40650c:	200026c8 	.word	0x200026c8
  406510:	200025e8 	.word	0x200025e8
  406514:	004051ad 	.word	0x004051ad
  406518:	200026d4 	.word	0x200026d4

0040651c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  40651c:	b580      	push	{r7, lr}
  40651e:	b082      	sub	sp, #8
  406520:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  406522:	4b34      	ldr	r3, [pc, #208]	; (4065f4 <vTaskSwitchContext+0xd8>)
  406524:	681b      	ldr	r3, [r3, #0]
  406526:	2b00      	cmp	r3, #0
  406528:	d003      	beq.n	406532 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40652a:	4b33      	ldr	r3, [pc, #204]	; (4065f8 <vTaskSwitchContext+0xdc>)
  40652c:	2201      	movs	r2, #1
  40652e:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
  406530:	e05b      	b.n	4065ea <vTaskSwitchContext+0xce>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  406532:	4b32      	ldr	r3, [pc, #200]	; (4065fc <vTaskSwitchContext+0xe0>)
  406534:	681b      	ldr	r3, [r3, #0]
  406536:	681a      	ldr	r2, [r3, #0]
  406538:	4b30      	ldr	r3, [pc, #192]	; (4065fc <vTaskSwitchContext+0xe0>)
  40653a:	681b      	ldr	r3, [r3, #0]
  40653c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40653e:	429a      	cmp	r2, r3
  406540:	d808      	bhi.n	406554 <vTaskSwitchContext+0x38>
  406542:	4b2e      	ldr	r3, [pc, #184]	; (4065fc <vTaskSwitchContext+0xe0>)
  406544:	681a      	ldr	r2, [r3, #0]
  406546:	4b2d      	ldr	r3, [pc, #180]	; (4065fc <vTaskSwitchContext+0xe0>)
  406548:	681b      	ldr	r3, [r3, #0]
  40654a:	3334      	adds	r3, #52	; 0x34
  40654c:	4619      	mov	r1, r3
  40654e:	4610      	mov	r0, r2
  406550:	4b2b      	ldr	r3, [pc, #172]	; (406600 <vTaskSwitchContext+0xe4>)
  406552:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  406554:	4b29      	ldr	r3, [pc, #164]	; (4065fc <vTaskSwitchContext+0xe0>)
  406556:	681b      	ldr	r3, [r3, #0]
  406558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40655a:	2214      	movs	r2, #20
  40655c:	4929      	ldr	r1, [pc, #164]	; (406604 <vTaskSwitchContext+0xe8>)
  40655e:	4618      	mov	r0, r3
  406560:	4b29      	ldr	r3, [pc, #164]	; (406608 <vTaskSwitchContext+0xec>)
  406562:	4798      	blx	r3
  406564:	4603      	mov	r3, r0
  406566:	2b00      	cmp	r3, #0
  406568:	d016      	beq.n	406598 <vTaskSwitchContext+0x7c>
  40656a:	4b24      	ldr	r3, [pc, #144]	; (4065fc <vTaskSwitchContext+0xe0>)
  40656c:	681a      	ldr	r2, [r3, #0]
  40656e:	4b23      	ldr	r3, [pc, #140]	; (4065fc <vTaskSwitchContext+0xe0>)
  406570:	681b      	ldr	r3, [r3, #0]
  406572:	3334      	adds	r3, #52	; 0x34
  406574:	4619      	mov	r1, r3
  406576:	4610      	mov	r0, r2
  406578:	4b21      	ldr	r3, [pc, #132]	; (406600 <vTaskSwitchContext+0xe4>)
  40657a:	4798      	blx	r3

		taskSELECT_HIGHEST_PRIORITY_TASK();
  40657c:	e00c      	b.n	406598 <vTaskSwitchContext+0x7c>
  40657e:	4b23      	ldr	r3, [pc, #140]	; (40660c <vTaskSwitchContext+0xf0>)
  406580:	681b      	ldr	r3, [r3, #0]
  406582:	2b00      	cmp	r3, #0
  406584:	d103      	bne.n	40658e <vTaskSwitchContext+0x72>
  406586:	4b22      	ldr	r3, [pc, #136]	; (406610 <vTaskSwitchContext+0xf4>)
  406588:	4798      	blx	r3
  40658a:	bf00      	nop
  40658c:	e7fd      	b.n	40658a <vTaskSwitchContext+0x6e>
  40658e:	4b1f      	ldr	r3, [pc, #124]	; (40660c <vTaskSwitchContext+0xf0>)
  406590:	681b      	ldr	r3, [r3, #0]
  406592:	3b01      	subs	r3, #1
  406594:	4a1d      	ldr	r2, [pc, #116]	; (40660c <vTaskSwitchContext+0xf0>)
  406596:	6013      	str	r3, [r2, #0]
  406598:	4b1c      	ldr	r3, [pc, #112]	; (40660c <vTaskSwitchContext+0xf0>)
  40659a:	681a      	ldr	r2, [r3, #0]
  40659c:	491d      	ldr	r1, [pc, #116]	; (406614 <vTaskSwitchContext+0xf8>)
  40659e:	4613      	mov	r3, r2
  4065a0:	009b      	lsls	r3, r3, #2
  4065a2:	4413      	add	r3, r2
  4065a4:	009b      	lsls	r3, r3, #2
  4065a6:	440b      	add	r3, r1
  4065a8:	681b      	ldr	r3, [r3, #0]
  4065aa:	2b00      	cmp	r3, #0
  4065ac:	d0e7      	beq.n	40657e <vTaskSwitchContext+0x62>
  4065ae:	4b17      	ldr	r3, [pc, #92]	; (40660c <vTaskSwitchContext+0xf0>)
  4065b0:	681a      	ldr	r2, [r3, #0]
  4065b2:	4613      	mov	r3, r2
  4065b4:	009b      	lsls	r3, r3, #2
  4065b6:	4413      	add	r3, r2
  4065b8:	009b      	lsls	r3, r3, #2
  4065ba:	4a16      	ldr	r2, [pc, #88]	; (406614 <vTaskSwitchContext+0xf8>)
  4065bc:	4413      	add	r3, r2
  4065be:	607b      	str	r3, [r7, #4]
  4065c0:	687b      	ldr	r3, [r7, #4]
  4065c2:	685b      	ldr	r3, [r3, #4]
  4065c4:	685a      	ldr	r2, [r3, #4]
  4065c6:	687b      	ldr	r3, [r7, #4]
  4065c8:	605a      	str	r2, [r3, #4]
  4065ca:	687b      	ldr	r3, [r7, #4]
  4065cc:	685a      	ldr	r2, [r3, #4]
  4065ce:	687b      	ldr	r3, [r7, #4]
  4065d0:	3308      	adds	r3, #8
  4065d2:	429a      	cmp	r2, r3
  4065d4:	d104      	bne.n	4065e0 <vTaskSwitchContext+0xc4>
  4065d6:	687b      	ldr	r3, [r7, #4]
  4065d8:	685b      	ldr	r3, [r3, #4]
  4065da:	685a      	ldr	r2, [r3, #4]
  4065dc:	687b      	ldr	r3, [r7, #4]
  4065de:	605a      	str	r2, [r3, #4]
  4065e0:	687b      	ldr	r3, [r7, #4]
  4065e2:	685b      	ldr	r3, [r3, #4]
  4065e4:	68db      	ldr	r3, [r3, #12]
  4065e6:	4a05      	ldr	r2, [pc, #20]	; (4065fc <vTaskSwitchContext+0xe0>)
  4065e8:	6013      	str	r3, [r2, #0]

		traceTASK_SWITCHED_IN();
	}
}
  4065ea:	bf00      	nop
  4065ec:	3708      	adds	r7, #8
  4065ee:	46bd      	mov	sp, r7
  4065f0:	bd80      	pop	{r7, pc}
  4065f2:	bf00      	nop
  4065f4:	200026d0 	.word	0x200026d0
  4065f8:	200026d8 	.word	0x200026d8
  4065fc:	200025e4 	.word	0x200025e4
  406600:	0040790d 	.word	0x0040790d
  406604:	0040ba5c 	.word	0x0040ba5c
  406608:	0040b675 	.word	0x0040b675
  40660c:	200026c8 	.word	0x200026c8
  406610:	00405491 	.word	0x00405491
  406614:	200025e8 	.word	0x200025e8

00406618 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  406618:	b580      	push	{r7, lr}
  40661a:	b084      	sub	sp, #16
  40661c:	af00      	add	r7, sp, #0
  40661e:	6078      	str	r0, [r7, #4]
  406620:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  406622:	687b      	ldr	r3, [r7, #4]
  406624:	2b00      	cmp	r3, #0
  406626:	d103      	bne.n	406630 <vTaskPlaceOnEventList+0x18>
  406628:	4b14      	ldr	r3, [pc, #80]	; (40667c <vTaskPlaceOnEventList+0x64>)
  40662a:	4798      	blx	r3
  40662c:	bf00      	nop
  40662e:	e7fd      	b.n	40662c <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  406630:	4b13      	ldr	r3, [pc, #76]	; (406680 <vTaskPlaceOnEventList+0x68>)
  406632:	681b      	ldr	r3, [r3, #0]
  406634:	3318      	adds	r3, #24
  406636:	4619      	mov	r1, r3
  406638:	6878      	ldr	r0, [r7, #4]
  40663a:	4b12      	ldr	r3, [pc, #72]	; (406684 <vTaskPlaceOnEventList+0x6c>)
  40663c:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40663e:	4b10      	ldr	r3, [pc, #64]	; (406680 <vTaskPlaceOnEventList+0x68>)
  406640:	681b      	ldr	r3, [r3, #0]
  406642:	3304      	adds	r3, #4
  406644:	4618      	mov	r0, r3
  406646:	4b10      	ldr	r3, [pc, #64]	; (406688 <vTaskPlaceOnEventList+0x70>)
  406648:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40664a:	683b      	ldr	r3, [r7, #0]
  40664c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406650:	d107      	bne.n	406662 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406652:	4b0b      	ldr	r3, [pc, #44]	; (406680 <vTaskPlaceOnEventList+0x68>)
  406654:	681b      	ldr	r3, [r3, #0]
  406656:	3304      	adds	r3, #4
  406658:	4619      	mov	r1, r3
  40665a:	480c      	ldr	r0, [pc, #48]	; (40668c <vTaskPlaceOnEventList+0x74>)
  40665c:	4b0c      	ldr	r3, [pc, #48]	; (406690 <vTaskPlaceOnEventList+0x78>)
  40665e:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  406660:	e007      	b.n	406672 <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  406662:	4b0c      	ldr	r3, [pc, #48]	; (406694 <vTaskPlaceOnEventList+0x7c>)
  406664:	681a      	ldr	r2, [r3, #0]
  406666:	683b      	ldr	r3, [r7, #0]
  406668:	4413      	add	r3, r2
  40666a:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40666c:	68f8      	ldr	r0, [r7, #12]
  40666e:	4b0a      	ldr	r3, [pc, #40]	; (406698 <vTaskPlaceOnEventList+0x80>)
  406670:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  406672:	bf00      	nop
  406674:	3710      	adds	r7, #16
  406676:	46bd      	mov	sp, r7
  406678:	bd80      	pop	{r7, pc}
  40667a:	bf00      	nop
  40667c:	00405491 	.word	0x00405491
  406680:	200025e4 	.word	0x200025e4
  406684:	004051fd 	.word	0x004051fd
  406688:	0040526d 	.word	0x0040526d
  40668c:	200026a8 	.word	0x200026a8
  406690:	004051ad 	.word	0x004051ad
  406694:	200026c0 	.word	0x200026c0
  406698:	00406a61 	.word	0x00406a61

0040669c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  40669c:	b580      	push	{r7, lr}
  40669e:	b084      	sub	sp, #16
  4066a0:	af00      	add	r7, sp, #0
  4066a2:	6078      	str	r0, [r7, #4]
  4066a4:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  4066a6:	687b      	ldr	r3, [r7, #4]
  4066a8:	2b00      	cmp	r3, #0
  4066aa:	d103      	bne.n	4066b4 <vTaskPlaceOnEventListRestricted+0x18>
  4066ac:	4b0e      	ldr	r3, [pc, #56]	; (4066e8 <vTaskPlaceOnEventListRestricted+0x4c>)
  4066ae:	4798      	blx	r3
  4066b0:	bf00      	nop
  4066b2:	e7fd      	b.n	4066b0 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4066b4:	4b0d      	ldr	r3, [pc, #52]	; (4066ec <vTaskPlaceOnEventListRestricted+0x50>)
  4066b6:	681b      	ldr	r3, [r3, #0]
  4066b8:	3318      	adds	r3, #24
  4066ba:	4619      	mov	r1, r3
  4066bc:	6878      	ldr	r0, [r7, #4]
  4066be:	4b0c      	ldr	r3, [pc, #48]	; (4066f0 <vTaskPlaceOnEventListRestricted+0x54>)
  4066c0:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4066c2:	4b0a      	ldr	r3, [pc, #40]	; (4066ec <vTaskPlaceOnEventListRestricted+0x50>)
  4066c4:	681b      	ldr	r3, [r3, #0]
  4066c6:	3304      	adds	r3, #4
  4066c8:	4618      	mov	r0, r3
  4066ca:	4b0a      	ldr	r3, [pc, #40]	; (4066f4 <vTaskPlaceOnEventListRestricted+0x58>)
  4066cc:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4066ce:	4b0a      	ldr	r3, [pc, #40]	; (4066f8 <vTaskPlaceOnEventListRestricted+0x5c>)
  4066d0:	681a      	ldr	r2, [r3, #0]
  4066d2:	683b      	ldr	r3, [r7, #0]
  4066d4:	4413      	add	r3, r2
  4066d6:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4066d8:	68f8      	ldr	r0, [r7, #12]
  4066da:	4b08      	ldr	r3, [pc, #32]	; (4066fc <vTaskPlaceOnEventListRestricted+0x60>)
  4066dc:	4798      	blx	r3
	}
  4066de:	bf00      	nop
  4066e0:	3710      	adds	r7, #16
  4066e2:	46bd      	mov	sp, r7
  4066e4:	bd80      	pop	{r7, pc}
  4066e6:	bf00      	nop
  4066e8:	00405491 	.word	0x00405491
  4066ec:	200025e4 	.word	0x200025e4
  4066f0:	004051ad 	.word	0x004051ad
  4066f4:	0040526d 	.word	0x0040526d
  4066f8:	200026c0 	.word	0x200026c0
  4066fc:	00406a61 	.word	0x00406a61

00406700 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  406700:	b580      	push	{r7, lr}
  406702:	b084      	sub	sp, #16
  406704:	af00      	add	r7, sp, #0
  406706:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  406708:	687b      	ldr	r3, [r7, #4]
  40670a:	68db      	ldr	r3, [r3, #12]
  40670c:	68db      	ldr	r3, [r3, #12]
  40670e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  406710:	68bb      	ldr	r3, [r7, #8]
  406712:	2b00      	cmp	r3, #0
  406714:	d103      	bne.n	40671e <xTaskRemoveFromEventList+0x1e>
  406716:	4b21      	ldr	r3, [pc, #132]	; (40679c <xTaskRemoveFromEventList+0x9c>)
  406718:	4798      	blx	r3
  40671a:	bf00      	nop
  40671c:	e7fd      	b.n	40671a <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  40671e:	68bb      	ldr	r3, [r7, #8]
  406720:	3318      	adds	r3, #24
  406722:	4618      	mov	r0, r3
  406724:	4b1e      	ldr	r3, [pc, #120]	; (4067a0 <xTaskRemoveFromEventList+0xa0>)
  406726:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406728:	4b1e      	ldr	r3, [pc, #120]	; (4067a4 <xTaskRemoveFromEventList+0xa4>)
  40672a:	681b      	ldr	r3, [r3, #0]
  40672c:	2b00      	cmp	r3, #0
  40672e:	d11d      	bne.n	40676c <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  406730:	68bb      	ldr	r3, [r7, #8]
  406732:	3304      	adds	r3, #4
  406734:	4618      	mov	r0, r3
  406736:	4b1a      	ldr	r3, [pc, #104]	; (4067a0 <xTaskRemoveFromEventList+0xa0>)
  406738:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  40673a:	68bb      	ldr	r3, [r7, #8]
  40673c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40673e:	4b1a      	ldr	r3, [pc, #104]	; (4067a8 <xTaskRemoveFromEventList+0xa8>)
  406740:	681b      	ldr	r3, [r3, #0]
  406742:	429a      	cmp	r2, r3
  406744:	d903      	bls.n	40674e <xTaskRemoveFromEventList+0x4e>
  406746:	68bb      	ldr	r3, [r7, #8]
  406748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40674a:	4a17      	ldr	r2, [pc, #92]	; (4067a8 <xTaskRemoveFromEventList+0xa8>)
  40674c:	6013      	str	r3, [r2, #0]
  40674e:	68bb      	ldr	r3, [r7, #8]
  406750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406752:	4613      	mov	r3, r2
  406754:	009b      	lsls	r3, r3, #2
  406756:	4413      	add	r3, r2
  406758:	009b      	lsls	r3, r3, #2
  40675a:	4a14      	ldr	r2, [pc, #80]	; (4067ac <xTaskRemoveFromEventList+0xac>)
  40675c:	441a      	add	r2, r3
  40675e:	68bb      	ldr	r3, [r7, #8]
  406760:	3304      	adds	r3, #4
  406762:	4619      	mov	r1, r3
  406764:	4610      	mov	r0, r2
  406766:	4b12      	ldr	r3, [pc, #72]	; (4067b0 <xTaskRemoveFromEventList+0xb0>)
  406768:	4798      	blx	r3
  40676a:	e005      	b.n	406778 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40676c:	68bb      	ldr	r3, [r7, #8]
  40676e:	3318      	adds	r3, #24
  406770:	4619      	mov	r1, r3
  406772:	4810      	ldr	r0, [pc, #64]	; (4067b4 <xTaskRemoveFromEventList+0xb4>)
  406774:	4b0e      	ldr	r3, [pc, #56]	; (4067b0 <xTaskRemoveFromEventList+0xb0>)
  406776:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406778:	68bb      	ldr	r3, [r7, #8]
  40677a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40677c:	4b0e      	ldr	r3, [pc, #56]	; (4067b8 <xTaskRemoveFromEventList+0xb8>)
  40677e:	681b      	ldr	r3, [r3, #0]
  406780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406782:	429a      	cmp	r2, r3
  406784:	d302      	bcc.n	40678c <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  406786:	2301      	movs	r3, #1
  406788:	60fb      	str	r3, [r7, #12]
  40678a:	e001      	b.n	406790 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  40678c:	2300      	movs	r3, #0
  40678e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  406790:	68fb      	ldr	r3, [r7, #12]
}
  406792:	4618      	mov	r0, r3
  406794:	3710      	adds	r7, #16
  406796:	46bd      	mov	sp, r7
  406798:	bd80      	pop	{r7, pc}
  40679a:	bf00      	nop
  40679c:	00405491 	.word	0x00405491
  4067a0:	0040526d 	.word	0x0040526d
  4067a4:	200026d0 	.word	0x200026d0
  4067a8:	200026c8 	.word	0x200026c8
  4067ac:	200025e8 	.word	0x200025e8
  4067b0:	004051ad 	.word	0x004051ad
  4067b4:	2000267c 	.word	0x2000267c
  4067b8:	200025e4 	.word	0x200025e4

004067bc <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  4067bc:	b580      	push	{r7, lr}
  4067be:	b082      	sub	sp, #8
  4067c0:	af00      	add	r7, sp, #0
  4067c2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  4067c4:	687b      	ldr	r3, [r7, #4]
  4067c6:	2b00      	cmp	r3, #0
  4067c8:	d103      	bne.n	4067d2 <vTaskSetTimeOutState+0x16>
  4067ca:	4b08      	ldr	r3, [pc, #32]	; (4067ec <vTaskSetTimeOutState+0x30>)
  4067cc:	4798      	blx	r3
  4067ce:	bf00      	nop
  4067d0:	e7fd      	b.n	4067ce <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4067d2:	4b07      	ldr	r3, [pc, #28]	; (4067f0 <vTaskSetTimeOutState+0x34>)
  4067d4:	681a      	ldr	r2, [r3, #0]
  4067d6:	687b      	ldr	r3, [r7, #4]
  4067d8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4067da:	4b06      	ldr	r3, [pc, #24]	; (4067f4 <vTaskSetTimeOutState+0x38>)
  4067dc:	681a      	ldr	r2, [r3, #0]
  4067de:	687b      	ldr	r3, [r7, #4]
  4067e0:	605a      	str	r2, [r3, #4]
}
  4067e2:	bf00      	nop
  4067e4:	3708      	adds	r7, #8
  4067e6:	46bd      	mov	sp, r7
  4067e8:	bd80      	pop	{r7, pc}
  4067ea:	bf00      	nop
  4067ec:	00405491 	.word	0x00405491
  4067f0:	200026dc 	.word	0x200026dc
  4067f4:	200026c0 	.word	0x200026c0

004067f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  4067f8:	b580      	push	{r7, lr}
  4067fa:	b084      	sub	sp, #16
  4067fc:	af00      	add	r7, sp, #0
  4067fe:	6078      	str	r0, [r7, #4]
  406800:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  406802:	687b      	ldr	r3, [r7, #4]
  406804:	2b00      	cmp	r3, #0
  406806:	d103      	bne.n	406810 <xTaskCheckForTimeOut+0x18>
  406808:	4b22      	ldr	r3, [pc, #136]	; (406894 <xTaskCheckForTimeOut+0x9c>)
  40680a:	4798      	blx	r3
  40680c:	bf00      	nop
  40680e:	e7fd      	b.n	40680c <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  406810:	683b      	ldr	r3, [r7, #0]
  406812:	2b00      	cmp	r3, #0
  406814:	d103      	bne.n	40681e <xTaskCheckForTimeOut+0x26>
  406816:	4b1f      	ldr	r3, [pc, #124]	; (406894 <xTaskCheckForTimeOut+0x9c>)
  406818:	4798      	blx	r3
  40681a:	bf00      	nop
  40681c:	e7fd      	b.n	40681a <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  40681e:	4b1e      	ldr	r3, [pc, #120]	; (406898 <xTaskCheckForTimeOut+0xa0>)
  406820:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  406822:	683b      	ldr	r3, [r7, #0]
  406824:	681b      	ldr	r3, [r3, #0]
  406826:	f1b3 3fff 	cmp.w	r3, #4294967295
  40682a:	d102      	bne.n	406832 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  40682c:	2300      	movs	r3, #0
  40682e:	60fb      	str	r3, [r7, #12]
  406830:	e029      	b.n	406886 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  406832:	687b      	ldr	r3, [r7, #4]
  406834:	681a      	ldr	r2, [r3, #0]
  406836:	4b19      	ldr	r3, [pc, #100]	; (40689c <xTaskCheckForTimeOut+0xa4>)
  406838:	681b      	ldr	r3, [r3, #0]
  40683a:	429a      	cmp	r2, r3
  40683c:	d008      	beq.n	406850 <xTaskCheckForTimeOut+0x58>
  40683e:	687b      	ldr	r3, [r7, #4]
  406840:	685a      	ldr	r2, [r3, #4]
  406842:	4b17      	ldr	r3, [pc, #92]	; (4068a0 <xTaskCheckForTimeOut+0xa8>)
  406844:	681b      	ldr	r3, [r3, #0]
  406846:	429a      	cmp	r2, r3
  406848:	d802      	bhi.n	406850 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  40684a:	2301      	movs	r3, #1
  40684c:	60fb      	str	r3, [r7, #12]
  40684e:	e01a      	b.n	406886 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  406850:	4b13      	ldr	r3, [pc, #76]	; (4068a0 <xTaskCheckForTimeOut+0xa8>)
  406852:	681a      	ldr	r2, [r3, #0]
  406854:	687b      	ldr	r3, [r7, #4]
  406856:	685b      	ldr	r3, [r3, #4]
  406858:	1ad2      	subs	r2, r2, r3
  40685a:	683b      	ldr	r3, [r7, #0]
  40685c:	681b      	ldr	r3, [r3, #0]
  40685e:	429a      	cmp	r2, r3
  406860:	d20f      	bcs.n	406882 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  406862:	4b0f      	ldr	r3, [pc, #60]	; (4068a0 <xTaskCheckForTimeOut+0xa8>)
  406864:	681a      	ldr	r2, [r3, #0]
  406866:	687b      	ldr	r3, [r7, #4]
  406868:	685b      	ldr	r3, [r3, #4]
  40686a:	1ad3      	subs	r3, r2, r3
  40686c:	683a      	ldr	r2, [r7, #0]
  40686e:	6812      	ldr	r2, [r2, #0]
  406870:	1ad2      	subs	r2, r2, r3
  406872:	683b      	ldr	r3, [r7, #0]
  406874:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  406876:	6878      	ldr	r0, [r7, #4]
  406878:	4b0a      	ldr	r3, [pc, #40]	; (4068a4 <xTaskCheckForTimeOut+0xac>)
  40687a:	4798      	blx	r3
			xReturn = pdFALSE;
  40687c:	2300      	movs	r3, #0
  40687e:	60fb      	str	r3, [r7, #12]
  406880:	e001      	b.n	406886 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  406882:	2301      	movs	r3, #1
  406884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  406886:	4b08      	ldr	r3, [pc, #32]	; (4068a8 <xTaskCheckForTimeOut+0xb0>)
  406888:	4798      	blx	r3

	return xReturn;
  40688a:	68fb      	ldr	r3, [r7, #12]
}
  40688c:	4618      	mov	r0, r3
  40688e:	3710      	adds	r7, #16
  406890:	46bd      	mov	sp, r7
  406892:	bd80      	pop	{r7, pc}
  406894:	00405491 	.word	0x00405491
  406898:	00405449 	.word	0x00405449
  40689c:	200026dc 	.word	0x200026dc
  4068a0:	200026c0 	.word	0x200026c0
  4068a4:	004067bd 	.word	0x004067bd
  4068a8:	00405469 	.word	0x00405469

004068ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  4068ac:	b480      	push	{r7}
  4068ae:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  4068b0:	4b03      	ldr	r3, [pc, #12]	; (4068c0 <vTaskMissedYield+0x14>)
  4068b2:	2201      	movs	r2, #1
  4068b4:	601a      	str	r2, [r3, #0]
}
  4068b6:	bf00      	nop
  4068b8:	46bd      	mov	sp, r7
  4068ba:	bc80      	pop	{r7}
  4068bc:	4770      	bx	lr
  4068be:	bf00      	nop
  4068c0:	200026d8 	.word	0x200026d8

004068c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4068c4:	b580      	push	{r7, lr}
  4068c6:	b082      	sub	sp, #8
  4068c8:	af00      	add	r7, sp, #0
  4068ca:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  4068cc:	4b01      	ldr	r3, [pc, #4]	; (4068d4 <prvIdleTask+0x10>)
  4068ce:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  4068d0:	e7fc      	b.n	4068cc <prvIdleTask+0x8>
  4068d2:	bf00      	nop
  4068d4:	004069d1 	.word	0x004069d1

004068d8 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  4068d8:	b580      	push	{r7, lr}
  4068da:	b084      	sub	sp, #16
  4068dc:	af00      	add	r7, sp, #0
  4068de:	60f8      	str	r0, [r7, #12]
  4068e0:	60b9      	str	r1, [r7, #8]
  4068e2:	607a      	str	r2, [r7, #4]
  4068e4:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  4068e6:	68fb      	ldr	r3, [r7, #12]
  4068e8:	3334      	adds	r3, #52	; 0x34
  4068ea:	220c      	movs	r2, #12
  4068ec:	68b9      	ldr	r1, [r7, #8]
  4068ee:	4618      	mov	r0, r3
  4068f0:	4b14      	ldr	r3, [pc, #80]	; (406944 <prvInitialiseTCBVariables+0x6c>)
  4068f2:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  4068f4:	68fb      	ldr	r3, [r7, #12]
  4068f6:	2200      	movs	r2, #0
  4068f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  4068fc:	687b      	ldr	r3, [r7, #4]
  4068fe:	2b04      	cmp	r3, #4
  406900:	d901      	bls.n	406906 <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  406902:	2304      	movs	r3, #4
  406904:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  406906:	68fb      	ldr	r3, [r7, #12]
  406908:	687a      	ldr	r2, [r7, #4]
  40690a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  40690c:	68fb      	ldr	r3, [r7, #12]
  40690e:	687a      	ldr	r2, [r7, #4]
  406910:	641a      	str	r2, [r3, #64]	; 0x40
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  406912:	68fb      	ldr	r3, [r7, #12]
  406914:	3304      	adds	r3, #4
  406916:	4618      	mov	r0, r3
  406918:	4b0b      	ldr	r3, [pc, #44]	; (406948 <prvInitialiseTCBVariables+0x70>)
  40691a:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40691c:	68fb      	ldr	r3, [r7, #12]
  40691e:	3318      	adds	r3, #24
  406920:	4618      	mov	r0, r3
  406922:	4b09      	ldr	r3, [pc, #36]	; (406948 <prvInitialiseTCBVariables+0x70>)
  406924:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  406926:	68fb      	ldr	r3, [r7, #12]
  406928:	68fa      	ldr	r2, [r7, #12]
  40692a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  40692c:	687b      	ldr	r3, [r7, #4]
  40692e:	f1c3 0205 	rsb	r2, r3, #5
  406932:	68fb      	ldr	r3, [r7, #12]
  406934:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  406936:	68fb      	ldr	r3, [r7, #12]
  406938:	68fa      	ldr	r2, [r7, #12]
  40693a:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  40693c:	bf00      	nop
  40693e:	3710      	adds	r7, #16
  406940:	46bd      	mov	sp, r7
  406942:	bd80      	pop	{r7, pc}
  406944:	0040b8a9 	.word	0x0040b8a9
  406948:	00405195 	.word	0x00405195

0040694c <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  40694c:	b580      	push	{r7, lr}
  40694e:	b082      	sub	sp, #8
  406950:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  406952:	2300      	movs	r3, #0
  406954:	607b      	str	r3, [r7, #4]
  406956:	e00c      	b.n	406972 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  406958:	687a      	ldr	r2, [r7, #4]
  40695a:	4613      	mov	r3, r2
  40695c:	009b      	lsls	r3, r3, #2
  40695e:	4413      	add	r3, r2
  406960:	009b      	lsls	r3, r3, #2
  406962:	4a12      	ldr	r2, [pc, #72]	; (4069ac <prvInitialiseTaskLists+0x60>)
  406964:	4413      	add	r3, r2
  406966:	4618      	mov	r0, r3
  406968:	4b11      	ldr	r3, [pc, #68]	; (4069b0 <prvInitialiseTaskLists+0x64>)
  40696a:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  40696c:	687b      	ldr	r3, [r7, #4]
  40696e:	3301      	adds	r3, #1
  406970:	607b      	str	r3, [r7, #4]
  406972:	687b      	ldr	r3, [r7, #4]
  406974:	2b04      	cmp	r3, #4
  406976:	d9ef      	bls.n	406958 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  406978:	480e      	ldr	r0, [pc, #56]	; (4069b4 <prvInitialiseTaskLists+0x68>)
  40697a:	4b0d      	ldr	r3, [pc, #52]	; (4069b0 <prvInitialiseTaskLists+0x64>)
  40697c:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  40697e:	480e      	ldr	r0, [pc, #56]	; (4069b8 <prvInitialiseTaskLists+0x6c>)
  406980:	4b0b      	ldr	r3, [pc, #44]	; (4069b0 <prvInitialiseTaskLists+0x64>)
  406982:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  406984:	480d      	ldr	r0, [pc, #52]	; (4069bc <prvInitialiseTaskLists+0x70>)
  406986:	4b0a      	ldr	r3, [pc, #40]	; (4069b0 <prvInitialiseTaskLists+0x64>)
  406988:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  40698a:	480d      	ldr	r0, [pc, #52]	; (4069c0 <prvInitialiseTaskLists+0x74>)
  40698c:	4b08      	ldr	r3, [pc, #32]	; (4069b0 <prvInitialiseTaskLists+0x64>)
  40698e:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  406990:	480c      	ldr	r0, [pc, #48]	; (4069c4 <prvInitialiseTaskLists+0x78>)
  406992:	4b07      	ldr	r3, [pc, #28]	; (4069b0 <prvInitialiseTaskLists+0x64>)
  406994:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  406996:	4b0c      	ldr	r3, [pc, #48]	; (4069c8 <prvInitialiseTaskLists+0x7c>)
  406998:	4a06      	ldr	r2, [pc, #24]	; (4069b4 <prvInitialiseTaskLists+0x68>)
  40699a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40699c:	4b0b      	ldr	r3, [pc, #44]	; (4069cc <prvInitialiseTaskLists+0x80>)
  40699e:	4a06      	ldr	r2, [pc, #24]	; (4069b8 <prvInitialiseTaskLists+0x6c>)
  4069a0:	601a      	str	r2, [r3, #0]
}
  4069a2:	bf00      	nop
  4069a4:	3708      	adds	r7, #8
  4069a6:	46bd      	mov	sp, r7
  4069a8:	bd80      	pop	{r7, pc}
  4069aa:	bf00      	nop
  4069ac:	200025e8 	.word	0x200025e8
  4069b0:	00405155 	.word	0x00405155
  4069b4:	2000264c 	.word	0x2000264c
  4069b8:	20002660 	.word	0x20002660
  4069bc:	2000267c 	.word	0x2000267c
  4069c0:	20002690 	.word	0x20002690
  4069c4:	200026a8 	.word	0x200026a8
  4069c8:	20002674 	.word	0x20002674
  4069cc:	20002678 	.word	0x20002678

004069d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  4069d0:	b580      	push	{r7, lr}
  4069d2:	b082      	sub	sp, #8
  4069d4:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4069d6:	e028      	b.n	406a2a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  4069d8:	4b18      	ldr	r3, [pc, #96]	; (406a3c <prvCheckTasksWaitingTermination+0x6c>)
  4069da:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4069dc:	4b18      	ldr	r3, [pc, #96]	; (406a40 <prvCheckTasksWaitingTermination+0x70>)
  4069de:	681b      	ldr	r3, [r3, #0]
  4069e0:	2b00      	cmp	r3, #0
  4069e2:	bf0c      	ite	eq
  4069e4:	2301      	moveq	r3, #1
  4069e6:	2300      	movne	r3, #0
  4069e8:	b2db      	uxtb	r3, r3
  4069ea:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  4069ec:	4b15      	ldr	r3, [pc, #84]	; (406a44 <prvCheckTasksWaitingTermination+0x74>)
  4069ee:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  4069f0:	687b      	ldr	r3, [r7, #4]
  4069f2:	2b00      	cmp	r3, #0
  4069f4:	d119      	bne.n	406a2a <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  4069f6:	4b14      	ldr	r3, [pc, #80]	; (406a48 <prvCheckTasksWaitingTermination+0x78>)
  4069f8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  4069fa:	4b11      	ldr	r3, [pc, #68]	; (406a40 <prvCheckTasksWaitingTermination+0x70>)
  4069fc:	68db      	ldr	r3, [r3, #12]
  4069fe:	68db      	ldr	r3, [r3, #12]
  406a00:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  406a02:	683b      	ldr	r3, [r7, #0]
  406a04:	3304      	adds	r3, #4
  406a06:	4618      	mov	r0, r3
  406a08:	4b10      	ldr	r3, [pc, #64]	; (406a4c <prvCheckTasksWaitingTermination+0x7c>)
  406a0a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  406a0c:	4b10      	ldr	r3, [pc, #64]	; (406a50 <prvCheckTasksWaitingTermination+0x80>)
  406a0e:	681b      	ldr	r3, [r3, #0]
  406a10:	3b01      	subs	r3, #1
  406a12:	4a0f      	ldr	r2, [pc, #60]	; (406a50 <prvCheckTasksWaitingTermination+0x80>)
  406a14:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  406a16:	4b0f      	ldr	r3, [pc, #60]	; (406a54 <prvCheckTasksWaitingTermination+0x84>)
  406a18:	681b      	ldr	r3, [r3, #0]
  406a1a:	3b01      	subs	r3, #1
  406a1c:	4a0d      	ldr	r2, [pc, #52]	; (406a54 <prvCheckTasksWaitingTermination+0x84>)
  406a1e:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  406a20:	4b0d      	ldr	r3, [pc, #52]	; (406a58 <prvCheckTasksWaitingTermination+0x88>)
  406a22:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  406a24:	6838      	ldr	r0, [r7, #0]
  406a26:	4b0d      	ldr	r3, [pc, #52]	; (406a5c <prvCheckTasksWaitingTermination+0x8c>)
  406a28:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  406a2a:	4b0a      	ldr	r3, [pc, #40]	; (406a54 <prvCheckTasksWaitingTermination+0x84>)
  406a2c:	681b      	ldr	r3, [r3, #0]
  406a2e:	2b00      	cmp	r3, #0
  406a30:	d1d2      	bne.n	4069d8 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  406a32:	bf00      	nop
  406a34:	3708      	adds	r7, #8
  406a36:	46bd      	mov	sp, r7
  406a38:	bd80      	pop	{r7, pc}
  406a3a:	bf00      	nop
  406a3c:	00406269 	.word	0x00406269
  406a40:	20002690 	.word	0x20002690
  406a44:	00406285 	.word	0x00406285
  406a48:	00405449 	.word	0x00405449
  406a4c:	0040526d 	.word	0x0040526d
  406a50:	200026bc 	.word	0x200026bc
  406a54:	200026a4 	.word	0x200026a4
  406a58:	00405469 	.word	0x00405469
  406a5c:	00406b41 	.word	0x00406b41

00406a60 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  406a60:	b580      	push	{r7, lr}
  406a62:	b082      	sub	sp, #8
  406a64:	af00      	add	r7, sp, #0
  406a66:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  406a68:	4b13      	ldr	r3, [pc, #76]	; (406ab8 <prvAddCurrentTaskToDelayedList+0x58>)
  406a6a:	681b      	ldr	r3, [r3, #0]
  406a6c:	687a      	ldr	r2, [r7, #4]
  406a6e:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  406a70:	4b12      	ldr	r3, [pc, #72]	; (406abc <prvAddCurrentTaskToDelayedList+0x5c>)
  406a72:	681b      	ldr	r3, [r3, #0]
  406a74:	687a      	ldr	r2, [r7, #4]
  406a76:	429a      	cmp	r2, r3
  406a78:	d209      	bcs.n	406a8e <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406a7a:	4b11      	ldr	r3, [pc, #68]	; (406ac0 <prvAddCurrentTaskToDelayedList+0x60>)
  406a7c:	681a      	ldr	r2, [r3, #0]
  406a7e:	4b0e      	ldr	r3, [pc, #56]	; (406ab8 <prvAddCurrentTaskToDelayedList+0x58>)
  406a80:	681b      	ldr	r3, [r3, #0]
  406a82:	3304      	adds	r3, #4
  406a84:	4619      	mov	r1, r3
  406a86:	4610      	mov	r0, r2
  406a88:	4b0e      	ldr	r3, [pc, #56]	; (406ac4 <prvAddCurrentTaskToDelayedList+0x64>)
  406a8a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
  406a8c:	e010      	b.n	406ab0 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406a8e:	4b0e      	ldr	r3, [pc, #56]	; (406ac8 <prvAddCurrentTaskToDelayedList+0x68>)
  406a90:	681a      	ldr	r2, [r3, #0]
  406a92:	4b09      	ldr	r3, [pc, #36]	; (406ab8 <prvAddCurrentTaskToDelayedList+0x58>)
  406a94:	681b      	ldr	r3, [r3, #0]
  406a96:	3304      	adds	r3, #4
  406a98:	4619      	mov	r1, r3
  406a9a:	4610      	mov	r0, r2
  406a9c:	4b09      	ldr	r3, [pc, #36]	; (406ac4 <prvAddCurrentTaskToDelayedList+0x64>)
  406a9e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  406aa0:	4b0a      	ldr	r3, [pc, #40]	; (406acc <prvAddCurrentTaskToDelayedList+0x6c>)
  406aa2:	681b      	ldr	r3, [r3, #0]
  406aa4:	687a      	ldr	r2, [r7, #4]
  406aa6:	429a      	cmp	r2, r3
  406aa8:	d202      	bcs.n	406ab0 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  406aaa:	4a08      	ldr	r2, [pc, #32]	; (406acc <prvAddCurrentTaskToDelayedList+0x6c>)
  406aac:	687b      	ldr	r3, [r7, #4]
  406aae:	6013      	str	r3, [r2, #0]
		}
	}
}
  406ab0:	bf00      	nop
  406ab2:	3708      	adds	r7, #8
  406ab4:	46bd      	mov	sp, r7
  406ab6:	bd80      	pop	{r7, pc}
  406ab8:	200025e4 	.word	0x200025e4
  406abc:	200026c0 	.word	0x200026c0
  406ac0:	20002678 	.word	0x20002678
  406ac4:	004051fd 	.word	0x004051fd
  406ac8:	20002674 	.word	0x20002674
  406acc:	20000038 	.word	0x20000038

00406ad0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  406ad0:	b580      	push	{r7, lr}
  406ad2:	b084      	sub	sp, #16
  406ad4:	af00      	add	r7, sp, #0
  406ad6:	4603      	mov	r3, r0
  406ad8:	6039      	str	r1, [r7, #0]
  406ada:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  406adc:	2044      	movs	r0, #68	; 0x44
  406ade:	4b15      	ldr	r3, [pc, #84]	; (406b34 <prvAllocateTCBAndStack+0x64>)
  406ae0:	4798      	blx	r3
  406ae2:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  406ae4:	68fb      	ldr	r3, [r7, #12]
  406ae6:	2b00      	cmp	r3, #0
  406ae8:	d01e      	beq.n	406b28 <prvAllocateTCBAndStack+0x58>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  406aea:	683b      	ldr	r3, [r7, #0]
  406aec:	2b00      	cmp	r3, #0
  406aee:	d106      	bne.n	406afe <prvAllocateTCBAndStack+0x2e>
  406af0:	88fb      	ldrh	r3, [r7, #6]
  406af2:	009b      	lsls	r3, r3, #2
  406af4:	4618      	mov	r0, r3
  406af6:	4b0f      	ldr	r3, [pc, #60]	; (406b34 <prvAllocateTCBAndStack+0x64>)
  406af8:	4798      	blx	r3
  406afa:	4603      	mov	r3, r0
  406afc:	e000      	b.n	406b00 <prvAllocateTCBAndStack+0x30>
  406afe:	683b      	ldr	r3, [r7, #0]
  406b00:	68fa      	ldr	r2, [r7, #12]
  406b02:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  406b04:	68fb      	ldr	r3, [r7, #12]
  406b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406b08:	2b00      	cmp	r3, #0
  406b0a:	d105      	bne.n	406b18 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  406b0c:	68f8      	ldr	r0, [r7, #12]
  406b0e:	4b0a      	ldr	r3, [pc, #40]	; (406b38 <prvAllocateTCBAndStack+0x68>)
  406b10:	4798      	blx	r3
			pxNewTCB = NULL;
  406b12:	2300      	movs	r3, #0
  406b14:	60fb      	str	r3, [r7, #12]
  406b16:	e007      	b.n	406b28 <prvAllocateTCBAndStack+0x58>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  406b18:	68fb      	ldr	r3, [r7, #12]
  406b1a:	6b18      	ldr	r0, [r3, #48]	; 0x30
  406b1c:	88fb      	ldrh	r3, [r7, #6]
  406b1e:	009b      	lsls	r3, r3, #2
  406b20:	461a      	mov	r2, r3
  406b22:	21a5      	movs	r1, #165	; 0xa5
  406b24:	4b05      	ldr	r3, [pc, #20]	; (406b3c <prvAllocateTCBAndStack+0x6c>)
  406b26:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  406b28:	68fb      	ldr	r3, [r7, #12]
}
  406b2a:	4618      	mov	r0, r3
  406b2c:	3710      	adds	r7, #16
  406b2e:	46bd      	mov	sp, r7
  406b30:	bd80      	pop	{r7, pc}
  406b32:	bf00      	nop
  406b34:	00405551 	.word	0x00405551
  406b38:	0040565d 	.word	0x0040565d
  406b3c:	0040b80d 	.word	0x0040b80d

00406b40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  406b40:	b580      	push	{r7, lr}
  406b42:	b082      	sub	sp, #8
  406b44:	af00      	add	r7, sp, #0
  406b46:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  406b48:	687b      	ldr	r3, [r7, #4]
  406b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406b4c:	4618      	mov	r0, r3
  406b4e:	4b04      	ldr	r3, [pc, #16]	; (406b60 <prvDeleteTCB+0x20>)
  406b50:	4798      	blx	r3
		vPortFree( pxTCB );
  406b52:	6878      	ldr	r0, [r7, #4]
  406b54:	4b02      	ldr	r3, [pc, #8]	; (406b60 <prvDeleteTCB+0x20>)
  406b56:	4798      	blx	r3
	}
  406b58:	bf00      	nop
  406b5a:	3708      	adds	r7, #8
  406b5c:	46bd      	mov	sp, r7
  406b5e:	bd80      	pop	{r7, pc}
  406b60:	0040565d 	.word	0x0040565d

00406b64 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  406b64:	b480      	push	{r7}
  406b66:	b083      	sub	sp, #12
  406b68:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  406b6a:	4b04      	ldr	r3, [pc, #16]	; (406b7c <xTaskGetCurrentTaskHandle+0x18>)
  406b6c:	681b      	ldr	r3, [r3, #0]
  406b6e:	607b      	str	r3, [r7, #4]

		return xReturn;
  406b70:	687b      	ldr	r3, [r7, #4]
	}
  406b72:	4618      	mov	r0, r3
  406b74:	370c      	adds	r7, #12
  406b76:	46bd      	mov	sp, r7
  406b78:	bc80      	pop	{r7}
  406b7a:	4770      	bx	lr
  406b7c:	200025e4 	.word	0x200025e4

00406b80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  406b80:	b480      	push	{r7}
  406b82:	b083      	sub	sp, #12
  406b84:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  406b86:	4b0b      	ldr	r3, [pc, #44]	; (406bb4 <xTaskGetSchedulerState+0x34>)
  406b88:	681b      	ldr	r3, [r3, #0]
  406b8a:	2b00      	cmp	r3, #0
  406b8c:	d102      	bne.n	406b94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  406b8e:	2300      	movs	r3, #0
  406b90:	607b      	str	r3, [r7, #4]
  406b92:	e008      	b.n	406ba6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406b94:	4b08      	ldr	r3, [pc, #32]	; (406bb8 <xTaskGetSchedulerState+0x38>)
  406b96:	681b      	ldr	r3, [r3, #0]
  406b98:	2b00      	cmp	r3, #0
  406b9a:	d102      	bne.n	406ba2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  406b9c:	2301      	movs	r3, #1
  406b9e:	607b      	str	r3, [r7, #4]
  406ba0:	e001      	b.n	406ba6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  406ba2:	2302      	movs	r3, #2
  406ba4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  406ba6:	687b      	ldr	r3, [r7, #4]
	}
  406ba8:	4618      	mov	r0, r3
  406baa:	370c      	adds	r7, #12
  406bac:	46bd      	mov	sp, r7
  406bae:	bc80      	pop	{r7}
  406bb0:	4770      	bx	lr
  406bb2:	bf00      	nop
  406bb4:	200026cc 	.word	0x200026cc
  406bb8:	200026d0 	.word	0x200026d0

00406bbc <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  406bbc:	b580      	push	{r7, lr}
  406bbe:	b084      	sub	sp, #16
  406bc0:	af00      	add	r7, sp, #0
  406bc2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406bc4:	687b      	ldr	r3, [r7, #4]
  406bc6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  406bc8:	687b      	ldr	r3, [r7, #4]
  406bca:	2b00      	cmp	r3, #0
  406bcc:	d041      	beq.n	406c52 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  406bce:	68fb      	ldr	r3, [r7, #12]
  406bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406bd2:	4b22      	ldr	r3, [pc, #136]	; (406c5c <vTaskPriorityInherit+0xa0>)
  406bd4:	681b      	ldr	r3, [r3, #0]
  406bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406bd8:	429a      	cmp	r2, r3
  406bda:	d23a      	bcs.n	406c52 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  406bdc:	4b1f      	ldr	r3, [pc, #124]	; (406c5c <vTaskPriorityInherit+0xa0>)
  406bde:	681b      	ldr	r3, [r3, #0]
  406be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406be2:	f1c3 0205 	rsb	r2, r3, #5
  406be6:	68fb      	ldr	r3, [r7, #12]
  406be8:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  406bea:	68fb      	ldr	r3, [r7, #12]
  406bec:	6959      	ldr	r1, [r3, #20]
  406bee:	68fb      	ldr	r3, [r7, #12]
  406bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406bf2:	4613      	mov	r3, r2
  406bf4:	009b      	lsls	r3, r3, #2
  406bf6:	4413      	add	r3, r2
  406bf8:	009b      	lsls	r3, r3, #2
  406bfa:	4a19      	ldr	r2, [pc, #100]	; (406c60 <vTaskPriorityInherit+0xa4>)
  406bfc:	4413      	add	r3, r2
  406bfe:	4299      	cmp	r1, r3
  406c00:	d122      	bne.n	406c48 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406c02:	68fb      	ldr	r3, [r7, #12]
  406c04:	3304      	adds	r3, #4
  406c06:	4618      	mov	r0, r3
  406c08:	4b16      	ldr	r3, [pc, #88]	; (406c64 <vTaskPriorityInherit+0xa8>)
  406c0a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406c0c:	4b13      	ldr	r3, [pc, #76]	; (406c5c <vTaskPriorityInherit+0xa0>)
  406c0e:	681b      	ldr	r3, [r3, #0]
  406c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406c12:	68fb      	ldr	r3, [r7, #12]
  406c14:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  406c16:	68fb      	ldr	r3, [r7, #12]
  406c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406c1a:	4b13      	ldr	r3, [pc, #76]	; (406c68 <vTaskPriorityInherit+0xac>)
  406c1c:	681b      	ldr	r3, [r3, #0]
  406c1e:	429a      	cmp	r2, r3
  406c20:	d903      	bls.n	406c2a <vTaskPriorityInherit+0x6e>
  406c22:	68fb      	ldr	r3, [r7, #12]
  406c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406c26:	4a10      	ldr	r2, [pc, #64]	; (406c68 <vTaskPriorityInherit+0xac>)
  406c28:	6013      	str	r3, [r2, #0]
  406c2a:	68fb      	ldr	r3, [r7, #12]
  406c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406c2e:	4613      	mov	r3, r2
  406c30:	009b      	lsls	r3, r3, #2
  406c32:	4413      	add	r3, r2
  406c34:	009b      	lsls	r3, r3, #2
  406c36:	4a0a      	ldr	r2, [pc, #40]	; (406c60 <vTaskPriorityInherit+0xa4>)
  406c38:	441a      	add	r2, r3
  406c3a:	68fb      	ldr	r3, [r7, #12]
  406c3c:	3304      	adds	r3, #4
  406c3e:	4619      	mov	r1, r3
  406c40:	4610      	mov	r0, r2
  406c42:	4b0a      	ldr	r3, [pc, #40]	; (406c6c <vTaskPriorityInherit+0xb0>)
  406c44:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  406c46:	e004      	b.n	406c52 <vTaskPriorityInherit+0x96>
					prvAddTaskToReadyQueue( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406c48:	4b04      	ldr	r3, [pc, #16]	; (406c5c <vTaskPriorityInherit+0xa0>)
  406c4a:	681b      	ldr	r3, [r3, #0]
  406c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406c4e:	68fb      	ldr	r3, [r7, #12]
  406c50:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  406c52:	bf00      	nop
  406c54:	3710      	adds	r7, #16
  406c56:	46bd      	mov	sp, r7
  406c58:	bd80      	pop	{r7, pc}
  406c5a:	bf00      	nop
  406c5c:	200025e4 	.word	0x200025e4
  406c60:	200025e8 	.word	0x200025e8
  406c64:	0040526d 	.word	0x0040526d
  406c68:	200026c8 	.word	0x200026c8
  406c6c:	004051ad 	.word	0x004051ad

00406c70 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  406c70:	b580      	push	{r7, lr}
  406c72:	b084      	sub	sp, #16
  406c74:	af00      	add	r7, sp, #0
  406c76:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406c78:	687b      	ldr	r3, [r7, #4]
  406c7a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  406c7c:	687b      	ldr	r3, [r7, #4]
  406c7e:	2b00      	cmp	r3, #0
  406c80:	d02c      	beq.n	406cdc <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  406c82:	68fb      	ldr	r3, [r7, #12]
  406c84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406c86:	68fb      	ldr	r3, [r7, #12]
  406c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406c8a:	429a      	cmp	r2, r3
  406c8c:	d026      	beq.n	406cdc <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406c8e:	68fb      	ldr	r3, [r7, #12]
  406c90:	3304      	adds	r3, #4
  406c92:	4618      	mov	r0, r3
  406c94:	4b13      	ldr	r3, [pc, #76]	; (406ce4 <vTaskPriorityDisinherit+0x74>)
  406c96:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  406c98:	68fb      	ldr	r3, [r7, #12]
  406c9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  406c9c:	68fb      	ldr	r3, [r7, #12]
  406c9e:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  406ca0:	68fb      	ldr	r3, [r7, #12]
  406ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406ca4:	f1c3 0205 	rsb	r2, r3, #5
  406ca8:	68fb      	ldr	r3, [r7, #12]
  406caa:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  406cac:	68fb      	ldr	r3, [r7, #12]
  406cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406cb0:	4b0d      	ldr	r3, [pc, #52]	; (406ce8 <vTaskPriorityDisinherit+0x78>)
  406cb2:	681b      	ldr	r3, [r3, #0]
  406cb4:	429a      	cmp	r2, r3
  406cb6:	d903      	bls.n	406cc0 <vTaskPriorityDisinherit+0x50>
  406cb8:	68fb      	ldr	r3, [r7, #12]
  406cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406cbc:	4a0a      	ldr	r2, [pc, #40]	; (406ce8 <vTaskPriorityDisinherit+0x78>)
  406cbe:	6013      	str	r3, [r2, #0]
  406cc0:	68fb      	ldr	r3, [r7, #12]
  406cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406cc4:	4613      	mov	r3, r2
  406cc6:	009b      	lsls	r3, r3, #2
  406cc8:	4413      	add	r3, r2
  406cca:	009b      	lsls	r3, r3, #2
  406ccc:	4a07      	ldr	r2, [pc, #28]	; (406cec <vTaskPriorityDisinherit+0x7c>)
  406cce:	441a      	add	r2, r3
  406cd0:	68fb      	ldr	r3, [r7, #12]
  406cd2:	3304      	adds	r3, #4
  406cd4:	4619      	mov	r1, r3
  406cd6:	4610      	mov	r0, r2
  406cd8:	4b05      	ldr	r3, [pc, #20]	; (406cf0 <vTaskPriorityDisinherit+0x80>)
  406cda:	4798      	blx	r3
			}
		}
	}
  406cdc:	bf00      	nop
  406cde:	3710      	adds	r7, #16
  406ce0:	46bd      	mov	sp, r7
  406ce2:	bd80      	pop	{r7, pc}
  406ce4:	0040526d 	.word	0x0040526d
  406ce8:	200026c8 	.word	0x200026c8
  406cec:	200025e8 	.word	0x200025e8
  406cf0:	004051ad 	.word	0x004051ad

00406cf4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  406cf4:	b590      	push	{r4, r7, lr}
  406cf6:	b087      	sub	sp, #28
  406cf8:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  406cfa:	2300      	movs	r3, #0
  406cfc:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  406cfe:	4b10      	ldr	r3, [pc, #64]	; (406d40 <xTimerCreateTimerTask+0x4c>)
  406d00:	4798      	blx	r3

	if( xTimerQueue != NULL )
  406d02:	4b10      	ldr	r3, [pc, #64]	; (406d44 <xTimerCreateTimerTask+0x50>)
  406d04:	681b      	ldr	r3, [r3, #0]
  406d06:	2b00      	cmp	r3, #0
  406d08:	d00e      	beq.n	406d28 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  406d0a:	2300      	movs	r3, #0
  406d0c:	9303      	str	r3, [sp, #12]
  406d0e:	2300      	movs	r3, #0
  406d10:	9302      	str	r3, [sp, #8]
  406d12:	2300      	movs	r3, #0
  406d14:	9301      	str	r3, [sp, #4]
  406d16:	2304      	movs	r3, #4
  406d18:	9300      	str	r3, [sp, #0]
  406d1a:	2300      	movs	r3, #0
  406d1c:	22c8      	movs	r2, #200	; 0xc8
  406d1e:	490a      	ldr	r1, [pc, #40]	; (406d48 <xTimerCreateTimerTask+0x54>)
  406d20:	480a      	ldr	r0, [pc, #40]	; (406d4c <xTimerCreateTimerTask+0x58>)
  406d22:	4c0b      	ldr	r4, [pc, #44]	; (406d50 <xTimerCreateTimerTask+0x5c>)
  406d24:	47a0      	blx	r4
  406d26:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  406d28:	687b      	ldr	r3, [r7, #4]
  406d2a:	2b00      	cmp	r3, #0
  406d2c:	d103      	bne.n	406d36 <xTimerCreateTimerTask+0x42>
  406d2e:	4b09      	ldr	r3, [pc, #36]	; (406d54 <xTimerCreateTimerTask+0x60>)
  406d30:	4798      	blx	r3
  406d32:	bf00      	nop
  406d34:	e7fd      	b.n	406d32 <xTimerCreateTimerTask+0x3e>
	return xReturn;
  406d36:	687b      	ldr	r3, [r7, #4]
}
  406d38:	4618      	mov	r0, r3
  406d3a:	370c      	adds	r7, #12
  406d3c:	46bd      	mov	sp, r7
  406d3e:	bd90      	pop	{r4, r7, pc}
  406d40:	0040720d 	.word	0x0040720d
  406d44:	20002714 	.word	0x20002714
  406d48:	0040ba70 	.word	0x0040ba70
  406d4c:	00406e69 	.word	0x00406e69
  406d50:	00405fc9 	.word	0x00405fc9
  406d54:	00405491 	.word	0x00405491

00406d58 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  406d58:	b590      	push	{r4, r7, lr}
  406d5a:	b089      	sub	sp, #36	; 0x24
  406d5c:	af00      	add	r7, sp, #0
  406d5e:	60f8      	str	r0, [r7, #12]
  406d60:	60b9      	str	r1, [r7, #8]
  406d62:	607a      	str	r2, [r7, #4]
  406d64:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  406d66:	2300      	movs	r3, #0
  406d68:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  406d6a:	4b1a      	ldr	r3, [pc, #104]	; (406dd4 <xTimerGenericCommand+0x7c>)
  406d6c:	681b      	ldr	r3, [r3, #0]
  406d6e:	2b00      	cmp	r3, #0
  406d70:	d02a      	beq.n	406dc8 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  406d72:	68bb      	ldr	r3, [r7, #8]
  406d74:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  406d76:	687b      	ldr	r3, [r7, #4]
  406d78:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  406d7a:	68fb      	ldr	r3, [r7, #12]
  406d7c:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  406d7e:	683b      	ldr	r3, [r7, #0]
  406d80:	2b00      	cmp	r3, #0
  406d82:	d118      	bne.n	406db6 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  406d84:	4b14      	ldr	r3, [pc, #80]	; (406dd8 <xTimerGenericCommand+0x80>)
  406d86:	4798      	blx	r3
  406d88:	4603      	mov	r3, r0
  406d8a:	2b01      	cmp	r3, #1
  406d8c:	d109      	bne.n	406da2 <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  406d8e:	4b11      	ldr	r3, [pc, #68]	; (406dd4 <xTimerGenericCommand+0x7c>)
  406d90:	6818      	ldr	r0, [r3, #0]
  406d92:	f107 0110 	add.w	r1, r7, #16
  406d96:	2300      	movs	r3, #0
  406d98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406d9a:	4c10      	ldr	r4, [pc, #64]	; (406ddc <xTimerGenericCommand+0x84>)
  406d9c:	47a0      	blx	r4
  406d9e:	61f8      	str	r0, [r7, #28]
  406da0:	e012      	b.n	406dc8 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  406da2:	4b0c      	ldr	r3, [pc, #48]	; (406dd4 <xTimerGenericCommand+0x7c>)
  406da4:	6818      	ldr	r0, [r3, #0]
  406da6:	f107 0110 	add.w	r1, r7, #16
  406daa:	2300      	movs	r3, #0
  406dac:	2200      	movs	r2, #0
  406dae:	4c0b      	ldr	r4, [pc, #44]	; (406ddc <xTimerGenericCommand+0x84>)
  406db0:	47a0      	blx	r4
  406db2:	61f8      	str	r0, [r7, #28]
  406db4:	e008      	b.n	406dc8 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  406db6:	4b07      	ldr	r3, [pc, #28]	; (406dd4 <xTimerGenericCommand+0x7c>)
  406db8:	6818      	ldr	r0, [r3, #0]
  406dba:	f107 0110 	add.w	r1, r7, #16
  406dbe:	2300      	movs	r3, #0
  406dc0:	683a      	ldr	r2, [r7, #0]
  406dc2:	4c07      	ldr	r4, [pc, #28]	; (406de0 <xTimerGenericCommand+0x88>)
  406dc4:	47a0      	blx	r4
  406dc6:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  406dc8:	69fb      	ldr	r3, [r7, #28]
}
  406dca:	4618      	mov	r0, r3
  406dcc:	3724      	adds	r7, #36	; 0x24
  406dce:	46bd      	mov	sp, r7
  406dd0:	bd90      	pop	{r4, r7, pc}
  406dd2:	bf00      	nop
  406dd4:	20002714 	.word	0x20002714
  406dd8:	00406b81 	.word	0x00406b81
  406ddc:	00405949 	.word	0x00405949
  406de0:	00405ab1 	.word	0x00405ab1

00406de4 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  406de4:	b590      	push	{r4, r7, lr}
  406de6:	b087      	sub	sp, #28
  406de8:	af02      	add	r7, sp, #8
  406dea:	6078      	str	r0, [r7, #4]
  406dec:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406dee:	4b19      	ldr	r3, [pc, #100]	; (406e54 <prvProcessExpiredTimer+0x70>)
  406df0:	681b      	ldr	r3, [r3, #0]
  406df2:	68db      	ldr	r3, [r3, #12]
  406df4:	68db      	ldr	r3, [r3, #12]
  406df6:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  406df8:	68fb      	ldr	r3, [r7, #12]
  406dfa:	3304      	adds	r3, #4
  406dfc:	4618      	mov	r0, r3
  406dfe:	4b16      	ldr	r3, [pc, #88]	; (406e58 <prvProcessExpiredTimer+0x74>)
  406e00:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406e02:	68fb      	ldr	r3, [r7, #12]
  406e04:	69db      	ldr	r3, [r3, #28]
  406e06:	2b01      	cmp	r3, #1
  406e08:	d11b      	bne.n	406e42 <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  406e0a:	68fb      	ldr	r3, [r7, #12]
  406e0c:	699a      	ldr	r2, [r3, #24]
  406e0e:	687b      	ldr	r3, [r7, #4]
  406e10:	18d1      	adds	r1, r2, r3
  406e12:	687b      	ldr	r3, [r7, #4]
  406e14:	683a      	ldr	r2, [r7, #0]
  406e16:	68f8      	ldr	r0, [r7, #12]
  406e18:	4c10      	ldr	r4, [pc, #64]	; (406e5c <prvProcessExpiredTimer+0x78>)
  406e1a:	47a0      	blx	r4
  406e1c:	4603      	mov	r3, r0
  406e1e:	2b01      	cmp	r3, #1
  406e20:	d10f      	bne.n	406e42 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406e22:	2300      	movs	r3, #0
  406e24:	9300      	str	r3, [sp, #0]
  406e26:	2300      	movs	r3, #0
  406e28:	687a      	ldr	r2, [r7, #4]
  406e2a:	2100      	movs	r1, #0
  406e2c:	68f8      	ldr	r0, [r7, #12]
  406e2e:	4c0c      	ldr	r4, [pc, #48]	; (406e60 <prvProcessExpiredTimer+0x7c>)
  406e30:	47a0      	blx	r4
  406e32:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  406e34:	68bb      	ldr	r3, [r7, #8]
  406e36:	2b00      	cmp	r3, #0
  406e38:	d103      	bne.n	406e42 <prvProcessExpiredTimer+0x5e>
  406e3a:	4b0a      	ldr	r3, [pc, #40]	; (406e64 <prvProcessExpiredTimer+0x80>)
  406e3c:	4798      	blx	r3
  406e3e:	bf00      	nop
  406e40:	e7fd      	b.n	406e3e <prvProcessExpiredTimer+0x5a>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406e42:	68fb      	ldr	r3, [r7, #12]
  406e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406e46:	68f8      	ldr	r0, [r7, #12]
  406e48:	4798      	blx	r3
}
  406e4a:	bf00      	nop
  406e4c:	3714      	adds	r7, #20
  406e4e:	46bd      	mov	sp, r7
  406e50:	bd90      	pop	{r4, r7, pc}
  406e52:	bf00      	nop
  406e54:	2000270c 	.word	0x2000270c
  406e58:	0040526d 	.word	0x0040526d
  406e5c:	00406fb1 	.word	0x00406fb1
  406e60:	00406d59 	.word	0x00406d59
  406e64:	00405491 	.word	0x00405491

00406e68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  406e68:	b580      	push	{r7, lr}
  406e6a:	b084      	sub	sp, #16
  406e6c:	af00      	add	r7, sp, #0
  406e6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  406e70:	f107 0308 	add.w	r3, r7, #8
  406e74:	4618      	mov	r0, r3
  406e76:	4b05      	ldr	r3, [pc, #20]	; (406e8c <prvTimerTask+0x24>)
  406e78:	4798      	blx	r3
  406e7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  406e7c:	68bb      	ldr	r3, [r7, #8]
  406e7e:	4619      	mov	r1, r3
  406e80:	68f8      	ldr	r0, [r7, #12]
  406e82:	4b03      	ldr	r3, [pc, #12]	; (406e90 <prvTimerTask+0x28>)
  406e84:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  406e86:	4b03      	ldr	r3, [pc, #12]	; (406e94 <prvTimerTask+0x2c>)
  406e88:	4798      	blx	r3
	}
  406e8a:	e7f1      	b.n	406e70 <prvTimerTask+0x8>
  406e8c:	00406f1d 	.word	0x00406f1d
  406e90:	00406e99 	.word	0x00406e99
  406e94:	00407039 	.word	0x00407039

00406e98 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  406e98:	b580      	push	{r7, lr}
  406e9a:	b084      	sub	sp, #16
  406e9c:	af00      	add	r7, sp, #0
  406e9e:	6078      	str	r0, [r7, #4]
  406ea0:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  406ea2:	4b17      	ldr	r3, [pc, #92]	; (406f00 <prvProcessTimerOrBlockTask+0x68>)
  406ea4:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406ea6:	f107 0308 	add.w	r3, r7, #8
  406eaa:	4618      	mov	r0, r3
  406eac:	4b15      	ldr	r3, [pc, #84]	; (406f04 <prvProcessTimerOrBlockTask+0x6c>)
  406eae:	4798      	blx	r3
  406eb0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  406eb2:	68bb      	ldr	r3, [r7, #8]
  406eb4:	2b00      	cmp	r3, #0
  406eb6:	d11d      	bne.n	406ef4 <prvProcessTimerOrBlockTask+0x5c>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  406eb8:	683b      	ldr	r3, [r7, #0]
  406eba:	2b00      	cmp	r3, #0
  406ebc:	d10a      	bne.n	406ed4 <prvProcessTimerOrBlockTask+0x3c>
  406ebe:	687a      	ldr	r2, [r7, #4]
  406ec0:	68fb      	ldr	r3, [r7, #12]
  406ec2:	429a      	cmp	r2, r3
  406ec4:	d806      	bhi.n	406ed4 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  406ec6:	4b10      	ldr	r3, [pc, #64]	; (406f08 <prvProcessTimerOrBlockTask+0x70>)
  406ec8:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  406eca:	68f9      	ldr	r1, [r7, #12]
  406ecc:	6878      	ldr	r0, [r7, #4]
  406ece:	4b0f      	ldr	r3, [pc, #60]	; (406f0c <prvProcessTimerOrBlockTask+0x74>)
  406ed0:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  406ed2:	e011      	b.n	406ef8 <prvProcessTimerOrBlockTask+0x60>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  406ed4:	4b0e      	ldr	r3, [pc, #56]	; (406f10 <prvProcessTimerOrBlockTask+0x78>)
  406ed6:	6818      	ldr	r0, [r3, #0]
  406ed8:	687a      	ldr	r2, [r7, #4]
  406eda:	68fb      	ldr	r3, [r7, #12]
  406edc:	1ad3      	subs	r3, r2, r3
  406ede:	4619      	mov	r1, r3
  406ee0:	4b0c      	ldr	r3, [pc, #48]	; (406f14 <prvProcessTimerOrBlockTask+0x7c>)
  406ee2:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  406ee4:	4b08      	ldr	r3, [pc, #32]	; (406f08 <prvProcessTimerOrBlockTask+0x70>)
  406ee6:	4798      	blx	r3
  406ee8:	4603      	mov	r3, r0
  406eea:	2b00      	cmp	r3, #0
  406eec:	d104      	bne.n	406ef8 <prvProcessTimerOrBlockTask+0x60>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  406eee:	4b0a      	ldr	r3, [pc, #40]	; (406f18 <prvProcessTimerOrBlockTask+0x80>)
  406ef0:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  406ef2:	e001      	b.n	406ef8 <prvProcessTimerOrBlockTask+0x60>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  406ef4:	4b04      	ldr	r3, [pc, #16]	; (406f08 <prvProcessTimerOrBlockTask+0x70>)
  406ef6:	4798      	blx	r3
		}
	}
}
  406ef8:	bf00      	nop
  406efa:	3710      	adds	r7, #16
  406efc:	46bd      	mov	sp, r7
  406efe:	bd80      	pop	{r7, pc}
  406f00:	00406269 	.word	0x00406269
  406f04:	00406f65 	.word	0x00406f65
  406f08:	00406285 	.word	0x00406285
  406f0c:	00406de5 	.word	0x00406de5
  406f10:	20002714 	.word	0x20002714
  406f14:	00405f65 	.word	0x00405f65
  406f18:	00405431 	.word	0x00405431

00406f1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  406f1c:	b480      	push	{r7}
  406f1e:	b085      	sub	sp, #20
  406f20:	af00      	add	r7, sp, #0
  406f22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  406f24:	4b0e      	ldr	r3, [pc, #56]	; (406f60 <prvGetNextExpireTime+0x44>)
  406f26:	681b      	ldr	r3, [r3, #0]
  406f28:	681b      	ldr	r3, [r3, #0]
  406f2a:	2b00      	cmp	r3, #0
  406f2c:	bf0c      	ite	eq
  406f2e:	2301      	moveq	r3, #1
  406f30:	2300      	movne	r3, #0
  406f32:	b2db      	uxtb	r3, r3
  406f34:	461a      	mov	r2, r3
  406f36:	687b      	ldr	r3, [r7, #4]
  406f38:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  406f3a:	687b      	ldr	r3, [r7, #4]
  406f3c:	681b      	ldr	r3, [r3, #0]
  406f3e:	2b00      	cmp	r3, #0
  406f40:	d105      	bne.n	406f4e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406f42:	4b07      	ldr	r3, [pc, #28]	; (406f60 <prvGetNextExpireTime+0x44>)
  406f44:	681b      	ldr	r3, [r3, #0]
  406f46:	68db      	ldr	r3, [r3, #12]
  406f48:	681b      	ldr	r3, [r3, #0]
  406f4a:	60fb      	str	r3, [r7, #12]
  406f4c:	e001      	b.n	406f52 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  406f4e:	2300      	movs	r3, #0
  406f50:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  406f52:	68fb      	ldr	r3, [r7, #12]
}
  406f54:	4618      	mov	r0, r3
  406f56:	3714      	adds	r7, #20
  406f58:	46bd      	mov	sp, r7
  406f5a:	bc80      	pop	{r7}
  406f5c:	4770      	bx	lr
  406f5e:	bf00      	nop
  406f60:	2000270c 	.word	0x2000270c

00406f64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  406f64:	b580      	push	{r7, lr}
  406f66:	b084      	sub	sp, #16
  406f68:	af00      	add	r7, sp, #0
  406f6a:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  406f6c:	4b0d      	ldr	r3, [pc, #52]	; (406fa4 <prvSampleTimeNow+0x40>)
  406f6e:	4798      	blx	r3
  406f70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  406f72:	4b0d      	ldr	r3, [pc, #52]	; (406fa8 <prvSampleTimeNow+0x44>)
  406f74:	681b      	ldr	r3, [r3, #0]
  406f76:	68fa      	ldr	r2, [r7, #12]
  406f78:	429a      	cmp	r2, r3
  406f7a:	d208      	bcs.n	406f8e <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  406f7c:	4b0a      	ldr	r3, [pc, #40]	; (406fa8 <prvSampleTimeNow+0x44>)
  406f7e:	681b      	ldr	r3, [r3, #0]
  406f80:	4618      	mov	r0, r3
  406f82:	4b0a      	ldr	r3, [pc, #40]	; (406fac <prvSampleTimeNow+0x48>)
  406f84:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  406f86:	687b      	ldr	r3, [r7, #4]
  406f88:	2201      	movs	r2, #1
  406f8a:	601a      	str	r2, [r3, #0]
  406f8c:	e002      	b.n	406f94 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  406f8e:	687b      	ldr	r3, [r7, #4]
  406f90:	2200      	movs	r2, #0
  406f92:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  406f94:	4a04      	ldr	r2, [pc, #16]	; (406fa8 <prvSampleTimeNow+0x44>)
  406f96:	68fb      	ldr	r3, [r7, #12]
  406f98:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  406f9a:	68fb      	ldr	r3, [r7, #12]
}
  406f9c:	4618      	mov	r0, r3
  406f9e:	3710      	adds	r7, #16
  406fa0:	46bd      	mov	sp, r7
  406fa2:	bd80      	pop	{r7, pc}
  406fa4:	004063a5 	.word	0x004063a5
  406fa8:	20002718 	.word	0x20002718
  406fac:	00407145 	.word	0x00407145

00406fb0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  406fb0:	b580      	push	{r7, lr}
  406fb2:	b086      	sub	sp, #24
  406fb4:	af00      	add	r7, sp, #0
  406fb6:	60f8      	str	r0, [r7, #12]
  406fb8:	60b9      	str	r1, [r7, #8]
  406fba:	607a      	str	r2, [r7, #4]
  406fbc:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  406fbe:	2300      	movs	r3, #0
  406fc0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  406fc2:	68fb      	ldr	r3, [r7, #12]
  406fc4:	68ba      	ldr	r2, [r7, #8]
  406fc6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406fc8:	68fb      	ldr	r3, [r7, #12]
  406fca:	68fa      	ldr	r2, [r7, #12]
  406fcc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  406fce:	68ba      	ldr	r2, [r7, #8]
  406fd0:	687b      	ldr	r3, [r7, #4]
  406fd2:	429a      	cmp	r2, r3
  406fd4:	d812      	bhi.n	406ffc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  406fd6:	687a      	ldr	r2, [r7, #4]
  406fd8:	683b      	ldr	r3, [r7, #0]
  406fda:	1ad2      	subs	r2, r2, r3
  406fdc:	68fb      	ldr	r3, [r7, #12]
  406fde:	699b      	ldr	r3, [r3, #24]
  406fe0:	429a      	cmp	r2, r3
  406fe2:	d302      	bcc.n	406fea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  406fe4:	2301      	movs	r3, #1
  406fe6:	617b      	str	r3, [r7, #20]
  406fe8:	e01b      	b.n	407022 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  406fea:	4b10      	ldr	r3, [pc, #64]	; (40702c <prvInsertTimerInActiveList+0x7c>)
  406fec:	681a      	ldr	r2, [r3, #0]
  406fee:	68fb      	ldr	r3, [r7, #12]
  406ff0:	3304      	adds	r3, #4
  406ff2:	4619      	mov	r1, r3
  406ff4:	4610      	mov	r0, r2
  406ff6:	4b0e      	ldr	r3, [pc, #56]	; (407030 <prvInsertTimerInActiveList+0x80>)
  406ff8:	4798      	blx	r3
  406ffa:	e012      	b.n	407022 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  406ffc:	687a      	ldr	r2, [r7, #4]
  406ffe:	683b      	ldr	r3, [r7, #0]
  407000:	429a      	cmp	r2, r3
  407002:	d206      	bcs.n	407012 <prvInsertTimerInActiveList+0x62>
  407004:	68ba      	ldr	r2, [r7, #8]
  407006:	683b      	ldr	r3, [r7, #0]
  407008:	429a      	cmp	r2, r3
  40700a:	d302      	bcc.n	407012 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40700c:	2301      	movs	r3, #1
  40700e:	617b      	str	r3, [r7, #20]
  407010:	e007      	b.n	407022 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  407012:	4b08      	ldr	r3, [pc, #32]	; (407034 <prvInsertTimerInActiveList+0x84>)
  407014:	681a      	ldr	r2, [r3, #0]
  407016:	68fb      	ldr	r3, [r7, #12]
  407018:	3304      	adds	r3, #4
  40701a:	4619      	mov	r1, r3
  40701c:	4610      	mov	r0, r2
  40701e:	4b04      	ldr	r3, [pc, #16]	; (407030 <prvInsertTimerInActiveList+0x80>)
  407020:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  407022:	697b      	ldr	r3, [r7, #20]
}
  407024:	4618      	mov	r0, r3
  407026:	3718      	adds	r7, #24
  407028:	46bd      	mov	sp, r7
  40702a:	bd80      	pop	{r7, pc}
  40702c:	20002710 	.word	0x20002710
  407030:	004051fd 	.word	0x004051fd
  407034:	2000270c 	.word	0x2000270c

00407038 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  407038:	b590      	push	{r4, r7, lr}
  40703a:	b08b      	sub	sp, #44	; 0x2c
  40703c:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40703e:	1d3b      	adds	r3, r7, #4
  407040:	4618      	mov	r0, r3
  407042:	4b38      	ldr	r3, [pc, #224]	; (407124 <prvProcessReceivedCommands+0xec>)
  407044:	4798      	blx	r3
  407046:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407048:	e05d      	b.n	407106 <prvProcessReceivedCommands+0xce>
	{
		pxTimer = xMessage.pxTimer;
  40704a:	693b      	ldr	r3, [r7, #16]
  40704c:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  40704e:	69bb      	ldr	r3, [r7, #24]
  407050:	2b00      	cmp	r3, #0
  407052:	d008      	beq.n	407066 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  407054:	69bb      	ldr	r3, [r7, #24]
  407056:	695b      	ldr	r3, [r3, #20]
  407058:	2b00      	cmp	r3, #0
  40705a:	d004      	beq.n	407066 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  40705c:	69bb      	ldr	r3, [r7, #24]
  40705e:	3304      	adds	r3, #4
  407060:	4618      	mov	r0, r3
  407062:	4b31      	ldr	r3, [pc, #196]	; (407128 <prvProcessReceivedCommands+0xf0>)
  407064:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  407066:	68bb      	ldr	r3, [r7, #8]
  407068:	2b03      	cmp	r3, #3
  40706a:	d84b      	bhi.n	407104 <prvProcessReceivedCommands+0xcc>
  40706c:	a201      	add	r2, pc, #4	; (adr r2, 407074 <prvProcessReceivedCommands+0x3c>)
  40706e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  407072:	bf00      	nop
  407074:	00407085 	.word	0x00407085
  407078:	00407107 	.word	0x00407107
  40707c:	004070d3 	.word	0x004070d3
  407080:	004070fd 	.word	0x004070fd
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  407084:	68fa      	ldr	r2, [r7, #12]
  407086:	69bb      	ldr	r3, [r7, #24]
  407088:	699b      	ldr	r3, [r3, #24]
  40708a:	18d1      	adds	r1, r2, r3
  40708c:	68fb      	ldr	r3, [r7, #12]
  40708e:	69fa      	ldr	r2, [r7, #28]
  407090:	69b8      	ldr	r0, [r7, #24]
  407092:	4c26      	ldr	r4, [pc, #152]	; (40712c <prvProcessReceivedCommands+0xf4>)
  407094:	47a0      	blx	r4
  407096:	4603      	mov	r3, r0
  407098:	2b01      	cmp	r3, #1
  40709a:	d134      	bne.n	407106 <prvProcessReceivedCommands+0xce>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40709c:	69bb      	ldr	r3, [r7, #24]
  40709e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4070a0:	69b8      	ldr	r0, [r7, #24]
  4070a2:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4070a4:	69bb      	ldr	r3, [r7, #24]
  4070a6:	69db      	ldr	r3, [r3, #28]
  4070a8:	2b01      	cmp	r3, #1
  4070aa:	d12c      	bne.n	407106 <prvProcessReceivedCommands+0xce>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4070ac:	68fa      	ldr	r2, [r7, #12]
  4070ae:	69bb      	ldr	r3, [r7, #24]
  4070b0:	699b      	ldr	r3, [r3, #24]
  4070b2:	441a      	add	r2, r3
  4070b4:	2300      	movs	r3, #0
  4070b6:	9300      	str	r3, [sp, #0]
  4070b8:	2300      	movs	r3, #0
  4070ba:	2100      	movs	r1, #0
  4070bc:	69b8      	ldr	r0, [r7, #24]
  4070be:	4c1c      	ldr	r4, [pc, #112]	; (407130 <prvProcessReceivedCommands+0xf8>)
  4070c0:	47a0      	blx	r4
  4070c2:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  4070c4:	697b      	ldr	r3, [r7, #20]
  4070c6:	2b00      	cmp	r3, #0
  4070c8:	d11d      	bne.n	407106 <prvProcessReceivedCommands+0xce>
  4070ca:	4b1a      	ldr	r3, [pc, #104]	; (407134 <prvProcessReceivedCommands+0xfc>)
  4070cc:	4798      	blx	r3
  4070ce:	bf00      	nop
  4070d0:	e7fd      	b.n	4070ce <prvProcessReceivedCommands+0x96>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  4070d2:	68fa      	ldr	r2, [r7, #12]
  4070d4:	69bb      	ldr	r3, [r7, #24]
  4070d6:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4070d8:	69bb      	ldr	r3, [r7, #24]
  4070da:	699b      	ldr	r3, [r3, #24]
  4070dc:	2b00      	cmp	r3, #0
  4070de:	d103      	bne.n	4070e8 <prvProcessReceivedCommands+0xb0>
  4070e0:	4b14      	ldr	r3, [pc, #80]	; (407134 <prvProcessReceivedCommands+0xfc>)
  4070e2:	4798      	blx	r3
  4070e4:	bf00      	nop
  4070e6:	e7fd      	b.n	4070e4 <prvProcessReceivedCommands+0xac>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4070e8:	69bb      	ldr	r3, [r7, #24]
  4070ea:	699a      	ldr	r2, [r3, #24]
  4070ec:	69fb      	ldr	r3, [r7, #28]
  4070ee:	18d1      	adds	r1, r2, r3
  4070f0:	69fb      	ldr	r3, [r7, #28]
  4070f2:	69fa      	ldr	r2, [r7, #28]
  4070f4:	69b8      	ldr	r0, [r7, #24]
  4070f6:	4c0d      	ldr	r4, [pc, #52]	; (40712c <prvProcessReceivedCommands+0xf4>)
  4070f8:	47a0      	blx	r4
				break;
  4070fa:	e004      	b.n	407106 <prvProcessReceivedCommands+0xce>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  4070fc:	69b8      	ldr	r0, [r7, #24]
  4070fe:	4b0e      	ldr	r3, [pc, #56]	; (407138 <prvProcessReceivedCommands+0x100>)
  407100:	4798      	blx	r3
				break;
  407102:	e000      	b.n	407106 <prvProcessReceivedCommands+0xce>

			default	:
				/* Don't expect to get here. */
				break;
  407104:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407106:	4b0d      	ldr	r3, [pc, #52]	; (40713c <prvProcessReceivedCommands+0x104>)
  407108:	6818      	ldr	r0, [r3, #0]
  40710a:	f107 0108 	add.w	r1, r7, #8
  40710e:	2300      	movs	r3, #0
  407110:	2200      	movs	r2, #0
  407112:	4c0b      	ldr	r4, [pc, #44]	; (407140 <prvProcessReceivedCommands+0x108>)
  407114:	47a0      	blx	r4
  407116:	4603      	mov	r3, r0
  407118:	2b00      	cmp	r3, #0
  40711a:	d196      	bne.n	40704a <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  40711c:	bf00      	nop
  40711e:	3724      	adds	r7, #36	; 0x24
  407120:	46bd      	mov	sp, r7
  407122:	bd90      	pop	{r4, r7, pc}
  407124:	00406f65 	.word	0x00406f65
  407128:	0040526d 	.word	0x0040526d
  40712c:	00406fb1 	.word	0x00406fb1
  407130:	00406d59 	.word	0x00406d59
  407134:	00405491 	.word	0x00405491
  407138:	0040565d 	.word	0x0040565d
  40713c:	20002714 	.word	0x20002714
  407140:	00405b6d 	.word	0x00405b6d

00407144 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  407144:	b590      	push	{r4, r7, lr}
  407146:	b08b      	sub	sp, #44	; 0x2c
  407148:	af02      	add	r7, sp, #8
  40714a:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40714c:	e03e      	b.n	4071cc <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40714e:	4b29      	ldr	r3, [pc, #164]	; (4071f4 <prvSwitchTimerLists+0xb0>)
  407150:	681b      	ldr	r3, [r3, #0]
  407152:	68db      	ldr	r3, [r3, #12]
  407154:	681b      	ldr	r3, [r3, #0]
  407156:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  407158:	4b26      	ldr	r3, [pc, #152]	; (4071f4 <prvSwitchTimerLists+0xb0>)
  40715a:	681b      	ldr	r3, [r3, #0]
  40715c:	68db      	ldr	r3, [r3, #12]
  40715e:	68db      	ldr	r3, [r3, #12]
  407160:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  407162:	69bb      	ldr	r3, [r7, #24]
  407164:	3304      	adds	r3, #4
  407166:	4618      	mov	r0, r3
  407168:	4b23      	ldr	r3, [pc, #140]	; (4071f8 <prvSwitchTimerLists+0xb4>)
  40716a:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40716c:	69bb      	ldr	r3, [r7, #24]
  40716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407170:	69b8      	ldr	r0, [r7, #24]
  407172:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407174:	69bb      	ldr	r3, [r7, #24]
  407176:	69db      	ldr	r3, [r3, #28]
  407178:	2b01      	cmp	r3, #1
  40717a:	d127      	bne.n	4071cc <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40717c:	69bb      	ldr	r3, [r7, #24]
  40717e:	699a      	ldr	r2, [r3, #24]
  407180:	69fb      	ldr	r3, [r7, #28]
  407182:	4413      	add	r3, r2
  407184:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  407186:	697a      	ldr	r2, [r7, #20]
  407188:	69fb      	ldr	r3, [r7, #28]
  40718a:	429a      	cmp	r2, r3
  40718c:	d90e      	bls.n	4071ac <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40718e:	69bb      	ldr	r3, [r7, #24]
  407190:	697a      	ldr	r2, [r7, #20]
  407192:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  407194:	69bb      	ldr	r3, [r7, #24]
  407196:	69ba      	ldr	r2, [r7, #24]
  407198:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40719a:	4b16      	ldr	r3, [pc, #88]	; (4071f4 <prvSwitchTimerLists+0xb0>)
  40719c:	681a      	ldr	r2, [r3, #0]
  40719e:	69bb      	ldr	r3, [r7, #24]
  4071a0:	3304      	adds	r3, #4
  4071a2:	4619      	mov	r1, r3
  4071a4:	4610      	mov	r0, r2
  4071a6:	4b15      	ldr	r3, [pc, #84]	; (4071fc <prvSwitchTimerLists+0xb8>)
  4071a8:	4798      	blx	r3
  4071aa:	e00f      	b.n	4071cc <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4071ac:	2300      	movs	r3, #0
  4071ae:	9300      	str	r3, [sp, #0]
  4071b0:	2300      	movs	r3, #0
  4071b2:	69fa      	ldr	r2, [r7, #28]
  4071b4:	2100      	movs	r1, #0
  4071b6:	69b8      	ldr	r0, [r7, #24]
  4071b8:	4c11      	ldr	r4, [pc, #68]	; (407200 <prvSwitchTimerLists+0xbc>)
  4071ba:	47a0      	blx	r4
  4071bc:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  4071be:	693b      	ldr	r3, [r7, #16]
  4071c0:	2b00      	cmp	r3, #0
  4071c2:	d103      	bne.n	4071cc <prvSwitchTimerLists+0x88>
  4071c4:	4b0f      	ldr	r3, [pc, #60]	; (407204 <prvSwitchTimerLists+0xc0>)
  4071c6:	4798      	blx	r3
  4071c8:	bf00      	nop
  4071ca:	e7fd      	b.n	4071c8 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4071cc:	4b09      	ldr	r3, [pc, #36]	; (4071f4 <prvSwitchTimerLists+0xb0>)
  4071ce:	681b      	ldr	r3, [r3, #0]
  4071d0:	681b      	ldr	r3, [r3, #0]
  4071d2:	2b00      	cmp	r3, #0
  4071d4:	d1bb      	bne.n	40714e <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  4071d6:	4b07      	ldr	r3, [pc, #28]	; (4071f4 <prvSwitchTimerLists+0xb0>)
  4071d8:	681b      	ldr	r3, [r3, #0]
  4071da:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  4071dc:	4b0a      	ldr	r3, [pc, #40]	; (407208 <prvSwitchTimerLists+0xc4>)
  4071de:	681b      	ldr	r3, [r3, #0]
  4071e0:	4a04      	ldr	r2, [pc, #16]	; (4071f4 <prvSwitchTimerLists+0xb0>)
  4071e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  4071e4:	4a08      	ldr	r2, [pc, #32]	; (407208 <prvSwitchTimerLists+0xc4>)
  4071e6:	68fb      	ldr	r3, [r7, #12]
  4071e8:	6013      	str	r3, [r2, #0]
}
  4071ea:	bf00      	nop
  4071ec:	3724      	adds	r7, #36	; 0x24
  4071ee:	46bd      	mov	sp, r7
  4071f0:	bd90      	pop	{r4, r7, pc}
  4071f2:	bf00      	nop
  4071f4:	2000270c 	.word	0x2000270c
  4071f8:	0040526d 	.word	0x0040526d
  4071fc:	004051fd 	.word	0x004051fd
  407200:	00406d59 	.word	0x00406d59
  407204:	00405491 	.word	0x00405491
  407208:	20002710 	.word	0x20002710

0040720c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40720c:	b580      	push	{r7, lr}
  40720e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  407210:	4b0e      	ldr	r3, [pc, #56]	; (40724c <prvCheckForValidListAndQueue+0x40>)
  407212:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  407214:	4b0e      	ldr	r3, [pc, #56]	; (407250 <prvCheckForValidListAndQueue+0x44>)
  407216:	681b      	ldr	r3, [r3, #0]
  407218:	2b00      	cmp	r3, #0
  40721a:	d113      	bne.n	407244 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  40721c:	480d      	ldr	r0, [pc, #52]	; (407254 <prvCheckForValidListAndQueue+0x48>)
  40721e:	4b0e      	ldr	r3, [pc, #56]	; (407258 <prvCheckForValidListAndQueue+0x4c>)
  407220:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  407222:	480e      	ldr	r0, [pc, #56]	; (40725c <prvCheckForValidListAndQueue+0x50>)
  407224:	4b0c      	ldr	r3, [pc, #48]	; (407258 <prvCheckForValidListAndQueue+0x4c>)
  407226:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  407228:	4b0d      	ldr	r3, [pc, #52]	; (407260 <prvCheckForValidListAndQueue+0x54>)
  40722a:	4a0a      	ldr	r2, [pc, #40]	; (407254 <prvCheckForValidListAndQueue+0x48>)
  40722c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40722e:	4b0d      	ldr	r3, [pc, #52]	; (407264 <prvCheckForValidListAndQueue+0x58>)
  407230:	4a0a      	ldr	r2, [pc, #40]	; (40725c <prvCheckForValidListAndQueue+0x50>)
  407232:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  407234:	2200      	movs	r2, #0
  407236:	210c      	movs	r1, #12
  407238:	2005      	movs	r0, #5
  40723a:	4b0b      	ldr	r3, [pc, #44]	; (407268 <prvCheckForValidListAndQueue+0x5c>)
  40723c:	4798      	blx	r3
  40723e:	4602      	mov	r2, r0
  407240:	4b03      	ldr	r3, [pc, #12]	; (407250 <prvCheckForValidListAndQueue+0x44>)
  407242:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  407244:	4b09      	ldr	r3, [pc, #36]	; (40726c <prvCheckForValidListAndQueue+0x60>)
  407246:	4798      	blx	r3
}
  407248:	bf00      	nop
  40724a:	bd80      	pop	{r7, pc}
  40724c:	00405449 	.word	0x00405449
  407250:	20002714 	.word	0x20002714
  407254:	200026e4 	.word	0x200026e4
  407258:	00405155 	.word	0x00405155
  40725c:	200026f8 	.word	0x200026f8
  407260:	2000270c 	.word	0x2000270c
  407264:	20002710 	.word	0x20002710
  407268:	004058b9 	.word	0x004058b9
  40726c:	00405469 	.word	0x00405469

00407270 <vCommTask>:

void WriteMbusRegs(uint16_t *mbusBuff, uint8_t regAddr, uint8_t len);
void SendRespPkt(uint8_t *pkt, uint8_t len);

void vCommTask(void *pvParameters)
{
  407270:	b590      	push	{r4, r7, lr}
  407272:	b0d3      	sub	sp, #332	; 0x14c
  407274:	af02      	add	r7, sp, #8
  407276:	1d3b      	adds	r3, r7, #4
  407278:	6018      	str	r0, [r3, #0]
    
	/* RS485 Rx buffer */
	uint8_t rs485RxBuffer[RS485_BUFFER_SIZE];
	/* RS485 Tx buffer */
    uint8_t respBuff[RS485_BUFFER_SIZE], respLen = 0;
  40727a:	f107 030b 	add.w	r3, r7, #11
  40727e:	2200      	movs	r2, #0
  407280:	701a      	strb	r2, [r3, #0]
    uint8_t commState = 0, recvdBytes = 0, prevRecvdBytes;
  407282:	2300      	movs	r3, #0
  407284:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  407288:	2300      	movs	r3, #0
  40728a:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d
    /* Init Mbus writeFunc() ptr */
    writeFunc = WriteMbusRegs;
  40728e:	4b41      	ldr	r3, [pc, #260]	; (407394 <vCommTask+0x124>)
  407290:	4a41      	ldr	r2, [pc, #260]	; (407398 <vCommTask+0x128>)
  407292:	601a      	str	r2, [r3, #0]
	
	/* Start Receiving Data */
	usart_disable_tx(RS485_USART);
  407294:	4841      	ldr	r0, [pc, #260]	; (40739c <vCommTask+0x12c>)
  407296:	4b42      	ldr	r3, [pc, #264]	; (4073a0 <vCommTask+0x130>)
  407298:	4798      	blx	r3
	usart_enable_rx(RS485_USART);
  40729a:	4840      	ldr	r0, [pc, #256]	; (40739c <vCommTask+0x12c>)
  40729c:	4b41      	ldr	r3, [pc, #260]	; (4073a4 <vCommTask+0x134>)
  40729e:	4798      	blx	r3
	Rs485PdcStartRx((uint32_t)rs485RxBuffer,RS485_BUFFER_SIZE);
  4072a0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
  4072a4:	2196      	movs	r1, #150	; 0x96
  4072a6:	4618      	mov	r0, r3
  4072a8:	4b3f      	ldr	r3, [pc, #252]	; (4073a8 <vCommTask+0x138>)
  4072aa:	4798      	blx	r3

    while(1)
    {
        /* Sleep for some time and check if data recvd */
        vTaskDelay(40 / portTICK_RATE_MS);
  4072ac:	2008      	movs	r0, #8
  4072ae:	4b3f      	ldr	r3, [pc, #252]	; (4073ac <vCommTask+0x13c>)
  4072b0:	4798      	blx	r3
        
		recvdBytes = Rs485PdcGetRxBytes();
  4072b2:	4b3f      	ldr	r3, [pc, #252]	; (4073b0 <vCommTask+0x140>)
  4072b4:	4798      	blx	r3
  4072b6:	4603      	mov	r3, r0
  4072b8:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d
		/* Check if data received on 485 */
		switch(commState)
  4072bc:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
  4072c0:	2b00      	cmp	r3, #0
  4072c2:	d002      	beq.n	4072ca <vCommTask+0x5a>
  4072c4:	2b01      	cmp	r3, #1
  4072c6:	d00c      	beq.n	4072e2 <vCommTask+0x72>
  4072c8:	e063      	b.n	407392 <vCommTask+0x122>
		{
			case 0:
				if(recvdBytes!=0)
  4072ca:	f897 313d 	ldrb.w	r3, [r7, #317]	; 0x13d
  4072ce:	2b00      	cmp	r3, #0
  4072d0:	d05e      	beq.n	407390 <vCommTask+0x120>
				{
					commState = 1;
  4072d2:	2301      	movs	r3, #1
  4072d4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
					prevRecvdBytes = recvdBytes;
  4072d8:	f897 313d 	ldrb.w	r3, [r7, #317]	; 0x13d
  4072dc:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
				}
				break;
  4072e0:	e056      	b.n	407390 <vCommTask+0x120>
			case 1:
				if(prevRecvdBytes != recvdBytes)
  4072e2:	f897 213e 	ldrb.w	r2, [r7, #318]	; 0x13e
  4072e6:	f897 313d 	ldrb.w	r3, [r7, #317]	; 0x13d
  4072ea:	429a      	cmp	r2, r3
  4072ec:	d004      	beq.n	4072f8 <vCommTask+0x88>
				{
					prevRecvdBytes = recvdBytes;
  4072ee:	f897 313d 	ldrb.w	r3, [r7, #317]	; 0x13d
  4072f2:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
					
					usart_enable_rx(RS485_USART);
					pdc_enable_transfer(rs485PdcBase, PERIPH_PTCR_RXTEN);
					Rs485PdcStartRx((uint32_t)rs485RxBuffer,RS485_BUFFER_SIZE);
				}
				break;
  4072f6:	e04c      	b.n	407392 <vCommTask+0x122>
					prevRecvdBytes = recvdBytes;
				}
				else
				{
					/* 1 Modbus Pkt received. Process it. */
					usart_disable_rx(RS485_USART);
  4072f8:	4828      	ldr	r0, [pc, #160]	; (40739c <vCommTask+0x12c>)
  4072fa:	4b2e      	ldr	r3, [pc, #184]	; (4073b4 <vCommTask+0x144>)
  4072fc:	4798      	blx	r3
					pdc_disable_transfer(rs485PdcBase, PERIPH_PTCR_RXTEN);
  4072fe:	4b2e      	ldr	r3, [pc, #184]	; (4073b8 <vCommTask+0x148>)
  407300:	681b      	ldr	r3, [r3, #0]
  407302:	2101      	movs	r1, #1
  407304:	4618      	mov	r0, r3
  407306:	4b2d      	ldr	r3, [pc, #180]	; (4073bc <vCommTask+0x14c>)
  407308:	4798      	blx	r3

					/* Parse Received MBUS Pkt, update actual variables */
					ParseMbusPkt(mBusRegs[MBUS_REG_SLA], rs485RxBuffer, recvdBytes, respBuff, &respLen);
  40730a:	4b2d      	ldr	r3, [pc, #180]	; (4073c0 <vCommTask+0x150>)
  40730c:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
  407310:	b2d8      	uxtb	r0, r3
  407312:	f107 040c 	add.w	r4, r7, #12
  407316:	f897 213d 	ldrb.w	r2, [r7, #317]	; 0x13d
  40731a:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
  40731e:	f107 030b 	add.w	r3, r7, #11
  407322:	9300      	str	r3, [sp, #0]
  407324:	4623      	mov	r3, r4
  407326:	4c27      	ldr	r4, [pc, #156]	; (4073c4 <vCommTask+0x154>)
  407328:	47a0      	blx	r4
				
					/* Generate MBus Resp */
					if(respLen)
  40732a:	f107 030b 	add.w	r3, r7, #11
  40732e:	781b      	ldrb	r3, [r3, #0]
  407330:	2b00      	cmp	r3, #0
  407332:	d008      	beq.n	407346 <vCommTask+0xd6>
					{
						SendRespPkt(respBuff, respLen);
  407334:	f107 030b 	add.w	r3, r7, #11
  407338:	781a      	ldrb	r2, [r3, #0]
  40733a:	f107 030c 	add.w	r3, r7, #12
  40733e:	4611      	mov	r1, r2
  407340:	4618      	mov	r0, r3
  407342:	4b21      	ldr	r3, [pc, #132]	; (4073c8 <vCommTask+0x158>)
  407344:	4798      	blx	r3
					}
					
					memset((uint8_t *)rs485RxBuffer,0,sizeof(rs485RxBuffer));
  407346:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
  40734a:	2296      	movs	r2, #150	; 0x96
  40734c:	2100      	movs	r1, #0
  40734e:	4618      	mov	r0, r3
  407350:	4b1e      	ldr	r3, [pc, #120]	; (4073cc <vCommTask+0x15c>)
  407352:	4798      	blx	r3
					memset(respBuff,0,sizeof(respBuff));
  407354:	f107 030c 	add.w	r3, r7, #12
  407358:	2296      	movs	r2, #150	; 0x96
  40735a:	2100      	movs	r1, #0
  40735c:	4618      	mov	r0, r3
  40735e:	4b1b      	ldr	r3, [pc, #108]	; (4073cc <vCommTask+0x15c>)
  407360:	4798      	blx	r3
					respLen = 0;
  407362:	f107 030b 	add.w	r3, r7, #11
  407366:	2200      	movs	r2, #0
  407368:	701a      	strb	r2, [r3, #0]
					commState = 0;
  40736a:	2300      	movs	r3, #0
  40736c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
					
					usart_enable_rx(RS485_USART);
  407370:	480a      	ldr	r0, [pc, #40]	; (40739c <vCommTask+0x12c>)
  407372:	4b0c      	ldr	r3, [pc, #48]	; (4073a4 <vCommTask+0x134>)
  407374:	4798      	blx	r3
					pdc_enable_transfer(rs485PdcBase, PERIPH_PTCR_RXTEN);
  407376:	4b10      	ldr	r3, [pc, #64]	; (4073b8 <vCommTask+0x148>)
  407378:	681b      	ldr	r3, [r3, #0]
  40737a:	2101      	movs	r1, #1
  40737c:	4618      	mov	r0, r3
  40737e:	4b14      	ldr	r3, [pc, #80]	; (4073d0 <vCommTask+0x160>)
  407380:	4798      	blx	r3
					Rs485PdcStartRx((uint32_t)rs485RxBuffer,RS485_BUFFER_SIZE);
  407382:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
  407386:	2196      	movs	r1, #150	; 0x96
  407388:	4618      	mov	r0, r3
  40738a:	4b07      	ldr	r3, [pc, #28]	; (4073a8 <vCommTask+0x138>)
  40738c:	4798      	blx	r3
				}
				break;
  40738e:	e000      	b.n	407392 <vCommTask+0x122>
				if(recvdBytes!=0)
				{
					commState = 1;
					prevRecvdBytes = recvdBytes;
				}
				break;
  407390:	bf00      	nop
					pdc_enable_transfer(rs485PdcBase, PERIPH_PTCR_RXTEN);
					Rs485PdcStartRx((uint32_t)rs485RxBuffer,RS485_BUFFER_SIZE);
				}
				break;
		}
    }
  407392:	e78b      	b.n	4072ac <vCommTask+0x3c>
  407394:	2000271c 	.word	0x2000271c
  407398:	004073e5 	.word	0x004073e5
  40739c:	40028000 	.word	0x40028000
  4073a0:	00403bc5 	.word	0x00403bc5
  4073a4:	00403bf5 	.word	0x00403bf5
  4073a8:	00402e1d 	.word	0x00402e1d
  4073ac:	00406181 	.word	0x00406181
  4073b0:	00402e59 	.word	0x00402e59
  4073b4:	00403c0d 	.word	0x00403c0d
  4073b8:	20002720 	.word	0x20002720
  4073bc:	0040359d 	.word	0x0040359d
  4073c0:	2000048c 	.word	0x2000048c
  4073c4:	004006f1 	.word	0x004006f1
  4073c8:	00407775 	.word	0x00407775
  4073cc:	0040b80d 	.word	0x0040b80d
  4073d0:	0040357d 	.word	0x0040357d

004073d4 <vCommInit>:
}

void vCommInit(void)
{
  4073d4:	b580      	push	{r7, lr}
  4073d6:	af00      	add	r7, sp, #0
    /* Init RS485 port with PDC support */
    InitRs485Pdc();
  4073d8:	4b01      	ldr	r3, [pc, #4]	; (4073e0 <vCommInit+0xc>)
  4073da:	4798      	blx	r3
}
  4073dc:	bf00      	nop
  4073de:	bd80      	pop	{r7, pc}
  4073e0:	00402d5d 	.word	0x00402d5d

004073e4 <WriteMbusRegs>:

void WriteMbusRegs(uint16_t *mbusBuff, uint8_t regAddr, uint8_t len)
{
  4073e4:	b590      	push	{r4, r7, lr}
  4073e6:	b087      	sub	sp, #28
  4073e8:	af02      	add	r7, sp, #8
  4073ea:	6078      	str	r0, [r7, #4]
  4073ec:	460b      	mov	r3, r1
  4073ee:	70fb      	strb	r3, [r7, #3]
  4073f0:	4613      	mov	r3, r2
  4073f2:	70bb      	strb	r3, [r7, #2]
    uint16_t *ptr;
	uint8_t *ptr8;
    
    while(len)
  4073f4:	e1b5      	b.n	407762 <WriteMbusRegs+0x37e>
    {
        switch(regAddr)
  4073f6:	78fb      	ldrb	r3, [r7, #3]
  4073f8:	2b27      	cmp	r3, #39	; 0x27
  4073fa:	f200 817d 	bhi.w	4076f8 <WriteMbusRegs+0x314>
  4073fe:	a201      	add	r2, pc, #4	; (adr r2, 407404 <WriteMbusRegs+0x20>)
  407400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  407404:	004074a5 	.word	0x004074a5
  407408:	004074bb 	.word	0x004074bb
  40740c:	004074d1 	.word	0x004074d1
  407410:	004074e7 	.word	0x004074e7
  407414:	004074fd 	.word	0x004074fd
  407418:	00407513 	.word	0x00407513
  40741c:	00407529 	.word	0x00407529
  407420:	004076f9 	.word	0x004076f9
  407424:	004076f9 	.word	0x004076f9
  407428:	0040753f 	.word	0x0040753f
  40742c:	004076f9 	.word	0x004076f9
  407430:	0040756b 	.word	0x0040756b
  407434:	004076f9 	.word	0x004076f9
  407438:	00407597 	.word	0x00407597
  40743c:	004076f9 	.word	0x004076f9
  407440:	004076f9 	.word	0x004076f9
  407444:	004076f9 	.word	0x004076f9
  407448:	004076f9 	.word	0x004076f9
  40744c:	004076f9 	.word	0x004076f9
  407450:	004075c3 	.word	0x004075c3
  407454:	004076f9 	.word	0x004076f9
  407458:	004076f9 	.word	0x004076f9
  40745c:	004076f9 	.word	0x004076f9
  407460:	004076f9 	.word	0x004076f9
  407464:	004076d9 	.word	0x004076d9
  407468:	004076f9 	.word	0x004076f9
  40746c:	004076f9 	.word	0x004076f9
  407470:	004076f9 	.word	0x004076f9
  407474:	004076f9 	.word	0x004076f9
  407478:	004076f9 	.word	0x004076f9
  40747c:	004076f9 	.word	0x004076f9
  407480:	004075ef 	.word	0x004075ef
  407484:	004076f9 	.word	0x004076f9
  407488:	0040761b 	.word	0x0040761b
  40748c:	004076f9 	.word	0x004076f9
  407490:	0040764b 	.word	0x0040764b
  407494:	004076f9 	.word	0x004076f9
  407498:	0040767b 	.word	0x0040767b
  40749c:	004076ab 	.word	0x004076ab
  4074a0:	004076bd 	.word	0x004076bd
        {
            case MBUS_REG_SEC:
				#ifndef DS3231_USE_RTOS_API
					DSSetSecs(BOARD_TWI, mbusBuff[regAddr]);
  4074a4:	78fb      	ldrb	r3, [r7, #3]
  4074a6:	005b      	lsls	r3, r3, #1
  4074a8:	687a      	ldr	r2, [r7, #4]
  4074aa:	4413      	add	r3, r2
  4074ac:	881b      	ldrh	r3, [r3, #0]
  4074ae:	b2db      	uxtb	r3, r3
  4074b0:	4619      	mov	r1, r3
  4074b2:	4892      	ldr	r0, [pc, #584]	; (4076fc <WriteMbusRegs+0x318>)
  4074b4:	4b92      	ldr	r3, [pc, #584]	; (407700 <WriteMbusRegs+0x31c>)
  4074b6:	4798      	blx	r3
				#else
					DSSetSecsTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  4074b8:	e14d      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_MIN:
				#ifndef DS3231_USE_RTOS_API
					DSSetMins(BOARD_TWI, mbusBuff[regAddr]);
  4074ba:	78fb      	ldrb	r3, [r7, #3]
  4074bc:	005b      	lsls	r3, r3, #1
  4074be:	687a      	ldr	r2, [r7, #4]
  4074c0:	4413      	add	r3, r2
  4074c2:	881b      	ldrh	r3, [r3, #0]
  4074c4:	b2db      	uxtb	r3, r3
  4074c6:	4619      	mov	r1, r3
  4074c8:	488c      	ldr	r0, [pc, #560]	; (4076fc <WriteMbusRegs+0x318>)
  4074ca:	4b8e      	ldr	r3, [pc, #568]	; (407704 <WriteMbusRegs+0x320>)
  4074cc:	4798      	blx	r3
				#else
					DSSetMinsTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  4074ce:	e142      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_HRS:
				#ifndef DS3231_USE_RTOS_API
					DSSetHrs(BOARD_TWI, mbusBuff[regAddr]);
  4074d0:	78fb      	ldrb	r3, [r7, #3]
  4074d2:	005b      	lsls	r3, r3, #1
  4074d4:	687a      	ldr	r2, [r7, #4]
  4074d6:	4413      	add	r3, r2
  4074d8:	881b      	ldrh	r3, [r3, #0]
  4074da:	b2db      	uxtb	r3, r3
  4074dc:	4619      	mov	r1, r3
  4074de:	4887      	ldr	r0, [pc, #540]	; (4076fc <WriteMbusRegs+0x318>)
  4074e0:	4b89      	ldr	r3, [pc, #548]	; (407708 <WriteMbusRegs+0x324>)
  4074e2:	4798      	blx	r3
				#else
					DSSetHrsTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  4074e4:	e137      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_DAY:
				#ifndef DS3231_USE_RTOS_API
					DSSetDay(BOARD_TWI, mbusBuff[regAddr]);
  4074e6:	78fb      	ldrb	r3, [r7, #3]
  4074e8:	005b      	lsls	r3, r3, #1
  4074ea:	687a      	ldr	r2, [r7, #4]
  4074ec:	4413      	add	r3, r2
  4074ee:	881b      	ldrh	r3, [r3, #0]
  4074f0:	b2db      	uxtb	r3, r3
  4074f2:	4619      	mov	r1, r3
  4074f4:	4881      	ldr	r0, [pc, #516]	; (4076fc <WriteMbusRegs+0x318>)
  4074f6:	4b85      	ldr	r3, [pc, #532]	; (40770c <WriteMbusRegs+0x328>)
  4074f8:	4798      	blx	r3
				#else
					DSSetDayTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  4074fa:	e12c      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_DD:
				#ifndef DS3231_USE_RTOS_API
					DSSetDate(BOARD_TWI, mbusBuff[regAddr]);
  4074fc:	78fb      	ldrb	r3, [r7, #3]
  4074fe:	005b      	lsls	r3, r3, #1
  407500:	687a      	ldr	r2, [r7, #4]
  407502:	4413      	add	r3, r2
  407504:	881b      	ldrh	r3, [r3, #0]
  407506:	b2db      	uxtb	r3, r3
  407508:	4619      	mov	r1, r3
  40750a:	487c      	ldr	r0, [pc, #496]	; (4076fc <WriteMbusRegs+0x318>)
  40750c:	4b80      	ldr	r3, [pc, #512]	; (407710 <WriteMbusRegs+0x32c>)
  40750e:	4798      	blx	r3
				#else
					DSSetDateTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  407510:	e121      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_MM:
				#ifndef DS3231_USE_RTOS_API
					DSSetMonth(BOARD_TWI, mbusBuff[regAddr]);
  407512:	78fb      	ldrb	r3, [r7, #3]
  407514:	005b      	lsls	r3, r3, #1
  407516:	687a      	ldr	r2, [r7, #4]
  407518:	4413      	add	r3, r2
  40751a:	881b      	ldrh	r3, [r3, #0]
  40751c:	b2db      	uxtb	r3, r3
  40751e:	4619      	mov	r1, r3
  407520:	4876      	ldr	r0, [pc, #472]	; (4076fc <WriteMbusRegs+0x318>)
  407522:	4b7c      	ldr	r3, [pc, #496]	; (407714 <WriteMbusRegs+0x330>)
  407524:	4798      	blx	r3
				#else
					DSSetMonthTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  407526:	e116      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_YY:
				#ifndef DS3231_USE_RTOS_API
					DSSetYear(BOARD_TWI, mbusBuff[regAddr]);
  407528:	78fb      	ldrb	r3, [r7, #3]
  40752a:	005b      	lsls	r3, r3, #1
  40752c:	687a      	ldr	r2, [r7, #4]
  40752e:	4413      	add	r3, r2
  407530:	881b      	ldrh	r3, [r3, #0]
  407532:	b2db      	uxtb	r3, r3
  407534:	4619      	mov	r1, r3
  407536:	4871      	ldr	r0, [pc, #452]	; (4076fc <WriteMbusRegs+0x318>)
  407538:	4b77      	ldr	r3, [pc, #476]	; (407718 <WriteMbusRegs+0x334>)
  40753a:	4798      	blx	r3
				#else
					DSSetYearTo(twiPort, mbusBuff[regAddr],50);
				#endif
                break;
  40753c:	e10b      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_LATH:
                ptr = (uint16_t*)&lat;
  40753e:	4b77      	ldr	r3, [pc, #476]	; (40771c <WriteMbusRegs+0x338>)
  407540:	60fb      	str	r3, [r7, #12]
                ptr[1] = mBusRegs[MBUS_REG_LATH];
  407542:	68fb      	ldr	r3, [r7, #12]
  407544:	3302      	adds	r3, #2
  407546:	4a76      	ldr	r2, [pc, #472]	; (407720 <WriteMbusRegs+0x33c>)
  407548:	8a52      	ldrh	r2, [r2, #18]
  40754a:	801a      	strh	r2, [r3, #0]
                ptr[0] = mBusRegs[MBUS_REG_LATL];
  40754c:	4b74      	ldr	r3, [pc, #464]	; (407720 <WriteMbusRegs+0x33c>)
  40754e:	8a1a      	ldrh	r2, [r3, #16]
  407550:	68fb      	ldr	r3, [r7, #12]
  407552:	801a      	strh	r2, [r3, #0]
				/* Update EEPROM */
				ptr8 = (uint8_t *)&lat;
  407554:	4b71      	ldr	r3, [pc, #452]	; (40771c <WriteMbusRegs+0x338>)
  407556:	60bb      	str	r3, [r7, #8]
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_LAT0, ptr8, 4);
  407558:	2304      	movs	r3, #4
  40755a:	9300      	str	r3, [sp, #0]
  40755c:	68bb      	ldr	r3, [r7, #8]
  40755e:	2200      	movs	r2, #0
  407560:	2150      	movs	r1, #80	; 0x50
  407562:	4866      	ldr	r0, [pc, #408]	; (4076fc <WriteMbusRegs+0x318>)
  407564:	4c6f      	ldr	r4, [pc, #444]	; (407724 <WriteMbusRegs+0x340>)
  407566:	47a0      	blx	r4
                break;
  407568:	e0f5      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_LONH:
                ptr = (uint16_t*)&lon;
  40756a:	4b6f      	ldr	r3, [pc, #444]	; (407728 <WriteMbusRegs+0x344>)
  40756c:	60fb      	str	r3, [r7, #12]
                ptr[1] = mBusRegs[MBUS_REG_LONH];
  40756e:	68fb      	ldr	r3, [r7, #12]
  407570:	3302      	adds	r3, #2
  407572:	4a6b      	ldr	r2, [pc, #428]	; (407720 <WriteMbusRegs+0x33c>)
  407574:	8ad2      	ldrh	r2, [r2, #22]
  407576:	801a      	strh	r2, [r3, #0]
                ptr[0] = mBusRegs[MBUS_REG_LONL];
  407578:	4b69      	ldr	r3, [pc, #420]	; (407720 <WriteMbusRegs+0x33c>)
  40757a:	8a9a      	ldrh	r2, [r3, #20]
  40757c:	68fb      	ldr	r3, [r7, #12]
  40757e:	801a      	strh	r2, [r3, #0]
				/* Update EEPROM */
                ptr8 = (uint8_t *)&lon;
  407580:	4b69      	ldr	r3, [pc, #420]	; (407728 <WriteMbusRegs+0x344>)
  407582:	60bb      	str	r3, [r7, #8]
                WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_LON0, ptr8, 4);
  407584:	2304      	movs	r3, #4
  407586:	9300      	str	r3, [sp, #0]
  407588:	68bb      	ldr	r3, [r7, #8]
  40758a:	2204      	movs	r2, #4
  40758c:	2150      	movs	r1, #80	; 0x50
  40758e:	485b      	ldr	r0, [pc, #364]	; (4076fc <WriteMbusRegs+0x318>)
  407590:	4c64      	ldr	r4, [pc, #400]	; (407724 <WriteMbusRegs+0x340>)
  407592:	47a0      	blx	r4
                break;
  407594:	e0df      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_TZH:
                ptr = (uint16_t*)&timeZone;
  407596:	4b65      	ldr	r3, [pc, #404]	; (40772c <WriteMbusRegs+0x348>)
  407598:	60fb      	str	r3, [r7, #12]
                ptr[1] = mBusRegs[MBUS_REG_TZH];
  40759a:	68fb      	ldr	r3, [r7, #12]
  40759c:	3302      	adds	r3, #2
  40759e:	4a60      	ldr	r2, [pc, #384]	; (407720 <WriteMbusRegs+0x33c>)
  4075a0:	8b52      	ldrh	r2, [r2, #26]
  4075a2:	801a      	strh	r2, [r3, #0]
                ptr[0] = mBusRegs[MBUS_REG_TZL];
  4075a4:	4b5e      	ldr	r3, [pc, #376]	; (407720 <WriteMbusRegs+0x33c>)
  4075a6:	8b1a      	ldrh	r2, [r3, #24]
  4075a8:	68fb      	ldr	r3, [r7, #12]
  4075aa:	801a      	strh	r2, [r3, #0]
                /* Update EEPROM */
				ptr8 = (uint8_t *)&timeZone;
  4075ac:	4b5f      	ldr	r3, [pc, #380]	; (40772c <WriteMbusRegs+0x348>)
  4075ae:	60bb      	str	r3, [r7, #8]
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_TZ0, ptr8, 4);
  4075b0:	2304      	movs	r3, #4
  4075b2:	9300      	str	r3, [sp, #0]
  4075b4:	68bb      	ldr	r3, [r7, #8]
  4075b6:	2208      	movs	r2, #8
  4075b8:	2150      	movs	r1, #80	; 0x50
  4075ba:	4850      	ldr	r0, [pc, #320]	; (4076fc <WriteMbusRegs+0x318>)
  4075bc:	4c59      	ldr	r4, [pc, #356]	; (407724 <WriteMbusRegs+0x340>)
  4075be:	47a0      	blx	r4
                break;
  4075c0:	e0c9      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_PNLRNGH:
                ptr = (uint16_t*)&pvAngleRng;
  4075c2:	4b5b      	ldr	r3, [pc, #364]	; (407730 <WriteMbusRegs+0x34c>)
  4075c4:	60fb      	str	r3, [r7, #12]
                ptr[1] = mBusRegs[MBUS_REG_PNLRNGH];
  4075c6:	68fb      	ldr	r3, [r7, #12]
  4075c8:	3302      	adds	r3, #2
  4075ca:	4a55      	ldr	r2, [pc, #340]	; (407720 <WriteMbusRegs+0x33c>)
  4075cc:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
  4075ce:	801a      	strh	r2, [r3, #0]
                ptr[0] = mBusRegs[MBUS_REG_PNLRNGL];
  4075d0:	4b53      	ldr	r3, [pc, #332]	; (407720 <WriteMbusRegs+0x33c>)
  4075d2:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
  4075d4:	68fb      	ldr	r3, [r7, #12]
  4075d6:	801a      	strh	r2, [r3, #0]
                /* Update EEPROM */
				ptr8 = (uint8_t *)&pvAngleRng;
  4075d8:	4b55      	ldr	r3, [pc, #340]	; (407730 <WriteMbusRegs+0x34c>)
  4075da:	60bb      	str	r3, [r7, #8]
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_PNLRNG0, ptr8, 4);
  4075dc:	2304      	movs	r3, #4
  4075de:	9300      	str	r3, [sp, #0]
  4075e0:	68bb      	ldr	r3, [r7, #8]
  4075e2:	2214      	movs	r2, #20
  4075e4:	2150      	movs	r1, #80	; 0x50
  4075e6:	4845      	ldr	r0, [pc, #276]	; (4076fc <WriteMbusRegs+0x318>)
  4075e8:	4c4e      	ldr	r4, [pc, #312]	; (407724 <WriteMbusRegs+0x340>)
  4075ea:	47a0      	blx	r4
                break;
  4075ec:	e0b3      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_DISTH:
                ptr = (uint16_t*)&dist;
  4075ee:	4b51      	ldr	r3, [pc, #324]	; (407734 <WriteMbusRegs+0x350>)
  4075f0:	60fb      	str	r3, [r7, #12]
                ptr[1] = mBusRegs[MBUS_REG_DISTH];
  4075f2:	68fb      	ldr	r3, [r7, #12]
  4075f4:	3302      	adds	r3, #2
  4075f6:	4a4a      	ldr	r2, [pc, #296]	; (407720 <WriteMbusRegs+0x33c>)
  4075f8:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
  4075fa:	801a      	strh	r2, [r3, #0]
                ptr[0] = mBusRegs[MBUS_REG_DISTL];
  4075fc:	4b48      	ldr	r3, [pc, #288]	; (407720 <WriteMbusRegs+0x33c>)
  4075fe:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
  407600:	68fb      	ldr	r3, [r7, #12]
  407602:	801a      	strh	r2, [r3, #0]
                /* Update EEPROM */
				ptr8 = (uint8_t *)&dist;
  407604:	4b4b      	ldr	r3, [pc, #300]	; (407734 <WriteMbusRegs+0x350>)
  407606:	60bb      	str	r3, [r7, #8]
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_DIST0, ptr8, 4);
  407608:	2304      	movs	r3, #4
  40760a:	9300      	str	r3, [sp, #0]
  40760c:	68bb      	ldr	r3, [r7, #8]
  40760e:	220c      	movs	r2, #12
  407610:	2150      	movs	r1, #80	; 0x50
  407612:	483a      	ldr	r0, [pc, #232]	; (4076fc <WriteMbusRegs+0x318>)
  407614:	4c43      	ldr	r4, [pc, #268]	; (407724 <WriteMbusRegs+0x340>)
  407616:	47a0      	blx	r4
                break;
  407618:	e09d      	b.n	407756 <WriteMbusRegs+0x372>
            case MBUS_REG_WIDTHH:
                ptr = (uint16_t*)&width;
  40761a:	4b47      	ldr	r3, [pc, #284]	; (407738 <WriteMbusRegs+0x354>)
  40761c:	60fb      	str	r3, [r7, #12]
                ptr[1] = mBusRegs[MBUS_REG_WIDTHH];
  40761e:	68fb      	ldr	r3, [r7, #12]
  407620:	3302      	adds	r3, #2
  407622:	4a3f      	ldr	r2, [pc, #252]	; (407720 <WriteMbusRegs+0x33c>)
  407624:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
  407628:	801a      	strh	r2, [r3, #0]
                ptr[0] = mBusRegs[MBUS_REG_WIDTHL];
  40762a:	4b3d      	ldr	r3, [pc, #244]	; (407720 <WriteMbusRegs+0x33c>)
  40762c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
  407630:	68fb      	ldr	r3, [r7, #12]
  407632:	801a      	strh	r2, [r3, #0]
                /* Update EEPROM */
				ptr8 = (uint8_t *)&width;
  407634:	4b40      	ldr	r3, [pc, #256]	; (407738 <WriteMbusRegs+0x354>)
  407636:	60bb      	str	r3, [r7, #8]
                WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_WIDTH0, ptr8, 4);
  407638:	2304      	movs	r3, #4
  40763a:	9300      	str	r3, [sp, #0]
  40763c:	68bb      	ldr	r3, [r7, #8]
  40763e:	2210      	movs	r2, #16
  407640:	2150      	movs	r1, #80	; 0x50
  407642:	482e      	ldr	r0, [pc, #184]	; (4076fc <WriteMbusRegs+0x318>)
  407644:	4c37      	ldr	r4, [pc, #220]	; (407724 <WriteMbusRegs+0x340>)
  407646:	47a0      	blx	r4
                break;
  407648:	e085      	b.n	407756 <WriteMbusRegs+0x372>
			case MBUS_REG_BKPARAM1H:
				ptr = (uint16_t*)&bkTrkParam1;
  40764a:	4b3c      	ldr	r3, [pc, #240]	; (40773c <WriteMbusRegs+0x358>)
  40764c:	60fb      	str	r3, [r7, #12]
				ptr[1] = mBusRegs[MBUS_REG_BKPARAM1H];
  40764e:	68fb      	ldr	r3, [r7, #12]
  407650:	3302      	adds	r3, #2
  407652:	4a33      	ldr	r2, [pc, #204]	; (407720 <WriteMbusRegs+0x33c>)
  407654:	f8b2 2046 	ldrh.w	r2, [r2, #70]	; 0x46
  407658:	801a      	strh	r2, [r3, #0]
				ptr[0] = mBusRegs[MBUS_REG_BKPARAM1L];
  40765a:	4b31      	ldr	r3, [pc, #196]	; (407720 <WriteMbusRegs+0x33c>)
  40765c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
  407660:	68fb      	ldr	r3, [r7, #12]
  407662:	801a      	strh	r2, [r3, #0]
				/* Update EEPROM */
				ptr8 = (uint8_t *)&bkTrkParam1;
  407664:	4b35      	ldr	r3, [pc, #212]	; (40773c <WriteMbusRegs+0x358>)
  407666:	60bb      	str	r3, [r7, #8]
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_BKPARAM10, ptr8, 4);
  407668:	2304      	movs	r3, #4
  40766a:	9300      	str	r3, [sp, #0]
  40766c:	68bb      	ldr	r3, [r7, #8]
  40766e:	2218      	movs	r2, #24
  407670:	2150      	movs	r1, #80	; 0x50
  407672:	4822      	ldr	r0, [pc, #136]	; (4076fc <WriteMbusRegs+0x318>)
  407674:	4c2b      	ldr	r4, [pc, #172]	; (407724 <WriteMbusRegs+0x340>)
  407676:	47a0      	blx	r4
				break;
  407678:	e06d      	b.n	407756 <WriteMbusRegs+0x372>
			case MBUS_REG_BKPARAM2H:
				ptr = (uint16_t*)&bkTrkParam2;
  40767a:	4b31      	ldr	r3, [pc, #196]	; (407740 <WriteMbusRegs+0x35c>)
  40767c:	60fb      	str	r3, [r7, #12]
				ptr[1] = mBusRegs[MBUS_REG_BKPARAM2H];
  40767e:	68fb      	ldr	r3, [r7, #12]
  407680:	3302      	adds	r3, #2
  407682:	4a27      	ldr	r2, [pc, #156]	; (407720 <WriteMbusRegs+0x33c>)
  407684:	f8b2 204a 	ldrh.w	r2, [r2, #74]	; 0x4a
  407688:	801a      	strh	r2, [r3, #0]
				ptr[0] = mBusRegs[MBUS_REG_BKPARAM2L];
  40768a:	4b25      	ldr	r3, [pc, #148]	; (407720 <WriteMbusRegs+0x33c>)
  40768c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
  407690:	68fb      	ldr	r3, [r7, #12]
  407692:	801a      	strh	r2, [r3, #0]
				/* Update EEPROM */
				ptr8 = (uint8_t *)&bkTrkParam2;
  407694:	4b2a      	ldr	r3, [pc, #168]	; (407740 <WriteMbusRegs+0x35c>)
  407696:	60bb      	str	r3, [r7, #8]
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_BKPARAM20, ptr8, 4);
  407698:	2304      	movs	r3, #4
  40769a:	9300      	str	r3, [sp, #0]
  40769c:	68bb      	ldr	r3, [r7, #8]
  40769e:	221c      	movs	r2, #28
  4076a0:	2150      	movs	r1, #80	; 0x50
  4076a2:	4816      	ldr	r0, [pc, #88]	; (4076fc <WriteMbusRegs+0x318>)
  4076a4:	4c1f      	ldr	r4, [pc, #124]	; (407724 <WriteMbusRegs+0x340>)
  4076a6:	47a0      	blx	r4
				break;
  4076a8:	e055      	b.n	407756 <WriteMbusRegs+0x372>
			case MBUS_REG_CLMODEDIR:
				/* Update EEPROM */
				WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_CLMODEDIR, (uint8_t *)&mBusRegs[MBUS_REG_CLMODEDIR], 1);
  4076aa:	2301      	movs	r3, #1
  4076ac:	9300      	str	r3, [sp, #0]
  4076ae:	4b25      	ldr	r3, [pc, #148]	; (407744 <WriteMbusRegs+0x360>)
  4076b0:	2220      	movs	r2, #32
  4076b2:	2150      	movs	r1, #80	; 0x50
  4076b4:	4811      	ldr	r0, [pc, #68]	; (4076fc <WriteMbusRegs+0x318>)
  4076b6:	4c1b      	ldr	r4, [pc, #108]	; (407724 <WriteMbusRegs+0x340>)
  4076b8:	47a0      	blx	r4
				break;
  4076ba:	e04c      	b.n	407756 <WriteMbusRegs+0x372>
			case MBUS_REG_SLA:
				if(mBusRegs[MBUS_REG_SLA]!=0)
  4076bc:	4b18      	ldr	r3, [pc, #96]	; (407720 <WriteMbusRegs+0x33c>)
  4076be:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
  4076c2:	2b00      	cmp	r3, #0
  4076c4:	d046      	beq.n	407754 <WriteMbusRegs+0x370>
				{
					/* Update EEPROM */
					WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_SLA, (uint8_t *)&mBusRegs[MBUS_REG_SLA], 1);
  4076c6:	2301      	movs	r3, #1
  4076c8:	9300      	str	r3, [sp, #0]
  4076ca:	4b1f      	ldr	r3, [pc, #124]	; (407748 <WriteMbusRegs+0x364>)
  4076cc:	2221      	movs	r2, #33	; 0x21
  4076ce:	2150      	movs	r1, #80	; 0x50
  4076d0:	480a      	ldr	r0, [pc, #40]	; (4076fc <WriteMbusRegs+0x318>)
  4076d2:	4c14      	ldr	r4, [pc, #80]	; (407724 <WriteMbusRegs+0x340>)
  4076d4:	47a0      	blx	r4
				}
				break;
  4076d6:	e03d      	b.n	407754 <WriteMbusRegs+0x370>
            case MBUS_REG_OPMODE:
                mBusRegs[MBUS_REG_MOTON] = 0;
  4076d8:	4b11      	ldr	r3, [pc, #68]	; (407720 <WriteMbusRegs+0x33c>)
  4076da:	2200      	movs	r2, #0
  4076dc:	869a      	strh	r2, [r3, #52]	; 0x34
                minCtr = 0;
  4076de:	4b1b      	ldr	r3, [pc, #108]	; (40774c <WriteMbusRegs+0x368>)
  4076e0:	2200      	movs	r2, #0
  4076e2:	701a      	strb	r2, [r3, #0]
                /* Turn Motor Off */
				#ifndef MOTOR_CTRL_A4955
					gpio_set_pin_low(PIN_MOTOR_RST_IDX);
				#else
					gpio_set_pin_low(PIN_MOTOR_SLP_IDX);
  4076e4:	2022      	movs	r0, #34	; 0x22
  4076e6:	4b1a      	ldr	r3, [pc, #104]	; (407750 <WriteMbusRegs+0x36c>)
  4076e8:	4798      	blx	r3
					gpio_set_pin_low(PIN_MOTOR_IN1_IDX);
  4076ea:	2020      	movs	r0, #32
  4076ec:	4b18      	ldr	r3, [pc, #96]	; (407750 <WriteMbusRegs+0x36c>)
  4076ee:	4798      	blx	r3
					gpio_set_pin_low(PIN_MOTOR_IN2_IDX);
  4076f0:	2021      	movs	r0, #33	; 0x21
  4076f2:	4b17      	ldr	r3, [pc, #92]	; (407750 <WriteMbusRegs+0x36c>)
  4076f4:	4798      	blx	r3
				#endif
                break;
  4076f6:	e02e      	b.n	407756 <WriteMbusRegs+0x372>
            default:
                break;
  4076f8:	bf00      	nop
  4076fa:	e02c      	b.n	407756 <WriteMbusRegs+0x372>
  4076fc:	40018000 	.word	0x40018000
  407700:	00400349 	.word	0x00400349
  407704:	0040036d 	.word	0x0040036d
  407708:	00400391 	.word	0x00400391
  40770c:	00400415 	.word	0x00400415
  407710:	00400439 	.word	0x00400439
  407714:	0040045d 	.word	0x0040045d
  407718:	00400481 	.word	0x00400481
  40771c:	2000000c 	.word	0x2000000c
  407720:	2000048c 	.word	0x2000048c
  407724:	004001cd 	.word	0x004001cd
  407728:	20000010 	.word	0x20000010
  40772c:	20000014 	.word	0x20000014
  407730:	20000020 	.word	0x20000020
  407734:	20000018 	.word	0x20000018
  407738:	2000001c 	.word	0x2000001c
  40773c:	20000024 	.word	0x20000024
  407740:	20000028 	.word	0x20000028
  407744:	200004d8 	.word	0x200004d8
  407748:	200004da 	.word	0x200004da
  40774c:	200004dd 	.word	0x200004dd
  407750:	00404545 	.word	0x00404545
				if(mBusRegs[MBUS_REG_SLA]!=0)
				{
					/* Update EEPROM */
					WriteEEPROM(BOARD_TWI, AT24C08_ADDR, EE_REG_SLA, (uint8_t *)&mBusRegs[MBUS_REG_SLA], 1);
				}
				break;
  407754:	bf00      	nop
				#endif
                break;
            default:
                break;
        }    
        regAddr++;
  407756:	78fb      	ldrb	r3, [r7, #3]
  407758:	3301      	adds	r3, #1
  40775a:	70fb      	strb	r3, [r7, #3]
        len--;
  40775c:	78bb      	ldrb	r3, [r7, #2]
  40775e:	3b01      	subs	r3, #1
  407760:	70bb      	strb	r3, [r7, #2]
void WriteMbusRegs(uint16_t *mbusBuff, uint8_t regAddr, uint8_t len)
{
    uint16_t *ptr;
	uint8_t *ptr8;
    
    while(len)
  407762:	78bb      	ldrb	r3, [r7, #2]
  407764:	2b00      	cmp	r3, #0
  407766:	f47f ae46 	bne.w	4073f6 <WriteMbusRegs+0x12>
                break;
        }    
        regAddr++;
        len--;
    }
}
  40776a:	bf00      	nop
  40776c:	3714      	adds	r7, #20
  40776e:	46bd      	mov	sp, r7
  407770:	bd90      	pop	{r4, r7, pc}
  407772:	bf00      	nop

00407774 <SendRespPkt>:

void SendRespPkt(uint8_t *pkt, uint8_t len)
{
  407774:	b580      	push	{r7, lr}
  407776:	b082      	sub	sp, #8
  407778:	af00      	add	r7, sp, #0
  40777a:	6078      	str	r0, [r7, #4]
  40777c:	460b      	mov	r3, r1
  40777e:	70fb      	strb	r3, [r7, #3]
	usart_enable_tx(RS485_USART);
  407780:	480c      	ldr	r0, [pc, #48]	; (4077b4 <SendRespPkt+0x40>)
  407782:	4b0d      	ldr	r3, [pc, #52]	; (4077b8 <SendRespPkt+0x44>)
  407784:	4798      	blx	r3
	/* 3.5 Char Wait Time */
	
	/* Start PDC Transfer */
	Rs485PdcStartTx((uint32_t)pkt, len);
  407786:	687b      	ldr	r3, [r7, #4]
  407788:	78fa      	ldrb	r2, [r7, #3]
  40778a:	b292      	uxth	r2, r2
  40778c:	4611      	mov	r1, r2
  40778e:	4618      	mov	r0, r3
  407790:	4b0a      	ldr	r3, [pc, #40]	; (4077bc <SendRespPkt+0x48>)
  407792:	4798      	blx	r3

	/* Wait till tx completes */
	while(!Rs485PdcGetTxStatus())
  407794:	e002      	b.n	40779c <SendRespPkt+0x28>
		vTaskDelay(10 / portTICK_RATE_MS);
  407796:	2002      	movs	r0, #2
  407798:	4b09      	ldr	r3, [pc, #36]	; (4077c0 <SendRespPkt+0x4c>)
  40779a:	4798      	blx	r3
	
	/* Start PDC Transfer */
	Rs485PdcStartTx((uint32_t)pkt, len);

	/* Wait till tx completes */
	while(!Rs485PdcGetTxStatus())
  40779c:	4b09      	ldr	r3, [pc, #36]	; (4077c4 <SendRespPkt+0x50>)
  40779e:	4798      	blx	r3
  4077a0:	4603      	mov	r3, r0
  4077a2:	2b00      	cmp	r3, #0
  4077a4:	d0f7      	beq.n	407796 <SendRespPkt+0x22>
		vTaskDelay(10 / portTICK_RATE_MS);

	/* 3.5 Char Wait Time */

	usart_disable_tx(RS485_USART);
  4077a6:	4803      	ldr	r0, [pc, #12]	; (4077b4 <SendRespPkt+0x40>)
  4077a8:	4b07      	ldr	r3, [pc, #28]	; (4077c8 <SendRespPkt+0x54>)
  4077aa:	4798      	blx	r3
}
  4077ac:	bf00      	nop
  4077ae:	3708      	adds	r7, #8
  4077b0:	46bd      	mov	sp, r7
  4077b2:	bd80      	pop	{r7, pc}
  4077b4:	40028000 	.word	0x40028000
  4077b8:	00403bad 	.word	0x00403bad
  4077bc:	00402de1 	.word	0x00402de1
  4077c0:	00406181 	.word	0x00406181
  4077c4:	00402e91 	.word	0x00402e91
  4077c8:	00403bc5 	.word	0x00403bc5

004077cc <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4077cc:	b480      	push	{r7}
  4077ce:	b083      	sub	sp, #12
  4077d0:	af00      	add	r7, sp, #0
  4077d2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4077d4:	687b      	ldr	r3, [r7, #4]
  4077d6:	2b07      	cmp	r3, #7
  4077d8:	d825      	bhi.n	407826 <osc_get_rate+0x5a>
  4077da:	a201      	add	r2, pc, #4	; (adr r2, 4077e0 <osc_get_rate+0x14>)
  4077dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4077e0:	00407801 	.word	0x00407801
  4077e4:	00407807 	.word	0x00407807
  4077e8:	0040780d 	.word	0x0040780d
  4077ec:	00407813 	.word	0x00407813
  4077f0:	00407817 	.word	0x00407817
  4077f4:	0040781b 	.word	0x0040781b
  4077f8:	0040781f 	.word	0x0040781f
  4077fc:	00407823 	.word	0x00407823
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  407800:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  407804:	e010      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  407806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40780a:	e00d      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40780c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  407810:	e00a      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  407812:	4b08      	ldr	r3, [pc, #32]	; (407834 <osc_get_rate+0x68>)
  407814:	e008      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  407816:	4b08      	ldr	r3, [pc, #32]	; (407838 <osc_get_rate+0x6c>)
  407818:	e006      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40781a:	4b08      	ldr	r3, [pc, #32]	; (40783c <osc_get_rate+0x70>)
  40781c:	e004      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40781e:	4b07      	ldr	r3, [pc, #28]	; (40783c <osc_get_rate+0x70>)
  407820:	e002      	b.n	407828 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  407822:	4b06      	ldr	r3, [pc, #24]	; (40783c <osc_get_rate+0x70>)
  407824:	e000      	b.n	407828 <osc_get_rate+0x5c>
	}

	return 0;
  407826:	2300      	movs	r3, #0
}
  407828:	4618      	mov	r0, r3
  40782a:	370c      	adds	r7, #12
  40782c:	46bd      	mov	sp, r7
  40782e:	bc80      	pop	{r7}
  407830:	4770      	bx	lr
  407832:	bf00      	nop
  407834:	003d0900 	.word	0x003d0900
  407838:	007a1200 	.word	0x007a1200
  40783c:	00b71b00 	.word	0x00b71b00

00407840 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  407840:	b580      	push	{r7, lr}
  407842:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  407844:	2006      	movs	r0, #6
  407846:	4b04      	ldr	r3, [pc, #16]	; (407858 <sysclk_get_main_hz+0x18>)
  407848:	4798      	blx	r3
  40784a:	4602      	mov	r2, r0
  40784c:	4613      	mov	r3, r2
  40784e:	009b      	lsls	r3, r3, #2
  407850:	4413      	add	r3, r2
  407852:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  407854:	4618      	mov	r0, r3
  407856:	bd80      	pop	{r7, pc}
  407858:	004077cd 	.word	0x004077cd

0040785c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40785c:	b580      	push	{r7, lr}
  40785e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  407860:	4b02      	ldr	r3, [pc, #8]	; (40786c <sysclk_get_cpu_hz+0x10>)
  407862:	4798      	blx	r3
  407864:	4603      	mov	r3, r0
  407866:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  407868:	4618      	mov	r0, r3
  40786a:	bd80      	pop	{r7, pc}
  40786c:	00407841 	.word	0x00407841

00407870 <main>:
/*	*** Updates ***

*/

int main (void)
{
  407870:	b590      	push	{r4, r7, lr}
  407872:	b085      	sub	sp, #20
  407874:	af04      	add	r7, sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  407876:	4b1a      	ldr	r3, [pc, #104]	; (4078e0 <main+0x70>)
  407878:	4798      	blx	r3
	/* Initialize all peripherals */
	board_init();
  40787a:	4b1a      	ldr	r3, [pc, #104]	; (4078e4 <main+0x74>)
  40787c:	4798      	blx	r3
	delay_init(sysclk_get_cpu_hz());
	
	vInitPeripherals();
  40787e:	4b1a      	ldr	r3, [pc, #104]	; (4078e8 <main+0x78>)
  407880:	4798      	blx	r3

	/* Enable global interrupts. */   
    
//     xTaskCreate(vCCTask, "Cc", 100, NULL, 2, NULL);
    xTaskCreate(vPvTrackerTask, (const signed char *)"Pv", 300, NULL, 1, NULL);
  407882:	2300      	movs	r3, #0
  407884:	9303      	str	r3, [sp, #12]
  407886:	2300      	movs	r3, #0
  407888:	9302      	str	r3, [sp, #8]
  40788a:	2300      	movs	r3, #0
  40788c:	9301      	str	r3, [sp, #4]
  40788e:	2301      	movs	r3, #1
  407890:	9300      	str	r3, [sp, #0]
  407892:	2300      	movs	r3, #0
  407894:	f44f 7296 	mov.w	r2, #300	; 0x12c
  407898:	4914      	ldr	r1, [pc, #80]	; (4078ec <main+0x7c>)
  40789a:	4815      	ldr	r0, [pc, #84]	; (4078f0 <main+0x80>)
  40789c:	4c15      	ldr	r4, [pc, #84]	; (4078f4 <main+0x84>)
  40789e:	47a0      	blx	r4
    xTaskCreate(vCommTask, (const signed char *)"Comm", 512, NULL, 1, NULL);
  4078a0:	2300      	movs	r3, #0
  4078a2:	9303      	str	r3, [sp, #12]
  4078a4:	2300      	movs	r3, #0
  4078a6:	9302      	str	r3, [sp, #8]
  4078a8:	2300      	movs	r3, #0
  4078aa:	9301      	str	r3, [sp, #4]
  4078ac:	2301      	movs	r3, #1
  4078ae:	9300      	str	r3, [sp, #0]
  4078b0:	2300      	movs	r3, #0
  4078b2:	f44f 7200 	mov.w	r2, #512	; 0x200
  4078b6:	4910      	ldr	r1, [pc, #64]	; (4078f8 <main+0x88>)
  4078b8:	4810      	ldr	r0, [pc, #64]	; (4078fc <main+0x8c>)
  4078ba:	4c0e      	ldr	r4, [pc, #56]	; (4078f4 <main+0x84>)
  4078bc:	47a0      	blx	r4
	xTaskCreate(vBlinkTask, (const signed char *)"Blinky", 100, NULL, 1, NULL);
  4078be:	2300      	movs	r3, #0
  4078c0:	9303      	str	r3, [sp, #12]
  4078c2:	2300      	movs	r3, #0
  4078c4:	9302      	str	r3, [sp, #8]
  4078c6:	2300      	movs	r3, #0
  4078c8:	9301      	str	r3, [sp, #4]
  4078ca:	2301      	movs	r3, #1
  4078cc:	9300      	str	r3, [sp, #0]
  4078ce:	2300      	movs	r3, #0
  4078d0:	2264      	movs	r2, #100	; 0x64
  4078d2:	490b      	ldr	r1, [pc, #44]	; (407900 <main+0x90>)
  4078d4:	480b      	ldr	r0, [pc, #44]	; (407904 <main+0x94>)
  4078d6:	4c07      	ldr	r4, [pc, #28]	; (4078f4 <main+0x84>)
  4078d8:	47a0      	blx	r4
    
    /* Start Watchdog Timer */
        
    vTaskStartScheduler();
  4078da:	4b0b      	ldr	r3, [pc, #44]	; (407908 <main+0x98>)
  4078dc:	4798      	blx	r3
     
	for( ;; );
  4078de:	e7fe      	b.n	4078de <main+0x6e>
  4078e0:	004041b1 	.word	0x004041b1
  4078e4:	00403de1 	.word	0x00403de1
  4078e8:	00407931 	.word	0x00407931
  4078ec:	0040ba78 	.word	0x0040ba78
  4078f0:	00400d4d 	.word	0x00400d4d
  4078f4:	00405fc9 	.word	0x00405fc9
  4078f8:	0040ba7c 	.word	0x0040ba7c
  4078fc:	00407271 	.word	0x00407271
  407900:	0040ba84 	.word	0x0040ba84
  407904:	00407a6d 	.word	0x00407a6d
  407908:	004061e9 	.word	0x004061e9

0040790c <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook(xTaskHandle pxTask, char *pcTaskName )
{
  40790c:	b580      	push	{r7, lr}
  40790e:	b082      	sub	sp, #8
  407910:	af00      	add	r7, sp, #0
  407912:	6078      	str	r0, [r7, #4]
  407914:	6039      	str	r1, [r7, #0]
	/* The stack space has been execeeded for a task, considering allocating more. */
	taskDISABLE_INTERRUPTS();
  407916:	4b01      	ldr	r3, [pc, #4]	; (40791c <vApplicationStackOverflowHook+0x10>)
  407918:	4798      	blx	r3
	for( ;; );
  40791a:	e7fe      	b.n	40791a <vApplicationStackOverflowHook+0xe>
  40791c:	00405491 	.word	0x00405491

00407920 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook( void )
{
  407920:	b580      	push	{r7, lr}
  407922:	af00      	add	r7, sp, #0
	/* The heap space has been execeeded. */
	taskDISABLE_INTERRUPTS();
  407924:	4b01      	ldr	r3, [pc, #4]	; (40792c <vApplicationMallocFailedHook+0xc>)
  407926:	4798      	blx	r3
	for( ;; );
  407928:	e7fe      	b.n	407928 <vApplicationMallocFailedHook+0x8>
  40792a:	bf00      	nop
  40792c:	00405491 	.word	0x00405491

00407930 <vInitPeripherals>:
}

void vInitPeripherals( void )
{
  407930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407934:	b087      	sub	sp, #28
  407936:	af00      	add	r7, sp, #0
	#if defined(DEBUG_EN) || defined(LOG_EN)
		ConsoleInit();
	#endif
	
	gpio_set_pin_low(PIN_LDOEN_IDX);
  407938:	2001      	movs	r0, #1
  40793a:	4b45      	ldr	r3, [pc, #276]	; (407a50 <vInitPeripherals+0x120>)
  40793c:	4798      	blx	r3
	delay_ms(500);
  40793e:	4b45      	ldr	r3, [pc, #276]	; (407a54 <vInitPeripherals+0x124>)
  407940:	4798      	blx	r3
  407942:	4603      	mov	r3, r0
  407944:	4619      	mov	r1, r3
  407946:	f04f 0200 	mov.w	r2, #0
  40794a:	460b      	mov	r3, r1
  40794c:	4614      	mov	r4, r2
  40794e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  407952:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  407956:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  40795a:	4653      	mov	r3, sl
  40795c:	465c      	mov	r4, fp
  40795e:	ea4f 1944 	mov.w	r9, r4, lsl #5
  407962:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  407966:	ea4f 1843 	mov.w	r8, r3, lsl #5
  40796a:	ebb8 0803 	subs.w	r8, r8, r3
  40796e:	eb69 0904 	sbc.w	r9, r9, r4
  407972:	eb18 0801 	adds.w	r8, r8, r1
  407976:	eb49 0902 	adc.w	r9, r9, r2
  40797a:	ea4f 0389 	mov.w	r3, r9, lsl #2
  40797e:	617b      	str	r3, [r7, #20]
  407980:	697b      	ldr	r3, [r7, #20]
  407982:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
  407986:	617b      	str	r3, [r7, #20]
  407988:	ea4f 0388 	mov.w	r3, r8, lsl #2
  40798c:	613b      	str	r3, [r7, #16]
  40798e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
  407992:	4641      	mov	r1, r8
  407994:	464a      	mov	r2, r9
  407996:	f243 63af 	movw	r3, #13999	; 0x36af
  40799a:	f04f 0400 	mov.w	r4, #0
  40799e:	eb11 0803 	adds.w	r8, r1, r3
  4079a2:	eb42 0904 	adc.w	r9, r2, r4
  4079a6:	4640      	mov	r0, r8
  4079a8:	4649      	mov	r1, r9
  4079aa:	4c2b      	ldr	r4, [pc, #172]	; (407a58 <vInitPeripherals+0x128>)
  4079ac:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4079b0:	f04f 0300 	mov.w	r3, #0
  4079b4:	47a0      	blx	r4
  4079b6:	4603      	mov	r3, r0
  4079b8:	460c      	mov	r4, r1
  4079ba:	4618      	mov	r0, r3
  4079bc:	4b27      	ldr	r3, [pc, #156]	; (407a5c <vInitPeripherals+0x12c>)
  4079be:	4798      	blx	r3
	/* Enable LDO */
	gpio_set_pin_high(PIN_LDOEN_IDX);
  4079c0:	2001      	movs	r0, #1
  4079c2:	4b27      	ldr	r3, [pc, #156]	; (407a60 <vInitPeripherals+0x130>)
  4079c4:	4798      	blx	r3
	delay_ms(1000);
  4079c6:	4b23      	ldr	r3, [pc, #140]	; (407a54 <vInitPeripherals+0x124>)
  4079c8:	4798      	blx	r3
  4079ca:	4603      	mov	r3, r0
  4079cc:	4619      	mov	r1, r3
  4079ce:	f04f 0200 	mov.w	r2, #0
  4079d2:	460b      	mov	r3, r1
  4079d4:	4614      	mov	r4, r2
  4079d6:	00a0      	lsls	r0, r4, #2
  4079d8:	60f8      	str	r0, [r7, #12]
  4079da:	68f8      	ldr	r0, [r7, #12]
  4079dc:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4079e0:	60f8      	str	r0, [r7, #12]
  4079e2:	009b      	lsls	r3, r3, #2
  4079e4:	60bb      	str	r3, [r7, #8]
  4079e6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  4079ea:	0166      	lsls	r6, r4, #5
  4079ec:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  4079f0:	015d      	lsls	r5, r3, #5
  4079f2:	1aed      	subs	r5, r5, r3
  4079f4:	eb66 0604 	sbc.w	r6, r6, r4
  4079f8:	186d      	adds	r5, r5, r1
  4079fa:	eb46 0602 	adc.w	r6, r6, r2
  4079fe:	00f3      	lsls	r3, r6, #3
  407a00:	607b      	str	r3, [r7, #4]
  407a02:	687b      	ldr	r3, [r7, #4]
  407a04:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
  407a08:	607b      	str	r3, [r7, #4]
  407a0a:	00eb      	lsls	r3, r5, #3
  407a0c:	603b      	str	r3, [r7, #0]
  407a0e:	e9d7 5600 	ldrd	r5, r6, [r7]
  407a12:	4629      	mov	r1, r5
  407a14:	4632      	mov	r2, r6
  407a16:	f243 63af 	movw	r3, #13999	; 0x36af
  407a1a:	f04f 0400 	mov.w	r4, #0
  407a1e:	18cd      	adds	r5, r1, r3
  407a20:	eb42 0604 	adc.w	r6, r2, r4
  407a24:	4628      	mov	r0, r5
  407a26:	4631      	mov	r1, r6
  407a28:	4c0b      	ldr	r4, [pc, #44]	; (407a58 <vInitPeripherals+0x128>)
  407a2a:	f243 62b0 	movw	r2, #14000	; 0x36b0
  407a2e:	f04f 0300 	mov.w	r3, #0
  407a32:	47a0      	blx	r4
  407a34:	4603      	mov	r3, r0
  407a36:	460c      	mov	r4, r1
  407a38:	4618      	mov	r0, r3
  407a3a:	4b08      	ldr	r3, [pc, #32]	; (407a5c <vInitPeripherals+0x12c>)
  407a3c:	4798      	blx	r3

	/* Initialize all RTOS vars */
	//vCCInit();
	vPvTrackerInit();
  407a3e:	4b09      	ldr	r3, [pc, #36]	; (407a64 <vInitPeripherals+0x134>)
  407a40:	4798      	blx	r3
	vCommInit();
  407a42:	4b09      	ldr	r3, [pc, #36]	; (407a68 <vInitPeripherals+0x138>)
  407a44:	4798      	blx	r3
}
  407a46:	bf00      	nop
  407a48:	371c      	adds	r7, #28
  407a4a:	46bd      	mov	sp, r7
  407a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a50:	00404545 	.word	0x00404545
  407a54:	0040785d 	.word	0x0040785d
  407a58:	0040b301 	.word	0x0040b301
  407a5c:	20000001 	.word	0x20000001
  407a60:	00404515 	.word	0x00404515
  407a64:	00400ddd 	.word	0x00400ddd
  407a68:	004073d5 	.word	0x004073d5

00407a6c <vBlinkTask>:

void vBlinkTask( void *pvParameters )
{
  407a6c:	b580      	push	{r7, lr}
  407a6e:	b082      	sub	sp, #8
  407a70:	af00      	add	r7, sp, #0
  407a72:	6078      	str	r0, [r7, #4]
	while(1)
	{
		gpio_set_pin_high(PIN_DEBUGLED_IDX);
  407a74:	2010      	movs	r0, #16
  407a76:	4b06      	ldr	r3, [pc, #24]	; (407a90 <vBlinkTask+0x24>)
  407a78:	4798      	blx	r3
		vTaskDelay(500 / portTICK_RATE_MS);
  407a7a:	2064      	movs	r0, #100	; 0x64
  407a7c:	4b05      	ldr	r3, [pc, #20]	; (407a94 <vBlinkTask+0x28>)
  407a7e:	4798      	blx	r3
		gpio_set_pin_low(PIN_DEBUGLED_IDX);
  407a80:	2010      	movs	r0, #16
  407a82:	4b05      	ldr	r3, [pc, #20]	; (407a98 <vBlinkTask+0x2c>)
  407a84:	4798      	blx	r3
		vTaskDelay(500 / portTICK_RATE_MS);
  407a86:	2064      	movs	r0, #100	; 0x64
  407a88:	4b02      	ldr	r3, [pc, #8]	; (407a94 <vBlinkTask+0x28>)
  407a8a:	4798      	blx	r3
	}
  407a8c:	e7f2      	b.n	407a74 <vBlinkTask+0x8>
  407a8e:	bf00      	nop
  407a90:	00404515 	.word	0x00404515
  407a94:	00406181 	.word	0x00406181
  407a98:	00404545 	.word	0x00404545

00407a9c <cos>:
  407a9c:	b530      	push	{r4, r5, lr}
  407a9e:	4a22      	ldr	r2, [pc, #136]	; (407b28 <cos+0x8c>)
  407aa0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  407aa4:	4293      	cmp	r3, r2
  407aa6:	b087      	sub	sp, #28
  407aa8:	dd1b      	ble.n	407ae2 <cos+0x46>
  407aaa:	4a20      	ldr	r2, [pc, #128]	; (407b2c <cos+0x90>)
  407aac:	4293      	cmp	r3, r2
  407aae:	dd05      	ble.n	407abc <cos+0x20>
  407ab0:	4602      	mov	r2, r0
  407ab2:	460b      	mov	r3, r1
  407ab4:	f002 fc4e 	bl	40a354 <__aeabi_dsub>
  407ab8:	b007      	add	sp, #28
  407aba:	bd30      	pop	{r4, r5, pc}
  407abc:	aa02      	add	r2, sp, #8
  407abe:	f000 ff07 	bl	4088d0 <__ieee754_rem_pio2>
  407ac2:	f000 0303 	and.w	r3, r0, #3
  407ac6:	2b01      	cmp	r3, #1
  407ac8:	d01a      	beq.n	407b00 <cos+0x64>
  407aca:	2b02      	cmp	r3, #2
  407acc:	d00f      	beq.n	407aee <cos+0x52>
  407ace:	b31b      	cbz	r3, 407b18 <cos+0x7c>
  407ad0:	2401      	movs	r4, #1
  407ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407ada:	9400      	str	r4, [sp, #0]
  407adc:	f001 fefc 	bl	4098d8 <__kernel_sin>
  407ae0:	e7ea      	b.n	407ab8 <cos+0x1c>
  407ae2:	2200      	movs	r2, #0
  407ae4:	2300      	movs	r3, #0
  407ae6:	f001 f9d7 	bl	408e98 <__kernel_cos>
  407aea:	b007      	add	sp, #28
  407aec:	bd30      	pop	{r4, r5, pc}
  407aee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407af2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407af6:	f001 f9cf 	bl	408e98 <__kernel_cos>
  407afa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407afe:	e7db      	b.n	407ab8 <cos+0x1c>
  407b00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  407b04:	9300      	str	r3, [sp, #0]
  407b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407b0a:	4622      	mov	r2, r4
  407b0c:	462b      	mov	r3, r5
  407b0e:	f001 fee3 	bl	4098d8 <__kernel_sin>
  407b12:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407b16:	e7cf      	b.n	407ab8 <cos+0x1c>
  407b18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407b1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407b20:	f001 f9ba 	bl	408e98 <__kernel_cos>
  407b24:	e7c8      	b.n	407ab8 <cos+0x1c>
  407b26:	bf00      	nop
  407b28:	3fe921fb 	.word	0x3fe921fb
  407b2c:	7fefffff 	.word	0x7fefffff

00407b30 <sin>:
  407b30:	b530      	push	{r4, r5, lr}
  407b32:	4a1f      	ldr	r2, [pc, #124]	; (407bb0 <sin+0x80>)
  407b34:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  407b38:	4293      	cmp	r3, r2
  407b3a:	b087      	sub	sp, #28
  407b3c:	dd1b      	ble.n	407b76 <sin+0x46>
  407b3e:	4a1d      	ldr	r2, [pc, #116]	; (407bb4 <sin+0x84>)
  407b40:	4293      	cmp	r3, r2
  407b42:	dd05      	ble.n	407b50 <sin+0x20>
  407b44:	4602      	mov	r2, r0
  407b46:	460b      	mov	r3, r1
  407b48:	f002 fc04 	bl	40a354 <__aeabi_dsub>
  407b4c:	b007      	add	sp, #28
  407b4e:	bd30      	pop	{r4, r5, pc}
  407b50:	aa02      	add	r2, sp, #8
  407b52:	f000 febd 	bl	4088d0 <__ieee754_rem_pio2>
  407b56:	f000 0003 	and.w	r0, r0, #3
  407b5a:	2801      	cmp	r0, #1
  407b5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407b60:	d01a      	beq.n	407b98 <sin+0x68>
  407b62:	2802      	cmp	r0, #2
  407b64:	d00f      	beq.n	407b86 <sin+0x56>
  407b66:	b1e0      	cbz	r0, 407ba2 <sin+0x72>
  407b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407b6c:	f001 f994 	bl	408e98 <__kernel_cos>
  407b70:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407b74:	e7ea      	b.n	407b4c <sin+0x1c>
  407b76:	2300      	movs	r3, #0
  407b78:	9300      	str	r3, [sp, #0]
  407b7a:	2200      	movs	r2, #0
  407b7c:	2300      	movs	r3, #0
  407b7e:	f001 feab 	bl	4098d8 <__kernel_sin>
  407b82:	b007      	add	sp, #28
  407b84:	bd30      	pop	{r4, r5, pc}
  407b86:	2401      	movs	r4, #1
  407b88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407b8c:	9400      	str	r4, [sp, #0]
  407b8e:	f001 fea3 	bl	4098d8 <__kernel_sin>
  407b92:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407b96:	e7d9      	b.n	407b4c <sin+0x1c>
  407b98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407b9c:	f001 f97c 	bl	408e98 <__kernel_cos>
  407ba0:	e7d4      	b.n	407b4c <sin+0x1c>
  407ba2:	2401      	movs	r4, #1
  407ba4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407ba8:	9400      	str	r4, [sp, #0]
  407baa:	f001 fe95 	bl	4098d8 <__kernel_sin>
  407bae:	e7cd      	b.n	407b4c <sin+0x1c>
  407bb0:	3fe921fb 	.word	0x3fe921fb
  407bb4:	7fefffff 	.word	0x7fefffff

00407bb8 <tan>:
  407bb8:	b530      	push	{r4, r5, lr}
  407bba:	4a14      	ldr	r2, [pc, #80]	; (407c0c <tan+0x54>)
  407bbc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  407bc0:	4293      	cmp	r3, r2
  407bc2:	b087      	sub	sp, #28
  407bc4:	dd19      	ble.n	407bfa <tan+0x42>
  407bc6:	4a12      	ldr	r2, [pc, #72]	; (407c10 <tan+0x58>)
  407bc8:	4293      	cmp	r3, r2
  407bca:	dd05      	ble.n	407bd8 <tan+0x20>
  407bcc:	4602      	mov	r2, r0
  407bce:	460b      	mov	r3, r1
  407bd0:	f002 fbc0 	bl	40a354 <__aeabi_dsub>
  407bd4:	b007      	add	sp, #28
  407bd6:	bd30      	pop	{r4, r5, pc}
  407bd8:	aa02      	add	r2, sp, #8
  407bda:	f000 fe79 	bl	4088d0 <__ieee754_rem_pio2>
  407bde:	0044      	lsls	r4, r0, #1
  407be0:	f004 0402 	and.w	r4, r4, #2
  407be4:	f1c4 0401 	rsb	r4, r4, #1
  407be8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407bec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407bf0:	9400      	str	r4, [sp, #0]
  407bf2:	f001 ff29 	bl	409a48 <__kernel_tan>
  407bf6:	b007      	add	sp, #28
  407bf8:	bd30      	pop	{r4, r5, pc}
  407bfa:	2301      	movs	r3, #1
  407bfc:	9300      	str	r3, [sp, #0]
  407bfe:	2200      	movs	r2, #0
  407c00:	2300      	movs	r3, #0
  407c02:	f001 ff21 	bl	409a48 <__kernel_tan>
  407c06:	b007      	add	sp, #28
  407c08:	bd30      	pop	{r4, r5, pc}
  407c0a:	bf00      	nop
  407c0c:	3fe921fb 	.word	0x3fe921fb
  407c10:	7fefffff 	.word	0x7fefffff

00407c14 <acos>:
  407c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407c18:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 407cc0 <acos+0xac>
  407c1c:	b08b      	sub	sp, #44	; 0x2c
  407c1e:	4604      	mov	r4, r0
  407c20:	460d      	mov	r5, r1
  407c22:	f000 f905 	bl	407e30 <__ieee754_acos>
  407c26:	f998 3000 	ldrsb.w	r3, [r8]
  407c2a:	3301      	adds	r3, #1
  407c2c:	4606      	mov	r6, r0
  407c2e:	460f      	mov	r7, r1
  407c30:	d02e      	beq.n	407c90 <acos+0x7c>
  407c32:	4622      	mov	r2, r4
  407c34:	462b      	mov	r3, r5
  407c36:	4620      	mov	r0, r4
  407c38:	4629      	mov	r1, r5
  407c3a:	f002 ffd9 	bl	40abf0 <__aeabi_dcmpun>
  407c3e:	4681      	mov	r9, r0
  407c40:	bb30      	cbnz	r0, 407c90 <acos+0x7c>
  407c42:	4620      	mov	r0, r4
  407c44:	4629      	mov	r1, r5
  407c46:	f002 fa65 	bl	40a114 <fabs>
  407c4a:	2200      	movs	r2, #0
  407c4c:	4b19      	ldr	r3, [pc, #100]	; (407cb4 <acos+0xa0>)
  407c4e:	f002 ffc5 	bl	40abdc <__aeabi_dcmpgt>
  407c52:	b1e8      	cbz	r0, 407c90 <acos+0x7c>
  407c54:	4b18      	ldr	r3, [pc, #96]	; (407cb8 <acos+0xa4>)
  407c56:	4819      	ldr	r0, [pc, #100]	; (407cbc <acos+0xa8>)
  407c58:	f8cd 9020 	str.w	r9, [sp, #32]
  407c5c:	2201      	movs	r2, #1
  407c5e:	e88d 000c 	stmia.w	sp, {r2, r3}
  407c62:	e9cd 4504 	strd	r4, r5, [sp, #16]
  407c66:	e9cd 4502 	strd	r4, r5, [sp, #8]
  407c6a:	f002 fae3 	bl	40a234 <nan>
  407c6e:	f998 3000 	ldrsb.w	r3, [r8]
  407c72:	2b02      	cmp	r3, #2
  407c74:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407c78:	d00f      	beq.n	407c9a <acos+0x86>
  407c7a:	4668      	mov	r0, sp
  407c7c:	f002 fad8 	bl	40a230 <matherr>
  407c80:	b158      	cbz	r0, 407c9a <acos+0x86>
  407c82:	9b08      	ldr	r3, [sp, #32]
  407c84:	b983      	cbnz	r3, 407ca8 <acos+0x94>
  407c86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  407c8a:	b00b      	add	sp, #44	; 0x2c
  407c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407c90:	4630      	mov	r0, r6
  407c92:	4639      	mov	r1, r7
  407c94:	b00b      	add	sp, #44	; 0x2c
  407c96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407c9a:	f003 fcbd 	bl	40b618 <__errno>
  407c9e:	2321      	movs	r3, #33	; 0x21
  407ca0:	6003      	str	r3, [r0, #0]
  407ca2:	9b08      	ldr	r3, [sp, #32]
  407ca4:	2b00      	cmp	r3, #0
  407ca6:	d0ee      	beq.n	407c86 <acos+0x72>
  407ca8:	f003 fcb6 	bl	40b618 <__errno>
  407cac:	9b08      	ldr	r3, [sp, #32]
  407cae:	6003      	str	r3, [r0, #0]
  407cb0:	e7e9      	b.n	407c86 <acos+0x72>
  407cb2:	bf00      	nop
  407cb4:	3ff00000 	.word	0x3ff00000
  407cb8:	0040ba8c 	.word	0x0040ba8c
  407cbc:	0040ba98 	.word	0x0040ba98
  407cc0:	2000003c 	.word	0x2000003c

00407cc4 <asin>:
  407cc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407cc8:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 407d70 <asin+0xac>
  407ccc:	b08b      	sub	sp, #44	; 0x2c
  407cce:	4604      	mov	r4, r0
  407cd0:	460d      	mov	r5, r1
  407cd2:	f000 fb01 	bl	4082d8 <__ieee754_asin>
  407cd6:	f998 3000 	ldrsb.w	r3, [r8]
  407cda:	3301      	adds	r3, #1
  407cdc:	4606      	mov	r6, r0
  407cde:	460f      	mov	r7, r1
  407ce0:	d02e      	beq.n	407d40 <asin+0x7c>
  407ce2:	4622      	mov	r2, r4
  407ce4:	462b      	mov	r3, r5
  407ce6:	4620      	mov	r0, r4
  407ce8:	4629      	mov	r1, r5
  407cea:	f002 ff81 	bl	40abf0 <__aeabi_dcmpun>
  407cee:	4681      	mov	r9, r0
  407cf0:	bb30      	cbnz	r0, 407d40 <asin+0x7c>
  407cf2:	4620      	mov	r0, r4
  407cf4:	4629      	mov	r1, r5
  407cf6:	f002 fa0d 	bl	40a114 <fabs>
  407cfa:	2200      	movs	r2, #0
  407cfc:	4b19      	ldr	r3, [pc, #100]	; (407d64 <asin+0xa0>)
  407cfe:	f002 ff6d 	bl	40abdc <__aeabi_dcmpgt>
  407d02:	b1e8      	cbz	r0, 407d40 <asin+0x7c>
  407d04:	4b18      	ldr	r3, [pc, #96]	; (407d68 <asin+0xa4>)
  407d06:	4819      	ldr	r0, [pc, #100]	; (407d6c <asin+0xa8>)
  407d08:	f8cd 9020 	str.w	r9, [sp, #32]
  407d0c:	2201      	movs	r2, #1
  407d0e:	e88d 000c 	stmia.w	sp, {r2, r3}
  407d12:	e9cd 4504 	strd	r4, r5, [sp, #16]
  407d16:	e9cd 4502 	strd	r4, r5, [sp, #8]
  407d1a:	f002 fa8b 	bl	40a234 <nan>
  407d1e:	f998 3000 	ldrsb.w	r3, [r8]
  407d22:	2b02      	cmp	r3, #2
  407d24:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407d28:	d00f      	beq.n	407d4a <asin+0x86>
  407d2a:	4668      	mov	r0, sp
  407d2c:	f002 fa80 	bl	40a230 <matherr>
  407d30:	b158      	cbz	r0, 407d4a <asin+0x86>
  407d32:	9b08      	ldr	r3, [sp, #32]
  407d34:	b983      	cbnz	r3, 407d58 <asin+0x94>
  407d36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  407d3a:	b00b      	add	sp, #44	; 0x2c
  407d3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407d40:	4630      	mov	r0, r6
  407d42:	4639      	mov	r1, r7
  407d44:	b00b      	add	sp, #44	; 0x2c
  407d46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407d4a:	f003 fc65 	bl	40b618 <__errno>
  407d4e:	2321      	movs	r3, #33	; 0x21
  407d50:	6003      	str	r3, [r0, #0]
  407d52:	9b08      	ldr	r3, [sp, #32]
  407d54:	2b00      	cmp	r3, #0
  407d56:	d0ee      	beq.n	407d36 <asin+0x72>
  407d58:	f003 fc5e 	bl	40b618 <__errno>
  407d5c:	9b08      	ldr	r3, [sp, #32]
  407d5e:	6003      	str	r3, [r0, #0]
  407d60:	e7e9      	b.n	407d36 <asin+0x72>
  407d62:	bf00      	nop
  407d64:	3ff00000 	.word	0x3ff00000
  407d68:	0040ba94 	.word	0x0040ba94
  407d6c:	0040ba98 	.word	0x0040ba98
  407d70:	2000003c 	.word	0x2000003c

00407d74 <atan2>:
  407d74:	f000 bce0 	b.w	408738 <__ieee754_atan2>

00407d78 <sqrt>:
  407d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d7c:	b08b      	sub	sp, #44	; 0x2c
  407d7e:	4604      	mov	r4, r0
  407d80:	460d      	mov	r5, r1
  407d82:	f000 ffc7 	bl	408d14 <__ieee754_sqrt>
  407d86:	4b28      	ldr	r3, [pc, #160]	; (407e28 <sqrt+0xb0>)
  407d88:	f993 a000 	ldrsb.w	sl, [r3]
  407d8c:	f1ba 3fff 	cmp.w	sl, #4294967295
  407d90:	4606      	mov	r6, r0
  407d92:	460f      	mov	r7, r1
  407d94:	d012      	beq.n	407dbc <sqrt+0x44>
  407d96:	4622      	mov	r2, r4
  407d98:	462b      	mov	r3, r5
  407d9a:	4620      	mov	r0, r4
  407d9c:	4629      	mov	r1, r5
  407d9e:	f002 ff27 	bl	40abf0 <__aeabi_dcmpun>
  407da2:	4683      	mov	fp, r0
  407da4:	b950      	cbnz	r0, 407dbc <sqrt+0x44>
  407da6:	f04f 0800 	mov.w	r8, #0
  407daa:	f04f 0900 	mov.w	r9, #0
  407dae:	4642      	mov	r2, r8
  407db0:	464b      	mov	r3, r9
  407db2:	4620      	mov	r0, r4
  407db4:	4629      	mov	r1, r5
  407db6:	f002 fef3 	bl	40aba0 <__aeabi_dcmplt>
  407dba:	b920      	cbnz	r0, 407dc6 <sqrt+0x4e>
  407dbc:	4630      	mov	r0, r6
  407dbe:	4639      	mov	r1, r7
  407dc0:	b00b      	add	sp, #44	; 0x2c
  407dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407dc6:	4b19      	ldr	r3, [pc, #100]	; (407e2c <sqrt+0xb4>)
  407dc8:	f8cd b020 	str.w	fp, [sp, #32]
  407dcc:	2201      	movs	r2, #1
  407dce:	e9cd 4504 	strd	r4, r5, [sp, #16]
  407dd2:	e9cd 4502 	strd	r4, r5, [sp, #8]
  407dd6:	e88d 000c 	stmia.w	sp, {r2, r3}
  407dda:	f1ba 0f00 	cmp.w	sl, #0
  407dde:	d015      	beq.n	407e0c <sqrt+0x94>
  407de0:	4642      	mov	r2, r8
  407de2:	464b      	mov	r3, r9
  407de4:	4640      	mov	r0, r8
  407de6:	4649      	mov	r1, r9
  407de8:	f002 fd92 	bl	40a910 <__aeabi_ddiv>
  407dec:	f1ba 0f02 	cmp.w	sl, #2
  407df0:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407df4:	d10c      	bne.n	407e10 <sqrt+0x98>
  407df6:	f003 fc0f 	bl	40b618 <__errno>
  407dfa:	2321      	movs	r3, #33	; 0x21
  407dfc:	6003      	str	r3, [r0, #0]
  407dfe:	9b08      	ldr	r3, [sp, #32]
  407e00:	b963      	cbnz	r3, 407e1c <sqrt+0xa4>
  407e02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  407e06:	b00b      	add	sp, #44	; 0x2c
  407e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e0c:	e9cd 8906 	strd	r8, r9, [sp, #24]
  407e10:	4668      	mov	r0, sp
  407e12:	f002 fa0d 	bl	40a230 <matherr>
  407e16:	2800      	cmp	r0, #0
  407e18:	d1f1      	bne.n	407dfe <sqrt+0x86>
  407e1a:	e7ec      	b.n	407df6 <sqrt+0x7e>
  407e1c:	f003 fbfc 	bl	40b618 <__errno>
  407e20:	9b08      	ldr	r3, [sp, #32]
  407e22:	6003      	str	r3, [r0, #0]
  407e24:	e7ed      	b.n	407e02 <sqrt+0x8a>
  407e26:	bf00      	nop
  407e28:	2000003c 	.word	0x2000003c
  407e2c:	0040ba9c 	.word	0x0040ba9c

00407e30 <__ieee754_acos>:
  407e30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e34:	4ec4      	ldr	r6, [pc, #784]	; (408148 <__ieee754_acos+0x318>)
  407e36:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  407e3a:	42b3      	cmp	r3, r6
  407e3c:	460c      	mov	r4, r1
  407e3e:	4605      	mov	r5, r0
  407e40:	dd0d      	ble.n	407e5e <__ieee754_acos+0x2e>
  407e42:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
  407e46:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  407e4a:	4303      	orrs	r3, r0
  407e4c:	f040 80b9 	bne.w	407fc2 <__ieee754_acos+0x192>
  407e50:	2900      	cmp	r1, #0
  407e52:	f340 8140 	ble.w	4080d6 <__ieee754_acos+0x2a6>
  407e56:	2000      	movs	r0, #0
  407e58:	2100      	movs	r1, #0
  407e5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e5e:	4ebb      	ldr	r6, [pc, #748]	; (40814c <__ieee754_acos+0x31c>)
  407e60:	42b3      	cmp	r3, r6
  407e62:	f340 80a6 	ble.w	407fb2 <__ieee754_acos+0x182>
  407e66:	2900      	cmp	r1, #0
  407e68:	f2c0 8178 	blt.w	40815c <__ieee754_acos+0x32c>
  407e6c:	4602      	mov	r2, r0
  407e6e:	460b      	mov	r3, r1
  407e70:	2000      	movs	r0, #0
  407e72:	49b7      	ldr	r1, [pc, #732]	; (408150 <__ieee754_acos+0x320>)
  407e74:	f002 fa6e 	bl	40a354 <__aeabi_dsub>
  407e78:	2200      	movs	r2, #0
  407e7a:	4bb6      	ldr	r3, [pc, #728]	; (408154 <__ieee754_acos+0x324>)
  407e7c:	f002 fc1e 	bl	40a6bc <__aeabi_dmul>
  407e80:	4604      	mov	r4, r0
  407e82:	460d      	mov	r5, r1
  407e84:	f000 ff46 	bl	408d14 <__ieee754_sqrt>
  407e88:	a395      	add	r3, pc, #596	; (adr r3, 4080e0 <__ieee754_acos+0x2b0>)
  407e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  407e8e:	4689      	mov	r9, r1
  407e90:	4680      	mov	r8, r0
  407e92:	4629      	mov	r1, r5
  407e94:	4620      	mov	r0, r4
  407e96:	f002 fc11 	bl	40a6bc <__aeabi_dmul>
  407e9a:	a393      	add	r3, pc, #588	; (adr r3, 4080e8 <__ieee754_acos+0x2b8>)
  407e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ea0:	f002 fa5a 	bl	40a358 <__adddf3>
  407ea4:	4622      	mov	r2, r4
  407ea6:	462b      	mov	r3, r5
  407ea8:	f002 fc08 	bl	40a6bc <__aeabi_dmul>
  407eac:	a390      	add	r3, pc, #576	; (adr r3, 4080f0 <__ieee754_acos+0x2c0>)
  407eae:	e9d3 2300 	ldrd	r2, r3, [r3]
  407eb2:	f002 fa4f 	bl	40a354 <__aeabi_dsub>
  407eb6:	4622      	mov	r2, r4
  407eb8:	462b      	mov	r3, r5
  407eba:	f002 fbff 	bl	40a6bc <__aeabi_dmul>
  407ebe:	a38e      	add	r3, pc, #568	; (adr r3, 4080f8 <__ieee754_acos+0x2c8>)
  407ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ec4:	f002 fa48 	bl	40a358 <__adddf3>
  407ec8:	4622      	mov	r2, r4
  407eca:	462b      	mov	r3, r5
  407ecc:	f002 fbf6 	bl	40a6bc <__aeabi_dmul>
  407ed0:	a38b      	add	r3, pc, #556	; (adr r3, 408100 <__ieee754_acos+0x2d0>)
  407ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ed6:	f002 fa3d 	bl	40a354 <__aeabi_dsub>
  407eda:	4622      	mov	r2, r4
  407edc:	462b      	mov	r3, r5
  407ede:	f002 fbed 	bl	40a6bc <__aeabi_dmul>
  407ee2:	a389      	add	r3, pc, #548	; (adr r3, 408108 <__ieee754_acos+0x2d8>)
  407ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ee8:	f002 fa36 	bl	40a358 <__adddf3>
  407eec:	4622      	mov	r2, r4
  407eee:	462b      	mov	r3, r5
  407ef0:	f002 fbe4 	bl	40a6bc <__aeabi_dmul>
  407ef4:	a386      	add	r3, pc, #536	; (adr r3, 408110 <__ieee754_acos+0x2e0>)
  407ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
  407efa:	4682      	mov	sl, r0
  407efc:	468b      	mov	fp, r1
  407efe:	4620      	mov	r0, r4
  407f00:	4629      	mov	r1, r5
  407f02:	f002 fbdb 	bl	40a6bc <__aeabi_dmul>
  407f06:	a384      	add	r3, pc, #528	; (adr r3, 408118 <__ieee754_acos+0x2e8>)
  407f08:	e9d3 2300 	ldrd	r2, r3, [r3]
  407f0c:	f002 fa22 	bl	40a354 <__aeabi_dsub>
  407f10:	4622      	mov	r2, r4
  407f12:	462b      	mov	r3, r5
  407f14:	f002 fbd2 	bl	40a6bc <__aeabi_dmul>
  407f18:	a381      	add	r3, pc, #516	; (adr r3, 408120 <__ieee754_acos+0x2f0>)
  407f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  407f1e:	f002 fa1b 	bl	40a358 <__adddf3>
  407f22:	4622      	mov	r2, r4
  407f24:	462b      	mov	r3, r5
  407f26:	f002 fbc9 	bl	40a6bc <__aeabi_dmul>
  407f2a:	a37f      	add	r3, pc, #508	; (adr r3, 408128 <__ieee754_acos+0x2f8>)
  407f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407f30:	f002 fa10 	bl	40a354 <__aeabi_dsub>
  407f34:	4622      	mov	r2, r4
  407f36:	462b      	mov	r3, r5
  407f38:	f002 fbc0 	bl	40a6bc <__aeabi_dmul>
  407f3c:	2200      	movs	r2, #0
  407f3e:	4b84      	ldr	r3, [pc, #528]	; (408150 <__ieee754_acos+0x320>)
  407f40:	f002 fa0a 	bl	40a358 <__adddf3>
  407f44:	4602      	mov	r2, r0
  407f46:	460b      	mov	r3, r1
  407f48:	4650      	mov	r0, sl
  407f4a:	4659      	mov	r1, fp
  407f4c:	f002 fce0 	bl	40a910 <__aeabi_ddiv>
  407f50:	4642      	mov	r2, r8
  407f52:	464b      	mov	r3, r9
  407f54:	f002 fbb2 	bl	40a6bc <__aeabi_dmul>
  407f58:	2600      	movs	r6, #0
  407f5a:	4682      	mov	sl, r0
  407f5c:	468b      	mov	fp, r1
  407f5e:	4632      	mov	r2, r6
  407f60:	464b      	mov	r3, r9
  407f62:	4630      	mov	r0, r6
  407f64:	4649      	mov	r1, r9
  407f66:	f002 fba9 	bl	40a6bc <__aeabi_dmul>
  407f6a:	4602      	mov	r2, r0
  407f6c:	460b      	mov	r3, r1
  407f6e:	4620      	mov	r0, r4
  407f70:	4629      	mov	r1, r5
  407f72:	f002 f9ef 	bl	40a354 <__aeabi_dsub>
  407f76:	4632      	mov	r2, r6
  407f78:	4604      	mov	r4, r0
  407f7a:	460d      	mov	r5, r1
  407f7c:	464b      	mov	r3, r9
  407f7e:	4640      	mov	r0, r8
  407f80:	4649      	mov	r1, r9
  407f82:	f002 f9e9 	bl	40a358 <__adddf3>
  407f86:	4602      	mov	r2, r0
  407f88:	460b      	mov	r3, r1
  407f8a:	4620      	mov	r0, r4
  407f8c:	4629      	mov	r1, r5
  407f8e:	f002 fcbf 	bl	40a910 <__aeabi_ddiv>
  407f92:	4602      	mov	r2, r0
  407f94:	460b      	mov	r3, r1
  407f96:	4650      	mov	r0, sl
  407f98:	4659      	mov	r1, fp
  407f9a:	f002 f9dd 	bl	40a358 <__adddf3>
  407f9e:	4632      	mov	r2, r6
  407fa0:	464b      	mov	r3, r9
  407fa2:	f002 f9d9 	bl	40a358 <__adddf3>
  407fa6:	4602      	mov	r2, r0
  407fa8:	460b      	mov	r3, r1
  407faa:	f002 f9d5 	bl	40a358 <__adddf3>
  407fae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fb2:	4a69      	ldr	r2, [pc, #420]	; (408158 <__ieee754_acos+0x328>)
  407fb4:	4293      	cmp	r3, r2
  407fb6:	dc0e      	bgt.n	407fd6 <__ieee754_acos+0x1a6>
  407fb8:	a15d      	add	r1, pc, #372	; (adr r1, 408130 <__ieee754_acos+0x300>)
  407fba:	e9d1 0100 	ldrd	r0, r1, [r1]
  407fbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fc2:	4602      	mov	r2, r0
  407fc4:	460b      	mov	r3, r1
  407fc6:	f002 f9c5 	bl	40a354 <__aeabi_dsub>
  407fca:	4602      	mov	r2, r0
  407fcc:	460b      	mov	r3, r1
  407fce:	f002 fc9f 	bl	40a910 <__aeabi_ddiv>
  407fd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fd6:	4602      	mov	r2, r0
  407fd8:	460b      	mov	r3, r1
  407fda:	f002 fb6f 	bl	40a6bc <__aeabi_dmul>
  407fde:	a340      	add	r3, pc, #256	; (adr r3, 4080e0 <__ieee754_acos+0x2b0>)
  407fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
  407fe4:	4606      	mov	r6, r0
  407fe6:	460f      	mov	r7, r1
  407fe8:	f002 fb68 	bl	40a6bc <__aeabi_dmul>
  407fec:	a33e      	add	r3, pc, #248	; (adr r3, 4080e8 <__ieee754_acos+0x2b8>)
  407fee:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ff2:	f002 f9b1 	bl	40a358 <__adddf3>
  407ff6:	4632      	mov	r2, r6
  407ff8:	463b      	mov	r3, r7
  407ffa:	f002 fb5f 	bl	40a6bc <__aeabi_dmul>
  407ffe:	a33c      	add	r3, pc, #240	; (adr r3, 4080f0 <__ieee754_acos+0x2c0>)
  408000:	e9d3 2300 	ldrd	r2, r3, [r3]
  408004:	f002 f9a6 	bl	40a354 <__aeabi_dsub>
  408008:	4632      	mov	r2, r6
  40800a:	463b      	mov	r3, r7
  40800c:	f002 fb56 	bl	40a6bc <__aeabi_dmul>
  408010:	a339      	add	r3, pc, #228	; (adr r3, 4080f8 <__ieee754_acos+0x2c8>)
  408012:	e9d3 2300 	ldrd	r2, r3, [r3]
  408016:	f002 f99f 	bl	40a358 <__adddf3>
  40801a:	4632      	mov	r2, r6
  40801c:	463b      	mov	r3, r7
  40801e:	f002 fb4d 	bl	40a6bc <__aeabi_dmul>
  408022:	a337      	add	r3, pc, #220	; (adr r3, 408100 <__ieee754_acos+0x2d0>)
  408024:	e9d3 2300 	ldrd	r2, r3, [r3]
  408028:	f002 f994 	bl	40a354 <__aeabi_dsub>
  40802c:	4632      	mov	r2, r6
  40802e:	463b      	mov	r3, r7
  408030:	f002 fb44 	bl	40a6bc <__aeabi_dmul>
  408034:	a334      	add	r3, pc, #208	; (adr r3, 408108 <__ieee754_acos+0x2d8>)
  408036:	e9d3 2300 	ldrd	r2, r3, [r3]
  40803a:	f002 f98d 	bl	40a358 <__adddf3>
  40803e:	4632      	mov	r2, r6
  408040:	463b      	mov	r3, r7
  408042:	f002 fb3b 	bl	40a6bc <__aeabi_dmul>
  408046:	a332      	add	r3, pc, #200	; (adr r3, 408110 <__ieee754_acos+0x2e0>)
  408048:	e9d3 2300 	ldrd	r2, r3, [r3]
  40804c:	4680      	mov	r8, r0
  40804e:	4689      	mov	r9, r1
  408050:	4630      	mov	r0, r6
  408052:	4639      	mov	r1, r7
  408054:	f002 fb32 	bl	40a6bc <__aeabi_dmul>
  408058:	a32f      	add	r3, pc, #188	; (adr r3, 408118 <__ieee754_acos+0x2e8>)
  40805a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40805e:	f002 f979 	bl	40a354 <__aeabi_dsub>
  408062:	4632      	mov	r2, r6
  408064:	463b      	mov	r3, r7
  408066:	f002 fb29 	bl	40a6bc <__aeabi_dmul>
  40806a:	a32d      	add	r3, pc, #180	; (adr r3, 408120 <__ieee754_acos+0x2f0>)
  40806c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408070:	f002 f972 	bl	40a358 <__adddf3>
  408074:	4632      	mov	r2, r6
  408076:	463b      	mov	r3, r7
  408078:	f002 fb20 	bl	40a6bc <__aeabi_dmul>
  40807c:	a32a      	add	r3, pc, #168	; (adr r3, 408128 <__ieee754_acos+0x2f8>)
  40807e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408082:	f002 f967 	bl	40a354 <__aeabi_dsub>
  408086:	4632      	mov	r2, r6
  408088:	463b      	mov	r3, r7
  40808a:	f002 fb17 	bl	40a6bc <__aeabi_dmul>
  40808e:	2200      	movs	r2, #0
  408090:	4b2f      	ldr	r3, [pc, #188]	; (408150 <__ieee754_acos+0x320>)
  408092:	f002 f961 	bl	40a358 <__adddf3>
  408096:	4602      	mov	r2, r0
  408098:	460b      	mov	r3, r1
  40809a:	4640      	mov	r0, r8
  40809c:	4649      	mov	r1, r9
  40809e:	f002 fc37 	bl	40a910 <__aeabi_ddiv>
  4080a2:	462a      	mov	r2, r5
  4080a4:	4623      	mov	r3, r4
  4080a6:	f002 fb09 	bl	40a6bc <__aeabi_dmul>
  4080aa:	4602      	mov	r2, r0
  4080ac:	460b      	mov	r3, r1
  4080ae:	a122      	add	r1, pc, #136	; (adr r1, 408138 <__ieee754_acos+0x308>)
  4080b0:	e9d1 0100 	ldrd	r0, r1, [r1]
  4080b4:	f002 f94e 	bl	40a354 <__aeabi_dsub>
  4080b8:	4602      	mov	r2, r0
  4080ba:	460b      	mov	r3, r1
  4080bc:	4628      	mov	r0, r5
  4080be:	4621      	mov	r1, r4
  4080c0:	f002 f948 	bl	40a354 <__aeabi_dsub>
  4080c4:	4602      	mov	r2, r0
  4080c6:	460b      	mov	r3, r1
  4080c8:	a119      	add	r1, pc, #100	; (adr r1, 408130 <__ieee754_acos+0x300>)
  4080ca:	e9d1 0100 	ldrd	r0, r1, [r1]
  4080ce:	f002 f941 	bl	40a354 <__aeabi_dsub>
  4080d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080d6:	a11a      	add	r1, pc, #104	; (adr r1, 408140 <__ieee754_acos+0x310>)
  4080d8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4080dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080e0:	0dfdf709 	.word	0x0dfdf709
  4080e4:	3f023de1 	.word	0x3f023de1
  4080e8:	7501b288 	.word	0x7501b288
  4080ec:	3f49efe0 	.word	0x3f49efe0
  4080f0:	b5688f3b 	.word	0xb5688f3b
  4080f4:	3fa48228 	.word	0x3fa48228
  4080f8:	0e884455 	.word	0x0e884455
  4080fc:	3fc9c155 	.word	0x3fc9c155
  408100:	03eb6f7d 	.word	0x03eb6f7d
  408104:	3fd4d612 	.word	0x3fd4d612
  408108:	55555555 	.word	0x55555555
  40810c:	3fc55555 	.word	0x3fc55555
  408110:	b12e9282 	.word	0xb12e9282
  408114:	3fb3b8c5 	.word	0x3fb3b8c5
  408118:	1b8d0159 	.word	0x1b8d0159
  40811c:	3fe6066c 	.word	0x3fe6066c
  408120:	9c598ac8 	.word	0x9c598ac8
  408124:	40002ae5 	.word	0x40002ae5
  408128:	1c8a2d4b 	.word	0x1c8a2d4b
  40812c:	40033a27 	.word	0x40033a27
  408130:	54442d18 	.word	0x54442d18
  408134:	3ff921fb 	.word	0x3ff921fb
  408138:	33145c07 	.word	0x33145c07
  40813c:	3c91a626 	.word	0x3c91a626
  408140:	54442d18 	.word	0x54442d18
  408144:	400921fb 	.word	0x400921fb
  408148:	3fefffff 	.word	0x3fefffff
  40814c:	3fdfffff 	.word	0x3fdfffff
  408150:	3ff00000 	.word	0x3ff00000
  408154:	3fe00000 	.word	0x3fe00000
  408158:	3c600000 	.word	0x3c600000
  40815c:	2200      	movs	r2, #0
  40815e:	4b5c      	ldr	r3, [pc, #368]	; (4082d0 <__ieee754_acos+0x4a0>)
  408160:	f002 f8fa 	bl	40a358 <__adddf3>
  408164:	2200      	movs	r2, #0
  408166:	4b5b      	ldr	r3, [pc, #364]	; (4082d4 <__ieee754_acos+0x4a4>)
  408168:	f002 faa8 	bl	40a6bc <__aeabi_dmul>
  40816c:	a340      	add	r3, pc, #256	; (adr r3, 408270 <__ieee754_acos+0x440>)
  40816e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408172:	4604      	mov	r4, r0
  408174:	460d      	mov	r5, r1
  408176:	f002 faa1 	bl	40a6bc <__aeabi_dmul>
  40817a:	a33f      	add	r3, pc, #252	; (adr r3, 408278 <__ieee754_acos+0x448>)
  40817c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408180:	f002 f8ea 	bl	40a358 <__adddf3>
  408184:	4622      	mov	r2, r4
  408186:	462b      	mov	r3, r5
  408188:	f002 fa98 	bl	40a6bc <__aeabi_dmul>
  40818c:	a33c      	add	r3, pc, #240	; (adr r3, 408280 <__ieee754_acos+0x450>)
  40818e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408192:	f002 f8df 	bl	40a354 <__aeabi_dsub>
  408196:	4622      	mov	r2, r4
  408198:	462b      	mov	r3, r5
  40819a:	f002 fa8f 	bl	40a6bc <__aeabi_dmul>
  40819e:	a33a      	add	r3, pc, #232	; (adr r3, 408288 <__ieee754_acos+0x458>)
  4081a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081a4:	f002 f8d8 	bl	40a358 <__adddf3>
  4081a8:	4622      	mov	r2, r4
  4081aa:	462b      	mov	r3, r5
  4081ac:	f002 fa86 	bl	40a6bc <__aeabi_dmul>
  4081b0:	a337      	add	r3, pc, #220	; (adr r3, 408290 <__ieee754_acos+0x460>)
  4081b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081b6:	f002 f8cd 	bl	40a354 <__aeabi_dsub>
  4081ba:	4622      	mov	r2, r4
  4081bc:	462b      	mov	r3, r5
  4081be:	f002 fa7d 	bl	40a6bc <__aeabi_dmul>
  4081c2:	a335      	add	r3, pc, #212	; (adr r3, 408298 <__ieee754_acos+0x468>)
  4081c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081c8:	f002 f8c6 	bl	40a358 <__adddf3>
  4081cc:	4622      	mov	r2, r4
  4081ce:	462b      	mov	r3, r5
  4081d0:	f002 fa74 	bl	40a6bc <__aeabi_dmul>
  4081d4:	4680      	mov	r8, r0
  4081d6:	4689      	mov	r9, r1
  4081d8:	4620      	mov	r0, r4
  4081da:	4629      	mov	r1, r5
  4081dc:	f000 fd9a 	bl	408d14 <__ieee754_sqrt>
  4081e0:	a32f      	add	r3, pc, #188	; (adr r3, 4082a0 <__ieee754_acos+0x470>)
  4081e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081e6:	4606      	mov	r6, r0
  4081e8:	460f      	mov	r7, r1
  4081ea:	4620      	mov	r0, r4
  4081ec:	4629      	mov	r1, r5
  4081ee:	f002 fa65 	bl	40a6bc <__aeabi_dmul>
  4081f2:	a32d      	add	r3, pc, #180	; (adr r3, 4082a8 <__ieee754_acos+0x478>)
  4081f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081f8:	f002 f8ac 	bl	40a354 <__aeabi_dsub>
  4081fc:	4622      	mov	r2, r4
  4081fe:	462b      	mov	r3, r5
  408200:	f002 fa5c 	bl	40a6bc <__aeabi_dmul>
  408204:	a32a      	add	r3, pc, #168	; (adr r3, 4082b0 <__ieee754_acos+0x480>)
  408206:	e9d3 2300 	ldrd	r2, r3, [r3]
  40820a:	f002 f8a5 	bl	40a358 <__adddf3>
  40820e:	4622      	mov	r2, r4
  408210:	462b      	mov	r3, r5
  408212:	f002 fa53 	bl	40a6bc <__aeabi_dmul>
  408216:	a328      	add	r3, pc, #160	; (adr r3, 4082b8 <__ieee754_acos+0x488>)
  408218:	e9d3 2300 	ldrd	r2, r3, [r3]
  40821c:	f002 f89a 	bl	40a354 <__aeabi_dsub>
  408220:	4622      	mov	r2, r4
  408222:	462b      	mov	r3, r5
  408224:	f002 fa4a 	bl	40a6bc <__aeabi_dmul>
  408228:	2200      	movs	r2, #0
  40822a:	4b29      	ldr	r3, [pc, #164]	; (4082d0 <__ieee754_acos+0x4a0>)
  40822c:	f002 f894 	bl	40a358 <__adddf3>
  408230:	4602      	mov	r2, r0
  408232:	460b      	mov	r3, r1
  408234:	4640      	mov	r0, r8
  408236:	4649      	mov	r1, r9
  408238:	f002 fb6a 	bl	40a910 <__aeabi_ddiv>
  40823c:	4632      	mov	r2, r6
  40823e:	463b      	mov	r3, r7
  408240:	f002 fa3c 	bl	40a6bc <__aeabi_dmul>
  408244:	a31e      	add	r3, pc, #120	; (adr r3, 4082c0 <__ieee754_acos+0x490>)
  408246:	e9d3 2300 	ldrd	r2, r3, [r3]
  40824a:	f002 f883 	bl	40a354 <__aeabi_dsub>
  40824e:	4632      	mov	r2, r6
  408250:	463b      	mov	r3, r7
  408252:	f002 f881 	bl	40a358 <__adddf3>
  408256:	4602      	mov	r2, r0
  408258:	460b      	mov	r3, r1
  40825a:	f002 f87d 	bl	40a358 <__adddf3>
  40825e:	4602      	mov	r2, r0
  408260:	460b      	mov	r3, r1
  408262:	a119      	add	r1, pc, #100	; (adr r1, 4082c8 <__ieee754_acos+0x498>)
  408264:	e9d1 0100 	ldrd	r0, r1, [r1]
  408268:	f002 f874 	bl	40a354 <__aeabi_dsub>
  40826c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408270:	0dfdf709 	.word	0x0dfdf709
  408274:	3f023de1 	.word	0x3f023de1
  408278:	7501b288 	.word	0x7501b288
  40827c:	3f49efe0 	.word	0x3f49efe0
  408280:	b5688f3b 	.word	0xb5688f3b
  408284:	3fa48228 	.word	0x3fa48228
  408288:	0e884455 	.word	0x0e884455
  40828c:	3fc9c155 	.word	0x3fc9c155
  408290:	03eb6f7d 	.word	0x03eb6f7d
  408294:	3fd4d612 	.word	0x3fd4d612
  408298:	55555555 	.word	0x55555555
  40829c:	3fc55555 	.word	0x3fc55555
  4082a0:	b12e9282 	.word	0xb12e9282
  4082a4:	3fb3b8c5 	.word	0x3fb3b8c5
  4082a8:	1b8d0159 	.word	0x1b8d0159
  4082ac:	3fe6066c 	.word	0x3fe6066c
  4082b0:	9c598ac8 	.word	0x9c598ac8
  4082b4:	40002ae5 	.word	0x40002ae5
  4082b8:	1c8a2d4b 	.word	0x1c8a2d4b
  4082bc:	40033a27 	.word	0x40033a27
  4082c0:	33145c07 	.word	0x33145c07
  4082c4:	3c91a626 	.word	0x3c91a626
  4082c8:	54442d18 	.word	0x54442d18
  4082cc:	400921fb 	.word	0x400921fb
  4082d0:	3ff00000 	.word	0x3ff00000
  4082d4:	3fe00000 	.word	0x3fe00000

004082d8 <__ieee754_asin>:
  4082d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4082dc:	4bc0      	ldr	r3, [pc, #768]	; (4085e0 <__ieee754_asin+0x308>)
  4082de:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  4082e2:	4598      	cmp	r8, r3
  4082e4:	b084      	sub	sp, #16
  4082e6:	460d      	mov	r5, r1
  4082e8:	4604      	mov	r4, r0
  4082ea:	dd14      	ble.n	408316 <__ieee754_asin+0x3e>
  4082ec:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
  4082f0:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
  4082f4:	4603      	mov	r3, r0
  4082f6:	ea58 0303 	orrs.w	r3, r8, r3
  4082fa:	d023      	beq.n	408344 <__ieee754_asin+0x6c>
  4082fc:	4602      	mov	r2, r0
  4082fe:	460b      	mov	r3, r1
  408300:	f002 f828 	bl	40a354 <__aeabi_dsub>
  408304:	4602      	mov	r2, r0
  408306:	460b      	mov	r3, r1
  408308:	f002 fb02 	bl	40a910 <__aeabi_ddiv>
  40830c:	4604      	mov	r4, r0
  40830e:	4620      	mov	r0, r4
  408310:	b004      	add	sp, #16
  408312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408316:	4bb3      	ldr	r3, [pc, #716]	; (4085e4 <__ieee754_asin+0x30c>)
  408318:	4598      	cmp	r8, r3
  40831a:	468a      	mov	sl, r1
  40831c:	dc2b      	bgt.n	408376 <__ieee754_asin+0x9e>
  40831e:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
  408322:	f280 8167 	bge.w	4085f4 <__ieee754_asin+0x31c>
  408326:	a392      	add	r3, pc, #584	; (adr r3, 408570 <__ieee754_asin+0x298>)
  408328:	e9d3 2300 	ldrd	r2, r3, [r3]
  40832c:	f002 f814 	bl	40a358 <__adddf3>
  408330:	2200      	movs	r2, #0
  408332:	4bad      	ldr	r3, [pc, #692]	; (4085e8 <__ieee754_asin+0x310>)
  408334:	f002 fc52 	bl	40abdc <__aeabi_dcmpgt>
  408338:	b1e8      	cbz	r0, 408376 <__ieee754_asin+0x9e>
  40833a:	4629      	mov	r1, r5
  40833c:	4620      	mov	r0, r4
  40833e:	b004      	add	sp, #16
  408340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408344:	a38c      	add	r3, pc, #560	; (adr r3, 408578 <__ieee754_asin+0x2a0>)
  408346:	e9d3 2300 	ldrd	r2, r3, [r3]
  40834a:	f002 f9b7 	bl	40a6bc <__aeabi_dmul>
  40834e:	a38c      	add	r3, pc, #560	; (adr r3, 408580 <__ieee754_asin+0x2a8>)
  408350:	e9d3 2300 	ldrd	r2, r3, [r3]
  408354:	4606      	mov	r6, r0
  408356:	460f      	mov	r7, r1
  408358:	4620      	mov	r0, r4
  40835a:	4629      	mov	r1, r5
  40835c:	f002 f9ae 	bl	40a6bc <__aeabi_dmul>
  408360:	4602      	mov	r2, r0
  408362:	460b      	mov	r3, r1
  408364:	4630      	mov	r0, r6
  408366:	4639      	mov	r1, r7
  408368:	f001 fff6 	bl	40a358 <__adddf3>
  40836c:	4604      	mov	r4, r0
  40836e:	4620      	mov	r0, r4
  408370:	b004      	add	sp, #16
  408372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408376:	4620      	mov	r0, r4
  408378:	4629      	mov	r1, r5
  40837a:	f001 fecb 	bl	40a114 <fabs>
  40837e:	4602      	mov	r2, r0
  408380:	460b      	mov	r3, r1
  408382:	2000      	movs	r0, #0
  408384:	4998      	ldr	r1, [pc, #608]	; (4085e8 <__ieee754_asin+0x310>)
  408386:	f001 ffe5 	bl	40a354 <__aeabi_dsub>
  40838a:	2200      	movs	r2, #0
  40838c:	4b97      	ldr	r3, [pc, #604]	; (4085ec <__ieee754_asin+0x314>)
  40838e:	f002 f995 	bl	40a6bc <__aeabi_dmul>
  408392:	a37d      	add	r3, pc, #500	; (adr r3, 408588 <__ieee754_asin+0x2b0>)
  408394:	e9d3 2300 	ldrd	r2, r3, [r3]
  408398:	4604      	mov	r4, r0
  40839a:	460d      	mov	r5, r1
  40839c:	f002 f98e 	bl	40a6bc <__aeabi_dmul>
  4083a0:	a37b      	add	r3, pc, #492	; (adr r3, 408590 <__ieee754_asin+0x2b8>)
  4083a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083a6:	f001 ffd7 	bl	40a358 <__adddf3>
  4083aa:	4622      	mov	r2, r4
  4083ac:	462b      	mov	r3, r5
  4083ae:	f002 f985 	bl	40a6bc <__aeabi_dmul>
  4083b2:	a379      	add	r3, pc, #484	; (adr r3, 408598 <__ieee754_asin+0x2c0>)
  4083b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083b8:	f001 ffcc 	bl	40a354 <__aeabi_dsub>
  4083bc:	4622      	mov	r2, r4
  4083be:	462b      	mov	r3, r5
  4083c0:	f002 f97c 	bl	40a6bc <__aeabi_dmul>
  4083c4:	a376      	add	r3, pc, #472	; (adr r3, 4085a0 <__ieee754_asin+0x2c8>)
  4083c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083ca:	f001 ffc5 	bl	40a358 <__adddf3>
  4083ce:	4622      	mov	r2, r4
  4083d0:	462b      	mov	r3, r5
  4083d2:	f002 f973 	bl	40a6bc <__aeabi_dmul>
  4083d6:	a374      	add	r3, pc, #464	; (adr r3, 4085a8 <__ieee754_asin+0x2d0>)
  4083d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083dc:	f001 ffba 	bl	40a354 <__aeabi_dsub>
  4083e0:	4622      	mov	r2, r4
  4083e2:	462b      	mov	r3, r5
  4083e4:	f002 f96a 	bl	40a6bc <__aeabi_dmul>
  4083e8:	a371      	add	r3, pc, #452	; (adr r3, 4085b0 <__ieee754_asin+0x2d8>)
  4083ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083ee:	f001 ffb3 	bl	40a358 <__adddf3>
  4083f2:	4622      	mov	r2, r4
  4083f4:	462b      	mov	r3, r5
  4083f6:	f002 f961 	bl	40a6bc <__aeabi_dmul>
  4083fa:	a36f      	add	r3, pc, #444	; (adr r3, 4085b8 <__ieee754_asin+0x2e0>)
  4083fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  408400:	e9cd 0100 	strd	r0, r1, [sp]
  408404:	4620      	mov	r0, r4
  408406:	4629      	mov	r1, r5
  408408:	f002 f958 	bl	40a6bc <__aeabi_dmul>
  40840c:	a36c      	add	r3, pc, #432	; (adr r3, 4085c0 <__ieee754_asin+0x2e8>)
  40840e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408412:	f001 ff9f 	bl	40a354 <__aeabi_dsub>
  408416:	4622      	mov	r2, r4
  408418:	462b      	mov	r3, r5
  40841a:	f002 f94f 	bl	40a6bc <__aeabi_dmul>
  40841e:	a36a      	add	r3, pc, #424	; (adr r3, 4085c8 <__ieee754_asin+0x2f0>)
  408420:	e9d3 2300 	ldrd	r2, r3, [r3]
  408424:	f001 ff98 	bl	40a358 <__adddf3>
  408428:	4622      	mov	r2, r4
  40842a:	462b      	mov	r3, r5
  40842c:	f002 f946 	bl	40a6bc <__aeabi_dmul>
  408430:	a367      	add	r3, pc, #412	; (adr r3, 4085d0 <__ieee754_asin+0x2f8>)
  408432:	e9d3 2300 	ldrd	r2, r3, [r3]
  408436:	f001 ff8d 	bl	40a354 <__aeabi_dsub>
  40843a:	4622      	mov	r2, r4
  40843c:	462b      	mov	r3, r5
  40843e:	f002 f93d 	bl	40a6bc <__aeabi_dmul>
  408442:	4b69      	ldr	r3, [pc, #420]	; (4085e8 <__ieee754_asin+0x310>)
  408444:	2200      	movs	r2, #0
  408446:	f001 ff87 	bl	40a358 <__adddf3>
  40844a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40844e:	4620      	mov	r0, r4
  408450:	4629      	mov	r1, r5
  408452:	f000 fc5f 	bl	408d14 <__ieee754_sqrt>
  408456:	4b66      	ldr	r3, [pc, #408]	; (4085f0 <__ieee754_asin+0x318>)
  408458:	4598      	cmp	r8, r3
  40845a:	4606      	mov	r6, r0
  40845c:	460f      	mov	r7, r1
  40845e:	dc66      	bgt.n	40852e <__ieee754_asin+0x256>
  408460:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408464:	e9dd 0100 	ldrd	r0, r1, [sp]
  408468:	f002 fa52 	bl	40a910 <__aeabi_ddiv>
  40846c:	4632      	mov	r2, r6
  40846e:	e9cd 0100 	strd	r0, r1, [sp]
  408472:	463b      	mov	r3, r7
  408474:	4630      	mov	r0, r6
  408476:	4639      	mov	r1, r7
  408478:	f001 ff6e 	bl	40a358 <__adddf3>
  40847c:	4602      	mov	r2, r0
  40847e:	460b      	mov	r3, r1
  408480:	e9dd 0100 	ldrd	r0, r1, [sp]
  408484:	f002 f91a 	bl	40a6bc <__aeabi_dmul>
  408488:	f04f 0800 	mov.w	r8, #0
  40848c:	e9cd 0100 	strd	r0, r1, [sp]
  408490:	4642      	mov	r2, r8
  408492:	463b      	mov	r3, r7
  408494:	4640      	mov	r0, r8
  408496:	4639      	mov	r1, r7
  408498:	f002 f910 	bl	40a6bc <__aeabi_dmul>
  40849c:	4602      	mov	r2, r0
  40849e:	460b      	mov	r3, r1
  4084a0:	4620      	mov	r0, r4
  4084a2:	4629      	mov	r1, r5
  4084a4:	f001 ff56 	bl	40a354 <__aeabi_dsub>
  4084a8:	4642      	mov	r2, r8
  4084aa:	4604      	mov	r4, r0
  4084ac:	460d      	mov	r5, r1
  4084ae:	463b      	mov	r3, r7
  4084b0:	4630      	mov	r0, r6
  4084b2:	4639      	mov	r1, r7
  4084b4:	f001 ff50 	bl	40a358 <__adddf3>
  4084b8:	4602      	mov	r2, r0
  4084ba:	460b      	mov	r3, r1
  4084bc:	4620      	mov	r0, r4
  4084be:	4629      	mov	r1, r5
  4084c0:	f002 fa26 	bl	40a910 <__aeabi_ddiv>
  4084c4:	4602      	mov	r2, r0
  4084c6:	460b      	mov	r3, r1
  4084c8:	f001 ff46 	bl	40a358 <__adddf3>
  4084cc:	4602      	mov	r2, r0
  4084ce:	460b      	mov	r3, r1
  4084d0:	a12b      	add	r1, pc, #172	; (adr r1, 408580 <__ieee754_asin+0x2a8>)
  4084d2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4084d6:	f001 ff3d 	bl	40a354 <__aeabi_dsub>
  4084da:	4602      	mov	r2, r0
  4084dc:	460b      	mov	r3, r1
  4084de:	e9dd 0100 	ldrd	r0, r1, [sp]
  4084e2:	f001 ff37 	bl	40a354 <__aeabi_dsub>
  4084e6:	4642      	mov	r2, r8
  4084e8:	4604      	mov	r4, r0
  4084ea:	460d      	mov	r5, r1
  4084ec:	463b      	mov	r3, r7
  4084ee:	4640      	mov	r0, r8
  4084f0:	4639      	mov	r1, r7
  4084f2:	f001 ff31 	bl	40a358 <__adddf3>
  4084f6:	4602      	mov	r2, r0
  4084f8:	460b      	mov	r3, r1
  4084fa:	a137      	add	r1, pc, #220	; (adr r1, 4085d8 <__ieee754_asin+0x300>)
  4084fc:	e9d1 0100 	ldrd	r0, r1, [r1]
  408500:	f001 ff28 	bl	40a354 <__aeabi_dsub>
  408504:	4602      	mov	r2, r0
  408506:	460b      	mov	r3, r1
  408508:	4620      	mov	r0, r4
  40850a:	4629      	mov	r1, r5
  40850c:	f001 ff22 	bl	40a354 <__aeabi_dsub>
  408510:	4602      	mov	r2, r0
  408512:	460b      	mov	r3, r1
  408514:	a130      	add	r1, pc, #192	; (adr r1, 4085d8 <__ieee754_asin+0x300>)
  408516:	e9d1 0100 	ldrd	r0, r1, [r1]
  40851a:	f001 ff1b 	bl	40a354 <__aeabi_dsub>
  40851e:	4604      	mov	r4, r0
  408520:	f1ba 0f00 	cmp.w	sl, #0
  408524:	f73f aef3 	bgt.w	40830e <__ieee754_asin+0x36>
  408528:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40852c:	e6ef      	b.n	40830e <__ieee754_asin+0x36>
  40852e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408532:	e9dd 0100 	ldrd	r0, r1, [sp]
  408536:	f002 f9eb 	bl	40a910 <__aeabi_ddiv>
  40853a:	4632      	mov	r2, r6
  40853c:	463b      	mov	r3, r7
  40853e:	f002 f8bd 	bl	40a6bc <__aeabi_dmul>
  408542:	4632      	mov	r2, r6
  408544:	463b      	mov	r3, r7
  408546:	f001 ff07 	bl	40a358 <__adddf3>
  40854a:	4602      	mov	r2, r0
  40854c:	460b      	mov	r3, r1
  40854e:	f001 ff03 	bl	40a358 <__adddf3>
  408552:	a30b      	add	r3, pc, #44	; (adr r3, 408580 <__ieee754_asin+0x2a8>)
  408554:	e9d3 2300 	ldrd	r2, r3, [r3]
  408558:	f001 fefc 	bl	40a354 <__aeabi_dsub>
  40855c:	4602      	mov	r2, r0
  40855e:	460b      	mov	r3, r1
  408560:	a105      	add	r1, pc, #20	; (adr r1, 408578 <__ieee754_asin+0x2a0>)
  408562:	e9d1 0100 	ldrd	r0, r1, [r1]
  408566:	f001 fef5 	bl	40a354 <__aeabi_dsub>
  40856a:	4604      	mov	r4, r0
  40856c:	e7d8      	b.n	408520 <__ieee754_asin+0x248>
  40856e:	bf00      	nop
  408570:	8800759c 	.word	0x8800759c
  408574:	7e37e43c 	.word	0x7e37e43c
  408578:	54442d18 	.word	0x54442d18
  40857c:	3ff921fb 	.word	0x3ff921fb
  408580:	33145c07 	.word	0x33145c07
  408584:	3c91a626 	.word	0x3c91a626
  408588:	0dfdf709 	.word	0x0dfdf709
  40858c:	3f023de1 	.word	0x3f023de1
  408590:	7501b288 	.word	0x7501b288
  408594:	3f49efe0 	.word	0x3f49efe0
  408598:	b5688f3b 	.word	0xb5688f3b
  40859c:	3fa48228 	.word	0x3fa48228
  4085a0:	0e884455 	.word	0x0e884455
  4085a4:	3fc9c155 	.word	0x3fc9c155
  4085a8:	03eb6f7d 	.word	0x03eb6f7d
  4085ac:	3fd4d612 	.word	0x3fd4d612
  4085b0:	55555555 	.word	0x55555555
  4085b4:	3fc55555 	.word	0x3fc55555
  4085b8:	b12e9282 	.word	0xb12e9282
  4085bc:	3fb3b8c5 	.word	0x3fb3b8c5
  4085c0:	1b8d0159 	.word	0x1b8d0159
  4085c4:	3fe6066c 	.word	0x3fe6066c
  4085c8:	9c598ac8 	.word	0x9c598ac8
  4085cc:	40002ae5 	.word	0x40002ae5
  4085d0:	1c8a2d4b 	.word	0x1c8a2d4b
  4085d4:	40033a27 	.word	0x40033a27
  4085d8:	54442d18 	.word	0x54442d18
  4085dc:	3fe921fb 	.word	0x3fe921fb
  4085e0:	3fefffff 	.word	0x3fefffff
  4085e4:	3fdfffff 	.word	0x3fdfffff
  4085e8:	3ff00000 	.word	0x3ff00000
  4085ec:	3fe00000 	.word	0x3fe00000
  4085f0:	3fef3332 	.word	0x3fef3332
  4085f4:	4602      	mov	r2, r0
  4085f6:	460b      	mov	r3, r1
  4085f8:	f002 f860 	bl	40a6bc <__aeabi_dmul>
  4085fc:	a338      	add	r3, pc, #224	; (adr r3, 4086e0 <__ieee754_asin+0x408>)
  4085fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  408602:	4606      	mov	r6, r0
  408604:	460f      	mov	r7, r1
  408606:	f002 f859 	bl	40a6bc <__aeabi_dmul>
  40860a:	a337      	add	r3, pc, #220	; (adr r3, 4086e8 <__ieee754_asin+0x410>)
  40860c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408610:	f001 fea2 	bl	40a358 <__adddf3>
  408614:	4632      	mov	r2, r6
  408616:	463b      	mov	r3, r7
  408618:	f002 f850 	bl	40a6bc <__aeabi_dmul>
  40861c:	a334      	add	r3, pc, #208	; (adr r3, 4086f0 <__ieee754_asin+0x418>)
  40861e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408622:	f001 fe97 	bl	40a354 <__aeabi_dsub>
  408626:	4632      	mov	r2, r6
  408628:	463b      	mov	r3, r7
  40862a:	f002 f847 	bl	40a6bc <__aeabi_dmul>
  40862e:	a332      	add	r3, pc, #200	; (adr r3, 4086f8 <__ieee754_asin+0x420>)
  408630:	e9d3 2300 	ldrd	r2, r3, [r3]
  408634:	f001 fe90 	bl	40a358 <__adddf3>
  408638:	4632      	mov	r2, r6
  40863a:	463b      	mov	r3, r7
  40863c:	f002 f83e 	bl	40a6bc <__aeabi_dmul>
  408640:	a32f      	add	r3, pc, #188	; (adr r3, 408700 <__ieee754_asin+0x428>)
  408642:	e9d3 2300 	ldrd	r2, r3, [r3]
  408646:	f001 fe85 	bl	40a354 <__aeabi_dsub>
  40864a:	4632      	mov	r2, r6
  40864c:	463b      	mov	r3, r7
  40864e:	f002 f835 	bl	40a6bc <__aeabi_dmul>
  408652:	a32d      	add	r3, pc, #180	; (adr r3, 408708 <__ieee754_asin+0x430>)
  408654:	e9d3 2300 	ldrd	r2, r3, [r3]
  408658:	f001 fe7e 	bl	40a358 <__adddf3>
  40865c:	4632      	mov	r2, r6
  40865e:	463b      	mov	r3, r7
  408660:	f002 f82c 	bl	40a6bc <__aeabi_dmul>
  408664:	a32a      	add	r3, pc, #168	; (adr r3, 408710 <__ieee754_asin+0x438>)
  408666:	e9d3 2300 	ldrd	r2, r3, [r3]
  40866a:	4680      	mov	r8, r0
  40866c:	4689      	mov	r9, r1
  40866e:	4630      	mov	r0, r6
  408670:	4639      	mov	r1, r7
  408672:	f002 f823 	bl	40a6bc <__aeabi_dmul>
  408676:	a328      	add	r3, pc, #160	; (adr r3, 408718 <__ieee754_asin+0x440>)
  408678:	e9d3 2300 	ldrd	r2, r3, [r3]
  40867c:	f001 fe6a 	bl	40a354 <__aeabi_dsub>
  408680:	4632      	mov	r2, r6
  408682:	463b      	mov	r3, r7
  408684:	f002 f81a 	bl	40a6bc <__aeabi_dmul>
  408688:	a325      	add	r3, pc, #148	; (adr r3, 408720 <__ieee754_asin+0x448>)
  40868a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40868e:	f001 fe63 	bl	40a358 <__adddf3>
  408692:	4632      	mov	r2, r6
  408694:	463b      	mov	r3, r7
  408696:	f002 f811 	bl	40a6bc <__aeabi_dmul>
  40869a:	a323      	add	r3, pc, #140	; (adr r3, 408728 <__ieee754_asin+0x450>)
  40869c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4086a0:	f001 fe58 	bl	40a354 <__aeabi_dsub>
  4086a4:	4632      	mov	r2, r6
  4086a6:	463b      	mov	r3, r7
  4086a8:	f002 f808 	bl	40a6bc <__aeabi_dmul>
  4086ac:	2200      	movs	r2, #0
  4086ae:	4b20      	ldr	r3, [pc, #128]	; (408730 <__ieee754_asin+0x458>)
  4086b0:	f001 fe52 	bl	40a358 <__adddf3>
  4086b4:	4602      	mov	r2, r0
  4086b6:	460b      	mov	r3, r1
  4086b8:	4640      	mov	r0, r8
  4086ba:	4649      	mov	r1, r9
  4086bc:	f002 f928 	bl	40a910 <__aeabi_ddiv>
  4086c0:	4622      	mov	r2, r4
  4086c2:	462b      	mov	r3, r5
  4086c4:	f001 fffa 	bl	40a6bc <__aeabi_dmul>
  4086c8:	4622      	mov	r2, r4
  4086ca:	462b      	mov	r3, r5
  4086cc:	f001 fe44 	bl	40a358 <__adddf3>
  4086d0:	4604      	mov	r4, r0
  4086d2:	4620      	mov	r0, r4
  4086d4:	b004      	add	sp, #16
  4086d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4086da:	bf00      	nop
  4086dc:	f3af 8000 	nop.w
  4086e0:	0dfdf709 	.word	0x0dfdf709
  4086e4:	3f023de1 	.word	0x3f023de1
  4086e8:	7501b288 	.word	0x7501b288
  4086ec:	3f49efe0 	.word	0x3f49efe0
  4086f0:	b5688f3b 	.word	0xb5688f3b
  4086f4:	3fa48228 	.word	0x3fa48228
  4086f8:	0e884455 	.word	0x0e884455
  4086fc:	3fc9c155 	.word	0x3fc9c155
  408700:	03eb6f7d 	.word	0x03eb6f7d
  408704:	3fd4d612 	.word	0x3fd4d612
  408708:	55555555 	.word	0x55555555
  40870c:	3fc55555 	.word	0x3fc55555
  408710:	b12e9282 	.word	0xb12e9282
  408714:	3fb3b8c5 	.word	0x3fb3b8c5
  408718:	1b8d0159 	.word	0x1b8d0159
  40871c:	3fe6066c 	.word	0x3fe6066c
  408720:	9c598ac8 	.word	0x9c598ac8
  408724:	40002ae5 	.word	0x40002ae5
  408728:	1c8a2d4b 	.word	0x1c8a2d4b
  40872c:	40033a27 	.word	0x40033a27
  408730:	3ff00000 	.word	0x3ff00000
  408734:	00000000 	.word	0x00000000

00408738 <__ieee754_atan2>:
  408738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40873c:	4254      	negs	r4, r2
  40873e:	4314      	orrs	r4, r2
  408740:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
  408744:	f8df e180 	ldr.w	lr, [pc, #384]	; 4088c8 <__ieee754_atan2+0x190>
  408748:	ea49 74d4 	orr.w	r4, r9, r4, lsr #31
  40874c:	4574      	cmp	r4, lr
  40874e:	4606      	mov	r6, r0
  408750:	460d      	mov	r5, r1
  408752:	d83e      	bhi.n	4087d2 <__ieee754_atan2+0x9a>
  408754:	4244      	negs	r4, r0
  408756:	4304      	orrs	r4, r0
  408758:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  40875c:	ea4b 74d4 	orr.w	r4, fp, r4, lsr #31
  408760:	4574      	cmp	r4, lr
  408762:	468a      	mov	sl, r1
  408764:	d835      	bhi.n	4087d2 <__ieee754_atan2+0x9a>
  408766:	f103 4440 	add.w	r4, r3, #3221225472	; 0xc0000000
  40876a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
  40876e:	4314      	orrs	r4, r2
  408770:	d044      	beq.n	4087fc <__ieee754_atan2+0xc4>
  408772:	179c      	asrs	r4, r3, #30
  408774:	f004 0402 	and.w	r4, r4, #2
  408778:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
  40877c:	ea50 010b 	orrs.w	r1, r0, fp
  408780:	d02f      	beq.n	4087e2 <__ieee754_atan2+0xaa>
  408782:	ea52 0109 	orrs.w	r1, r2, r9
  408786:	d033      	beq.n	4087f0 <__ieee754_atan2+0xb8>
  408788:	45f1      	cmp	r9, lr
  40878a:	d046      	beq.n	40881a <__ieee754_atan2+0xe2>
  40878c:	45f3      	cmp	fp, lr
  40878e:	d02f      	beq.n	4087f0 <__ieee754_atan2+0xb8>
  408790:	ebc9 090b 	rsb	r9, r9, fp
  408794:	ea4f 5929 	mov.w	r9, r9, asr #20
  408798:	f1b9 0f3c 	cmp.w	r9, #60	; 0x3c
  40879c:	dc34      	bgt.n	408808 <__ieee754_atan2+0xd0>
  40879e:	2b00      	cmp	r3, #0
  4087a0:	db57      	blt.n	408852 <__ieee754_atan2+0x11a>
  4087a2:	4630      	mov	r0, r6
  4087a4:	4629      	mov	r1, r5
  4087a6:	f002 f8b3 	bl	40a910 <__aeabi_ddiv>
  4087aa:	f001 fcb3 	bl	40a114 <fabs>
  4087ae:	f001 fb13 	bl	409dd8 <atan>
  4087b2:	2c01      	cmp	r4, #1
  4087b4:	d04a      	beq.n	40884c <__ieee754_atan2+0x114>
  4087b6:	2c02      	cmp	r4, #2
  4087b8:	d03b      	beq.n	408832 <__ieee754_atan2+0xfa>
  4087ba:	b184      	cbz	r4, 4087de <__ieee754_atan2+0xa6>
  4087bc:	a332      	add	r3, pc, #200	; (adr r3, 408888 <__ieee754_atan2+0x150>)
  4087be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4087c2:	f001 fdc7 	bl	40a354 <__aeabi_dsub>
  4087c6:	a332      	add	r3, pc, #200	; (adr r3, 408890 <__ieee754_atan2+0x158>)
  4087c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4087cc:	f001 fdc2 	bl	40a354 <__aeabi_dsub>
  4087d0:	e005      	b.n	4087de <__ieee754_atan2+0xa6>
  4087d2:	4610      	mov	r0, r2
  4087d4:	4619      	mov	r1, r3
  4087d6:	4632      	mov	r2, r6
  4087d8:	462b      	mov	r3, r5
  4087da:	f001 fdbd 	bl	40a358 <__adddf3>
  4087de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4087e2:	2c02      	cmp	r4, #2
  4087e4:	d014      	beq.n	408810 <__ieee754_atan2+0xd8>
  4087e6:	2c03      	cmp	r4, #3
  4087e8:	d10c      	bne.n	408804 <__ieee754_atan2+0xcc>
  4087ea:	482d      	ldr	r0, [pc, #180]	; (4088a0 <__ieee754_atan2+0x168>)
  4087ec:	492d      	ldr	r1, [pc, #180]	; (4088a4 <__ieee754_atan2+0x16c>)
  4087ee:	e7f6      	b.n	4087de <__ieee754_atan2+0xa6>
  4087f0:	f1ba 0f00 	cmp.w	sl, #0
  4087f4:	482a      	ldr	r0, [pc, #168]	; (4088a0 <__ieee754_atan2+0x168>)
  4087f6:	db0e      	blt.n	408816 <__ieee754_atan2+0xde>
  4087f8:	492b      	ldr	r1, [pc, #172]	; (4088a8 <__ieee754_atan2+0x170>)
  4087fa:	e7f0      	b.n	4087de <__ieee754_atan2+0xa6>
  4087fc:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408800:	f001 baea 	b.w	409dd8 <atan>
  408804:	4629      	mov	r1, r5
  408806:	e7ea      	b.n	4087de <__ieee754_atan2+0xa6>
  408808:	a123      	add	r1, pc, #140	; (adr r1, 408898 <__ieee754_atan2+0x160>)
  40880a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40880e:	e7d0      	b.n	4087b2 <__ieee754_atan2+0x7a>
  408810:	4823      	ldr	r0, [pc, #140]	; (4088a0 <__ieee754_atan2+0x168>)
  408812:	4926      	ldr	r1, [pc, #152]	; (4088ac <__ieee754_atan2+0x174>)
  408814:	e7e3      	b.n	4087de <__ieee754_atan2+0xa6>
  408816:	4926      	ldr	r1, [pc, #152]	; (4088b0 <__ieee754_atan2+0x178>)
  408818:	e7e1      	b.n	4087de <__ieee754_atan2+0xa6>
  40881a:	45cb      	cmp	fp, r9
  40881c:	d01f      	beq.n	40885e <__ieee754_atan2+0x126>
  40881e:	2c02      	cmp	r4, #2
  408820:	d0f6      	beq.n	408810 <__ieee754_atan2+0xd8>
  408822:	2c03      	cmp	r4, #3
  408824:	d0e1      	beq.n	4087ea <__ieee754_atan2+0xb2>
  408826:	2c01      	cmp	r4, #1
  408828:	f04f 0000 	mov.w	r0, #0
  40882c:	d020      	beq.n	408870 <__ieee754_atan2+0x138>
  40882e:	4601      	mov	r1, r0
  408830:	e7d5      	b.n	4087de <__ieee754_atan2+0xa6>
  408832:	a315      	add	r3, pc, #84	; (adr r3, 408888 <__ieee754_atan2+0x150>)
  408834:	e9d3 2300 	ldrd	r2, r3, [r3]
  408838:	f001 fd8c 	bl	40a354 <__aeabi_dsub>
  40883c:	4602      	mov	r2, r0
  40883e:	460b      	mov	r3, r1
  408840:	a113      	add	r1, pc, #76	; (adr r1, 408890 <__ieee754_atan2+0x158>)
  408842:	e9d1 0100 	ldrd	r0, r1, [r1]
  408846:	f001 fd85 	bl	40a354 <__aeabi_dsub>
  40884a:	e7c8      	b.n	4087de <__ieee754_atan2+0xa6>
  40884c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  408850:	e7c5      	b.n	4087de <__ieee754_atan2+0xa6>
  408852:	f119 0f3c 	cmn.w	r9, #60	; 0x3c
  408856:	daa4      	bge.n	4087a2 <__ieee754_atan2+0x6a>
  408858:	2000      	movs	r0, #0
  40885a:	2100      	movs	r1, #0
  40885c:	e7a9      	b.n	4087b2 <__ieee754_atan2+0x7a>
  40885e:	2c02      	cmp	r4, #2
  408860:	d00e      	beq.n	408880 <__ieee754_atan2+0x148>
  408862:	2c03      	cmp	r4, #3
  408864:	d009      	beq.n	40887a <__ieee754_atan2+0x142>
  408866:	2c01      	cmp	r4, #1
  408868:	480d      	ldr	r0, [pc, #52]	; (4088a0 <__ieee754_atan2+0x168>)
  40886a:	d004      	beq.n	408876 <__ieee754_atan2+0x13e>
  40886c:	4911      	ldr	r1, [pc, #68]	; (4088b4 <__ieee754_atan2+0x17c>)
  40886e:	e7b6      	b.n	4087de <__ieee754_atan2+0xa6>
  408870:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  408874:	e7b3      	b.n	4087de <__ieee754_atan2+0xa6>
  408876:	4910      	ldr	r1, [pc, #64]	; (4088b8 <__ieee754_atan2+0x180>)
  408878:	e7b1      	b.n	4087de <__ieee754_atan2+0xa6>
  40887a:	4810      	ldr	r0, [pc, #64]	; (4088bc <__ieee754_atan2+0x184>)
  40887c:	4910      	ldr	r1, [pc, #64]	; (4088c0 <__ieee754_atan2+0x188>)
  40887e:	e7ae      	b.n	4087de <__ieee754_atan2+0xa6>
  408880:	480e      	ldr	r0, [pc, #56]	; (4088bc <__ieee754_atan2+0x184>)
  408882:	4910      	ldr	r1, [pc, #64]	; (4088c4 <__ieee754_atan2+0x18c>)
  408884:	e7ab      	b.n	4087de <__ieee754_atan2+0xa6>
  408886:	bf00      	nop
  408888:	33145c07 	.word	0x33145c07
  40888c:	3ca1a626 	.word	0x3ca1a626
  408890:	54442d18 	.word	0x54442d18
  408894:	400921fb 	.word	0x400921fb
  408898:	54442d18 	.word	0x54442d18
  40889c:	3ff921fb 	.word	0x3ff921fb
  4088a0:	54442d18 	.word	0x54442d18
  4088a4:	c00921fb 	.word	0xc00921fb
  4088a8:	3ff921fb 	.word	0x3ff921fb
  4088ac:	400921fb 	.word	0x400921fb
  4088b0:	bff921fb 	.word	0xbff921fb
  4088b4:	3fe921fb 	.word	0x3fe921fb
  4088b8:	bfe921fb 	.word	0xbfe921fb
  4088bc:	7f3321d2 	.word	0x7f3321d2
  4088c0:	c002d97c 	.word	0xc002d97c
  4088c4:	4002d97c 	.word	0x4002d97c
  4088c8:	7ff00000 	.word	0x7ff00000
  4088cc:	00000000 	.word	0x00000000

004088d0 <__ieee754_rem_pio2>:
  4088d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4088d4:	4e94      	ldr	r6, [pc, #592]	; (408b28 <__ieee754_rem_pio2+0x258>)
  4088d6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4088da:	42b7      	cmp	r7, r6
  4088dc:	b091      	sub	sp, #68	; 0x44
  4088de:	f340 8082 	ble.w	4089e6 <__ieee754_rem_pio2+0x116>
  4088e2:	4692      	mov	sl, r2
  4088e4:	4a91      	ldr	r2, [pc, #580]	; (408b2c <__ieee754_rem_pio2+0x25c>)
  4088e6:	4297      	cmp	r7, r2
  4088e8:	460c      	mov	r4, r1
  4088ea:	dc26      	bgt.n	40893a <__ieee754_rem_pio2+0x6a>
  4088ec:	2900      	cmp	r1, #0
  4088ee:	a384      	add	r3, pc, #528	; (adr r3, 408b00 <__ieee754_rem_pio2+0x230>)
  4088f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4088f4:	f340 81a8 	ble.w	408c48 <__ieee754_rem_pio2+0x378>
  4088f8:	f001 fd2c 	bl	40a354 <__aeabi_dsub>
  4088fc:	4b8c      	ldr	r3, [pc, #560]	; (408b30 <__ieee754_rem_pio2+0x260>)
  4088fe:	429f      	cmp	r7, r3
  408900:	4604      	mov	r4, r0
  408902:	460d      	mov	r5, r1
  408904:	f000 8084 	beq.w	408a10 <__ieee754_rem_pio2+0x140>
  408908:	a37f      	add	r3, pc, #508	; (adr r3, 408b08 <__ieee754_rem_pio2+0x238>)
  40890a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40890e:	f001 fd21 	bl	40a354 <__aeabi_dsub>
  408912:	4602      	mov	r2, r0
  408914:	460b      	mov	r3, r1
  408916:	e9ca 2300 	strd	r2, r3, [sl]
  40891a:	4620      	mov	r0, r4
  40891c:	4629      	mov	r1, r5
  40891e:	f001 fd19 	bl	40a354 <__aeabi_dsub>
  408922:	a379      	add	r3, pc, #484	; (adr r3, 408b08 <__ieee754_rem_pio2+0x238>)
  408924:	e9d3 2300 	ldrd	r2, r3, [r3]
  408928:	f001 fd14 	bl	40a354 <__aeabi_dsub>
  40892c:	2501      	movs	r5, #1
  40892e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  408932:	4628      	mov	r0, r5
  408934:	b011      	add	sp, #68	; 0x44
  408936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40893a:	4a7e      	ldr	r2, [pc, #504]	; (408b34 <__ieee754_rem_pio2+0x264>)
  40893c:	4297      	cmp	r7, r2
  40893e:	f340 8084 	ble.w	408a4a <__ieee754_rem_pio2+0x17a>
  408942:	4a7d      	ldr	r2, [pc, #500]	; (408b38 <__ieee754_rem_pio2+0x268>)
  408944:	4297      	cmp	r7, r2
  408946:	dc59      	bgt.n	4089fc <__ieee754_rem_pio2+0x12c>
  408948:	153d      	asrs	r5, r7, #20
  40894a:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  40894e:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  408952:	4619      	mov	r1, r3
  408954:	461f      	mov	r7, r3
  408956:	4606      	mov	r6, r0
  408958:	f002 f960 	bl	40ac1c <__aeabi_d2iz>
  40895c:	f001 fe48 	bl	40a5f0 <__aeabi_i2d>
  408960:	4680      	mov	r8, r0
  408962:	4689      	mov	r9, r1
  408964:	4602      	mov	r2, r0
  408966:	460b      	mov	r3, r1
  408968:	4630      	mov	r0, r6
  40896a:	4639      	mov	r1, r7
  40896c:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  408970:	f001 fcf0 	bl	40a354 <__aeabi_dsub>
  408974:	2200      	movs	r2, #0
  408976:	4b71      	ldr	r3, [pc, #452]	; (408b3c <__ieee754_rem_pio2+0x26c>)
  408978:	f001 fea0 	bl	40a6bc <__aeabi_dmul>
  40897c:	4689      	mov	r9, r1
  40897e:	4680      	mov	r8, r0
  408980:	f002 f94c 	bl	40ac1c <__aeabi_d2iz>
  408984:	f001 fe34 	bl	40a5f0 <__aeabi_i2d>
  408988:	4602      	mov	r2, r0
  40898a:	460b      	mov	r3, r1
  40898c:	4606      	mov	r6, r0
  40898e:	460f      	mov	r7, r1
  408990:	4640      	mov	r0, r8
  408992:	4649      	mov	r1, r9
  408994:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  408998:	f001 fcdc 	bl	40a354 <__aeabi_dsub>
  40899c:	2200      	movs	r2, #0
  40899e:	4b67      	ldr	r3, [pc, #412]	; (408b3c <__ieee754_rem_pio2+0x26c>)
  4089a0:	f001 fe8c 	bl	40a6bc <__aeabi_dmul>
  4089a4:	2200      	movs	r2, #0
  4089a6:	2300      	movs	r3, #0
  4089a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  4089ac:	f002 f8ee 	bl	40ab8c <__aeabi_dcmpeq>
  4089b0:	2800      	cmp	r0, #0
  4089b2:	f000 8175 	beq.w	408ca0 <__ieee754_rem_pio2+0x3d0>
  4089b6:	2300      	movs	r3, #0
  4089b8:	4630      	mov	r0, r6
  4089ba:	4639      	mov	r1, r7
  4089bc:	2200      	movs	r2, #0
  4089be:	f002 f8e5 	bl	40ab8c <__aeabi_dcmpeq>
  4089c2:	2800      	cmp	r0, #0
  4089c4:	bf14      	ite	ne
  4089c6:	2301      	movne	r3, #1
  4089c8:	2302      	moveq	r3, #2
  4089ca:	4a5d      	ldr	r2, [pc, #372]	; (408b40 <__ieee754_rem_pio2+0x270>)
  4089cc:	9201      	str	r2, [sp, #4]
  4089ce:	2102      	movs	r1, #2
  4089d0:	9100      	str	r1, [sp, #0]
  4089d2:	462a      	mov	r2, r5
  4089d4:	4651      	mov	r1, sl
  4089d6:	a80a      	add	r0, sp, #40	; 0x28
  4089d8:	f000 fb82 	bl	4090e0 <__kernel_rem_pio2>
  4089dc:	2c00      	cmp	r4, #0
  4089de:	f2c0 8151 	blt.w	408c84 <__ieee754_rem_pio2+0x3b4>
  4089e2:	4605      	mov	r5, r0
  4089e4:	e006      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  4089e6:	e9c2 0100 	strd	r0, r1, [r2]
  4089ea:	2500      	movs	r5, #0
  4089ec:	2400      	movs	r4, #0
  4089ee:	e9c2 4502 	strd	r4, r5, [r2, #8]
  4089f2:	2500      	movs	r5, #0
  4089f4:	4628      	mov	r0, r5
  4089f6:	b011      	add	sp, #68	; 0x44
  4089f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4089fc:	4602      	mov	r2, r0
  4089fe:	460b      	mov	r3, r1
  408a00:	f001 fca8 	bl	40a354 <__aeabi_dsub>
  408a04:	2500      	movs	r5, #0
  408a06:	e9ca 0102 	strd	r0, r1, [sl, #8]
  408a0a:	e9ca 0100 	strd	r0, r1, [sl]
  408a0e:	e7f1      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  408a10:	a33f      	add	r3, pc, #252	; (adr r3, 408b10 <__ieee754_rem_pio2+0x240>)
  408a12:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a16:	f001 fc9d 	bl	40a354 <__aeabi_dsub>
  408a1a:	a33f      	add	r3, pc, #252	; (adr r3, 408b18 <__ieee754_rem_pio2+0x248>)
  408a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a20:	460d      	mov	r5, r1
  408a22:	4604      	mov	r4, r0
  408a24:	f001 fc96 	bl	40a354 <__aeabi_dsub>
  408a28:	4602      	mov	r2, r0
  408a2a:	460b      	mov	r3, r1
  408a2c:	e9ca 2300 	strd	r2, r3, [sl]
  408a30:	4629      	mov	r1, r5
  408a32:	4620      	mov	r0, r4
  408a34:	f001 fc8e 	bl	40a354 <__aeabi_dsub>
  408a38:	a337      	add	r3, pc, #220	; (adr r3, 408b18 <__ieee754_rem_pio2+0x248>)
  408a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a3e:	f001 fc89 	bl	40a354 <__aeabi_dsub>
  408a42:	2501      	movs	r5, #1
  408a44:	e9ca 0102 	strd	r0, r1, [sl, #8]
  408a48:	e7d4      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  408a4a:	f001 fb63 	bl	40a114 <fabs>
  408a4e:	a334      	add	r3, pc, #208	; (adr r3, 408b20 <__ieee754_rem_pio2+0x250>)
  408a50:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a54:	4680      	mov	r8, r0
  408a56:	4689      	mov	r9, r1
  408a58:	f001 fe30 	bl	40a6bc <__aeabi_dmul>
  408a5c:	2200      	movs	r2, #0
  408a5e:	4b39      	ldr	r3, [pc, #228]	; (408b44 <__ieee754_rem_pio2+0x274>)
  408a60:	f001 fc7a 	bl	40a358 <__adddf3>
  408a64:	f002 f8da 	bl	40ac1c <__aeabi_d2iz>
  408a68:	4605      	mov	r5, r0
  408a6a:	f001 fdc1 	bl	40a5f0 <__aeabi_i2d>
  408a6e:	a324      	add	r3, pc, #144	; (adr r3, 408b00 <__ieee754_rem_pio2+0x230>)
  408a70:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408a78:	f001 fe20 	bl	40a6bc <__aeabi_dmul>
  408a7c:	4602      	mov	r2, r0
  408a7e:	460b      	mov	r3, r1
  408a80:	4640      	mov	r0, r8
  408a82:	4649      	mov	r1, r9
  408a84:	f001 fc66 	bl	40a354 <__aeabi_dsub>
  408a88:	a31f      	add	r3, pc, #124	; (adr r3, 408b08 <__ieee754_rem_pio2+0x238>)
  408a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a8e:	4680      	mov	r8, r0
  408a90:	4689      	mov	r9, r1
  408a92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408a96:	f001 fe11 	bl	40a6bc <__aeabi_dmul>
  408a9a:	2d1f      	cmp	r5, #31
  408a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408aa0:	dc54      	bgt.n	408b4c <__ieee754_rem_pio2+0x27c>
  408aa2:	4b29      	ldr	r3, [pc, #164]	; (408b48 <__ieee754_rem_pio2+0x278>)
  408aa4:	1e6a      	subs	r2, r5, #1
  408aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408aaa:	429f      	cmp	r7, r3
  408aac:	d04e      	beq.n	408b4c <__ieee754_rem_pio2+0x27c>
  408aae:	4602      	mov	r2, r0
  408ab0:	460b      	mov	r3, r1
  408ab2:	4640      	mov	r0, r8
  408ab4:	4649      	mov	r1, r9
  408ab6:	f001 fc4d 	bl	40a354 <__aeabi_dsub>
  408aba:	4602      	mov	r2, r0
  408abc:	460b      	mov	r3, r1
  408abe:	e9ca 2300 	strd	r2, r3, [sl]
  408ac2:	4683      	mov	fp, r0
  408ac4:	460e      	mov	r6, r1
  408ac6:	465a      	mov	r2, fp
  408ac8:	4633      	mov	r3, r6
  408aca:	4640      	mov	r0, r8
  408acc:	4649      	mov	r1, r9
  408ace:	f001 fc41 	bl	40a354 <__aeabi_dsub>
  408ad2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408ad6:	f001 fc3d 	bl	40a354 <__aeabi_dsub>
  408ada:	2c00      	cmp	r4, #0
  408adc:	4602      	mov	r2, r0
  408ade:	460b      	mov	r3, r1
  408ae0:	e9ca 2302 	strd	r2, r3, [sl, #8]
  408ae4:	da86      	bge.n	4089f4 <__ieee754_rem_pio2+0x124>
  408ae6:	465b      	mov	r3, fp
  408ae8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  408aec:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  408af0:	e88a 0048 	stmia.w	sl, {r3, r6}
  408af4:	f8ca 100c 	str.w	r1, [sl, #12]
  408af8:	f8ca 0008 	str.w	r0, [sl, #8]
  408afc:	426d      	negs	r5, r5
  408afe:	e779      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  408b00:	54400000 	.word	0x54400000
  408b04:	3ff921fb 	.word	0x3ff921fb
  408b08:	1a626331 	.word	0x1a626331
  408b0c:	3dd0b461 	.word	0x3dd0b461
  408b10:	1a600000 	.word	0x1a600000
  408b14:	3dd0b461 	.word	0x3dd0b461
  408b18:	2e037073 	.word	0x2e037073
  408b1c:	3ba3198a 	.word	0x3ba3198a
  408b20:	6dc9c883 	.word	0x6dc9c883
  408b24:	3fe45f30 	.word	0x3fe45f30
  408b28:	3fe921fb 	.word	0x3fe921fb
  408b2c:	4002d97b 	.word	0x4002d97b
  408b30:	3ff921fb 	.word	0x3ff921fb
  408b34:	413921fb 	.word	0x413921fb
  408b38:	7fefffff 	.word	0x7fefffff
  408b3c:	41700000 	.word	0x41700000
  408b40:	0040bb24 	.word	0x0040bb24
  408b44:	3fe00000 	.word	0x3fe00000
  408b48:	0040baa4 	.word	0x0040baa4
  408b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408b50:	4640      	mov	r0, r8
  408b52:	4649      	mov	r1, r9
  408b54:	f001 fbfe 	bl	40a354 <__aeabi_dsub>
  408b58:	153a      	asrs	r2, r7, #20
  408b5a:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408b5e:	1ad3      	subs	r3, r2, r3
  408b60:	2b10      	cmp	r3, #16
  408b62:	4683      	mov	fp, r0
  408b64:	460e      	mov	r6, r1
  408b66:	9209      	str	r2, [sp, #36]	; 0x24
  408b68:	e9ca 0100 	strd	r0, r1, [sl]
  408b6c:	ddab      	ble.n	408ac6 <__ieee754_rem_pio2+0x1f6>
  408b6e:	a35e      	add	r3, pc, #376	; (adr r3, 408ce8 <__ieee754_rem_pio2+0x418>)
  408b70:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408b78:	f001 fda0 	bl	40a6bc <__aeabi_dmul>
  408b7c:	4606      	mov	r6, r0
  408b7e:	460f      	mov	r7, r1
  408b80:	4602      	mov	r2, r0
  408b82:	460b      	mov	r3, r1
  408b84:	4640      	mov	r0, r8
  408b86:	4649      	mov	r1, r9
  408b88:	f001 fbe4 	bl	40a354 <__aeabi_dsub>
  408b8c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  408b90:	4602      	mov	r2, r0
  408b92:	460b      	mov	r3, r1
  408b94:	4640      	mov	r0, r8
  408b96:	4649      	mov	r1, r9
  408b98:	f001 fbdc 	bl	40a354 <__aeabi_dsub>
  408b9c:	4632      	mov	r2, r6
  408b9e:	463b      	mov	r3, r7
  408ba0:	f001 fbd8 	bl	40a354 <__aeabi_dsub>
  408ba4:	a352      	add	r3, pc, #328	; (adr r3, 408cf0 <__ieee754_rem_pio2+0x420>)
  408ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
  408baa:	4606      	mov	r6, r0
  408bac:	460f      	mov	r7, r1
  408bae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408bb2:	f001 fd83 	bl	40a6bc <__aeabi_dmul>
  408bb6:	4632      	mov	r2, r6
  408bb8:	463b      	mov	r3, r7
  408bba:	f001 fbcb 	bl	40a354 <__aeabi_dsub>
  408bbe:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  408bc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408bc6:	4602      	mov	r2, r0
  408bc8:	460b      	mov	r3, r1
  408bca:	4640      	mov	r0, r8
  408bcc:	4649      	mov	r1, r9
  408bce:	f001 fbc1 	bl	40a354 <__aeabi_dsub>
  408bd2:	460b      	mov	r3, r1
  408bd4:	f3c1 570a 	ubfx	r7, r1, #20, #11
  408bd8:	460e      	mov	r6, r1
  408bda:	9909      	ldr	r1, [sp, #36]	; 0x24
  408bdc:	1bcf      	subs	r7, r1, r7
  408bde:	4602      	mov	r2, r0
  408be0:	2f31      	cmp	r7, #49	; 0x31
  408be2:	4683      	mov	fp, r0
  408be4:	e9ca 2300 	strd	r2, r3, [sl]
  408be8:	dd7a      	ble.n	408ce0 <__ieee754_rem_pio2+0x410>
  408bea:	a343      	add	r3, pc, #268	; (adr r3, 408cf8 <__ieee754_rem_pio2+0x428>)
  408bec:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408bf4:	f001 fd62 	bl	40a6bc <__aeabi_dmul>
  408bf8:	4606      	mov	r6, r0
  408bfa:	460f      	mov	r7, r1
  408bfc:	4602      	mov	r2, r0
  408bfe:	460b      	mov	r3, r1
  408c00:	4640      	mov	r0, r8
  408c02:	4649      	mov	r1, r9
  408c04:	e9cd 8906 	strd	r8, r9, [sp, #24]
  408c08:	f001 fba4 	bl	40a354 <__aeabi_dsub>
  408c0c:	4602      	mov	r2, r0
  408c0e:	460b      	mov	r3, r1
  408c10:	4680      	mov	r8, r0
  408c12:	4689      	mov	r9, r1
  408c14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408c18:	f001 fb9c 	bl	40a354 <__aeabi_dsub>
  408c1c:	4632      	mov	r2, r6
  408c1e:	463b      	mov	r3, r7
  408c20:	f001 fb98 	bl	40a354 <__aeabi_dsub>
  408c24:	a336      	add	r3, pc, #216	; (adr r3, 408d00 <__ieee754_rem_pio2+0x430>)
  408c26:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c2a:	4606      	mov	r6, r0
  408c2c:	460f      	mov	r7, r1
  408c2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408c32:	f001 fd43 	bl	40a6bc <__aeabi_dmul>
  408c36:	4632      	mov	r2, r6
  408c38:	463b      	mov	r3, r7
  408c3a:	f001 fb8b 	bl	40a354 <__aeabi_dsub>
  408c3e:	4602      	mov	r2, r0
  408c40:	460b      	mov	r3, r1
  408c42:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408c46:	e734      	b.n	408ab2 <__ieee754_rem_pio2+0x1e2>
  408c48:	f001 fb86 	bl	40a358 <__adddf3>
  408c4c:	4b30      	ldr	r3, [pc, #192]	; (408d10 <__ieee754_rem_pio2+0x440>)
  408c4e:	429f      	cmp	r7, r3
  408c50:	4604      	mov	r4, r0
  408c52:	460d      	mov	r5, r1
  408c54:	d026      	beq.n	408ca4 <__ieee754_rem_pio2+0x3d4>
  408c56:	a32c      	add	r3, pc, #176	; (adr r3, 408d08 <__ieee754_rem_pio2+0x438>)
  408c58:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c5c:	f001 fb7c 	bl	40a358 <__adddf3>
  408c60:	4602      	mov	r2, r0
  408c62:	460b      	mov	r3, r1
  408c64:	e9ca 2300 	strd	r2, r3, [sl]
  408c68:	4629      	mov	r1, r5
  408c6a:	4620      	mov	r0, r4
  408c6c:	f001 fb72 	bl	40a354 <__aeabi_dsub>
  408c70:	a325      	add	r3, pc, #148	; (adr r3, 408d08 <__ieee754_rem_pio2+0x438>)
  408c72:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c76:	f001 fb6f 	bl	40a358 <__adddf3>
  408c7a:	f04f 35ff 	mov.w	r5, #4294967295
  408c7e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  408c82:	e6b7      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  408c84:	f8da 2004 	ldr.w	r2, [sl, #4]
  408c88:	f8da 300c 	ldr.w	r3, [sl, #12]
  408c8c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  408c90:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  408c94:	4245      	negs	r5, r0
  408c96:	f8ca 2004 	str.w	r2, [sl, #4]
  408c9a:	f8ca 300c 	str.w	r3, [sl, #12]
  408c9e:	e6a9      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  408ca0:	2303      	movs	r3, #3
  408ca2:	e692      	b.n	4089ca <__ieee754_rem_pio2+0xfa>
  408ca4:	a310      	add	r3, pc, #64	; (adr r3, 408ce8 <__ieee754_rem_pio2+0x418>)
  408ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
  408caa:	f001 fb55 	bl	40a358 <__adddf3>
  408cae:	a310      	add	r3, pc, #64	; (adr r3, 408cf0 <__ieee754_rem_pio2+0x420>)
  408cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
  408cb4:	460d      	mov	r5, r1
  408cb6:	4604      	mov	r4, r0
  408cb8:	f001 fb4e 	bl	40a358 <__adddf3>
  408cbc:	4602      	mov	r2, r0
  408cbe:	460b      	mov	r3, r1
  408cc0:	e9ca 2300 	strd	r2, r3, [sl]
  408cc4:	4629      	mov	r1, r5
  408cc6:	4620      	mov	r0, r4
  408cc8:	f001 fb44 	bl	40a354 <__aeabi_dsub>
  408ccc:	a308      	add	r3, pc, #32	; (adr r3, 408cf0 <__ieee754_rem_pio2+0x420>)
  408cce:	e9d3 2300 	ldrd	r2, r3, [r3]
  408cd2:	f001 fb41 	bl	40a358 <__adddf3>
  408cd6:	f04f 35ff 	mov.w	r5, #4294967295
  408cda:	e9ca 0102 	strd	r0, r1, [sl, #8]
  408cde:	e689      	b.n	4089f4 <__ieee754_rem_pio2+0x124>
  408ce0:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  408ce4:	e6ef      	b.n	408ac6 <__ieee754_rem_pio2+0x1f6>
  408ce6:	bf00      	nop
  408ce8:	1a600000 	.word	0x1a600000
  408cec:	3dd0b461 	.word	0x3dd0b461
  408cf0:	2e037073 	.word	0x2e037073
  408cf4:	3ba3198a 	.word	0x3ba3198a
  408cf8:	2e000000 	.word	0x2e000000
  408cfc:	3ba3198a 	.word	0x3ba3198a
  408d00:	252049c1 	.word	0x252049c1
  408d04:	397b839a 	.word	0x397b839a
  408d08:	1a626331 	.word	0x1a626331
  408d0c:	3dd0b461 	.word	0x3dd0b461
  408d10:	3ff921fb 	.word	0x3ff921fb

00408d14 <__ieee754_sqrt>:
  408d14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408d18:	4e5d      	ldr	r6, [pc, #372]	; (408e90 <__ieee754_sqrt+0x17c>)
  408d1a:	46b6      	mov	lr, r6
  408d1c:	400e      	ands	r6, r1
  408d1e:	4576      	cmp	r6, lr
  408d20:	460c      	mov	r4, r1
  408d22:	4605      	mov	r5, r0
  408d24:	f000 8095 	beq.w	408e52 <__ieee754_sqrt+0x13e>
  408d28:	2900      	cmp	r1, #0
  408d2a:	460b      	mov	r3, r1
  408d2c:	4602      	mov	r2, r0
  408d2e:	dd73      	ble.n	408e18 <__ieee754_sqrt+0x104>
  408d30:	150f      	asrs	r7, r1, #20
  408d32:	d07e      	beq.n	408e32 <__ieee754_sqrt+0x11e>
  408d34:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  408d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
  408d3c:	07f8      	lsls	r0, r7, #31
  408d3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408d42:	d464      	bmi.n	408e0e <__ieee754_sqrt+0xfa>
  408d44:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  408d48:	2600      	movs	r6, #0
  408d4a:	440b      	add	r3, r1
  408d4c:	107f      	asrs	r7, r7, #1
  408d4e:	0052      	lsls	r2, r2, #1
  408d50:	46b6      	mov	lr, r6
  408d52:	2016      	movs	r0, #22
  408d54:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  408d58:	eb0e 0401 	add.w	r4, lr, r1
  408d5c:	429c      	cmp	r4, r3
  408d5e:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  408d62:	ea4f 0242 	mov.w	r2, r2, lsl #1
  408d66:	dc03      	bgt.n	408d70 <__ieee754_sqrt+0x5c>
  408d68:	1b1b      	subs	r3, r3, r4
  408d6a:	eb04 0e01 	add.w	lr, r4, r1
  408d6e:	440e      	add	r6, r1
  408d70:	3801      	subs	r0, #1
  408d72:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  408d76:	ea4f 0151 	mov.w	r1, r1, lsr #1
  408d7a:	d1ed      	bne.n	408d58 <__ieee754_sqrt+0x44>
  408d7c:	4684      	mov	ip, r0
  408d7e:	2420      	movs	r4, #32
  408d80:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  408d84:	e009      	b.n	408d9a <__ieee754_sqrt+0x86>
  408d86:	d020      	beq.n	408dca <__ieee754_sqrt+0xb6>
  408d88:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  408d8c:	3c01      	subs	r4, #1
  408d8e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  408d92:	442b      	add	r3, r5
  408d94:	ea4f 0242 	mov.w	r2, r2, lsl #1
  408d98:	d020      	beq.n	408ddc <__ieee754_sqrt+0xc8>
  408d9a:	459e      	cmp	lr, r3
  408d9c:	eb01 050c 	add.w	r5, r1, ip
  408da0:	daf1      	bge.n	408d86 <__ieee754_sqrt+0x72>
  408da2:	2d00      	cmp	r5, #0
  408da4:	eb05 0c01 	add.w	ip, r5, r1
  408da8:	db09      	blt.n	408dbe <__ieee754_sqrt+0xaa>
  408daa:	46f0      	mov	r8, lr
  408dac:	4295      	cmp	r5, r2
  408dae:	ebce 0303 	rsb	r3, lr, r3
  408db2:	d900      	bls.n	408db6 <__ieee754_sqrt+0xa2>
  408db4:	3b01      	subs	r3, #1
  408db6:	1b52      	subs	r2, r2, r5
  408db8:	4408      	add	r0, r1
  408dba:	46c6      	mov	lr, r8
  408dbc:	e7e4      	b.n	408d88 <__ieee754_sqrt+0x74>
  408dbe:	f1bc 0f00 	cmp.w	ip, #0
  408dc2:	dbf2      	blt.n	408daa <__ieee754_sqrt+0x96>
  408dc4:	f10e 0801 	add.w	r8, lr, #1
  408dc8:	e7f0      	b.n	408dac <__ieee754_sqrt+0x98>
  408dca:	4295      	cmp	r5, r2
  408dcc:	d817      	bhi.n	408dfe <__ieee754_sqrt+0xea>
  408dce:	2d00      	cmp	r5, #0
  408dd0:	eb05 0c01 	add.w	ip, r5, r1
  408dd4:	db47      	blt.n	408e66 <__ieee754_sqrt+0x152>
  408dd6:	4698      	mov	r8, r3
  408dd8:	2300      	movs	r3, #0
  408dda:	e7ec      	b.n	408db6 <__ieee754_sqrt+0xa2>
  408ddc:	4313      	orrs	r3, r2
  408dde:	d110      	bne.n	408e02 <__ieee754_sqrt+0xee>
  408de0:	0840      	lsrs	r0, r0, #1
  408de2:	1073      	asrs	r3, r6, #1
  408de4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  408de8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  408dec:	07f2      	lsls	r2, r6, #31
  408dee:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  408df2:	bf48      	it	mi
  408df4:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  408df8:	4649      	mov	r1, r9
  408dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408dfe:	4673      	mov	r3, lr
  408e00:	e7c2      	b.n	408d88 <__ieee754_sqrt+0x74>
  408e02:	1c41      	adds	r1, r0, #1
  408e04:	d033      	beq.n	408e6e <__ieee754_sqrt+0x15a>
  408e06:	f000 0301 	and.w	r3, r0, #1
  408e0a:	4418      	add	r0, r3
  408e0c:	e7e8      	b.n	408de0 <__ieee754_sqrt+0xcc>
  408e0e:	005b      	lsls	r3, r3, #1
  408e10:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  408e14:	0052      	lsls	r2, r2, #1
  408e16:	e795      	b.n	408d44 <__ieee754_sqrt+0x30>
  408e18:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  408e1c:	4306      	orrs	r6, r0
  408e1e:	d0ec      	beq.n	408dfa <__ieee754_sqrt+0xe6>
  408e20:	bb69      	cbnz	r1, 408e7e <__ieee754_sqrt+0x16a>
  408e22:	460f      	mov	r7, r1
  408e24:	0ad3      	lsrs	r3, r2, #11
  408e26:	3f15      	subs	r7, #21
  408e28:	0552      	lsls	r2, r2, #21
  408e2a:	2b00      	cmp	r3, #0
  408e2c:	d0fa      	beq.n	408e24 <__ieee754_sqrt+0x110>
  408e2e:	02dd      	lsls	r5, r3, #11
  408e30:	d420      	bmi.n	408e74 <__ieee754_sqrt+0x160>
  408e32:	2100      	movs	r1, #0
  408e34:	e000      	b.n	408e38 <__ieee754_sqrt+0x124>
  408e36:	4601      	mov	r1, r0
  408e38:	005b      	lsls	r3, r3, #1
  408e3a:	02dc      	lsls	r4, r3, #11
  408e3c:	f101 0001 	add.w	r0, r1, #1
  408e40:	d5f9      	bpl.n	408e36 <__ieee754_sqrt+0x122>
  408e42:	f1c0 0420 	rsb	r4, r0, #32
  408e46:	fa22 f404 	lsr.w	r4, r2, r4
  408e4a:	4323      	orrs	r3, r4
  408e4c:	1a7f      	subs	r7, r7, r1
  408e4e:	4082      	lsls	r2, r0
  408e50:	e770      	b.n	408d34 <__ieee754_sqrt+0x20>
  408e52:	4602      	mov	r2, r0
  408e54:	460b      	mov	r3, r1
  408e56:	f001 fc31 	bl	40a6bc <__aeabi_dmul>
  408e5a:	462a      	mov	r2, r5
  408e5c:	4623      	mov	r3, r4
  408e5e:	f001 fa7b 	bl	40a358 <__adddf3>
  408e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408e66:	f1bc 0f00 	cmp.w	ip, #0
  408e6a:	daab      	bge.n	408dc4 <__ieee754_sqrt+0xb0>
  408e6c:	e7b3      	b.n	408dd6 <__ieee754_sqrt+0xc2>
  408e6e:	3601      	adds	r6, #1
  408e70:	4620      	mov	r0, r4
  408e72:	e7b6      	b.n	408de2 <__ieee754_sqrt+0xce>
  408e74:	2420      	movs	r4, #32
  408e76:	f04f 31ff 	mov.w	r1, #4294967295
  408e7a:	2000      	movs	r0, #0
  408e7c:	e7e3      	b.n	408e46 <__ieee754_sqrt+0x132>
  408e7e:	4602      	mov	r2, r0
  408e80:	460b      	mov	r3, r1
  408e82:	f001 fa67 	bl	40a354 <__aeabi_dsub>
  408e86:	4602      	mov	r2, r0
  408e88:	460b      	mov	r3, r1
  408e8a:	f001 fd41 	bl	40a910 <__aeabi_ddiv>
  408e8e:	e7b4      	b.n	408dfa <__ieee754_sqrt+0xe6>
  408e90:	7ff00000 	.word	0x7ff00000
  408e94:	00000000 	.word	0x00000000

00408e98 <__kernel_cos>:
  408e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408e9c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  408ea0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  408ea4:	b085      	sub	sp, #20
  408ea6:	460c      	mov	r4, r1
  408ea8:	4692      	mov	sl, r2
  408eaa:	469b      	mov	fp, r3
  408eac:	4605      	mov	r5, r0
  408eae:	da6b      	bge.n	408f88 <__kernel_cos+0xf0>
  408eb0:	f001 feb4 	bl	40ac1c <__aeabi_d2iz>
  408eb4:	2800      	cmp	r0, #0
  408eb6:	f000 80e8 	beq.w	40908a <__kernel_cos+0x1f2>
  408eba:	462a      	mov	r2, r5
  408ebc:	4623      	mov	r3, r4
  408ebe:	4628      	mov	r0, r5
  408ec0:	4621      	mov	r1, r4
  408ec2:	f001 fbfb 	bl	40a6bc <__aeabi_dmul>
  408ec6:	a374      	add	r3, pc, #464	; (adr r3, 409098 <__kernel_cos+0x200>)
  408ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
  408ecc:	4680      	mov	r8, r0
  408ece:	4689      	mov	r9, r1
  408ed0:	f001 fbf4 	bl	40a6bc <__aeabi_dmul>
  408ed4:	a372      	add	r3, pc, #456	; (adr r3, 4090a0 <__kernel_cos+0x208>)
  408ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
  408eda:	f001 fa3d 	bl	40a358 <__adddf3>
  408ede:	4642      	mov	r2, r8
  408ee0:	464b      	mov	r3, r9
  408ee2:	f001 fbeb 	bl	40a6bc <__aeabi_dmul>
  408ee6:	a370      	add	r3, pc, #448	; (adr r3, 4090a8 <__kernel_cos+0x210>)
  408ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
  408eec:	f001 fa32 	bl	40a354 <__aeabi_dsub>
  408ef0:	4642      	mov	r2, r8
  408ef2:	464b      	mov	r3, r9
  408ef4:	f001 fbe2 	bl	40a6bc <__aeabi_dmul>
  408ef8:	a36d      	add	r3, pc, #436	; (adr r3, 4090b0 <__kernel_cos+0x218>)
  408efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  408efe:	f001 fa2b 	bl	40a358 <__adddf3>
  408f02:	4642      	mov	r2, r8
  408f04:	464b      	mov	r3, r9
  408f06:	f001 fbd9 	bl	40a6bc <__aeabi_dmul>
  408f0a:	a36b      	add	r3, pc, #428	; (adr r3, 4090b8 <__kernel_cos+0x220>)
  408f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408f10:	f001 fa20 	bl	40a354 <__aeabi_dsub>
  408f14:	4642      	mov	r2, r8
  408f16:	464b      	mov	r3, r9
  408f18:	f001 fbd0 	bl	40a6bc <__aeabi_dmul>
  408f1c:	a368      	add	r3, pc, #416	; (adr r3, 4090c0 <__kernel_cos+0x228>)
  408f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408f22:	f001 fa19 	bl	40a358 <__adddf3>
  408f26:	4642      	mov	r2, r8
  408f28:	464b      	mov	r3, r9
  408f2a:	f001 fbc7 	bl	40a6bc <__aeabi_dmul>
  408f2e:	e9cd 0100 	strd	r0, r1, [sp]
  408f32:	2200      	movs	r2, #0
  408f34:	4b64      	ldr	r3, [pc, #400]	; (4090c8 <__kernel_cos+0x230>)
  408f36:	4640      	mov	r0, r8
  408f38:	4649      	mov	r1, r9
  408f3a:	f001 fbbf 	bl	40a6bc <__aeabi_dmul>
  408f3e:	e9dd 2300 	ldrd	r2, r3, [sp]
  408f42:	4606      	mov	r6, r0
  408f44:	460f      	mov	r7, r1
  408f46:	4640      	mov	r0, r8
  408f48:	4649      	mov	r1, r9
  408f4a:	f001 fbb7 	bl	40a6bc <__aeabi_dmul>
  408f4e:	4652      	mov	r2, sl
  408f50:	4680      	mov	r8, r0
  408f52:	4689      	mov	r9, r1
  408f54:	465b      	mov	r3, fp
  408f56:	4628      	mov	r0, r5
  408f58:	4621      	mov	r1, r4
  408f5a:	f001 fbaf 	bl	40a6bc <__aeabi_dmul>
  408f5e:	4602      	mov	r2, r0
  408f60:	460b      	mov	r3, r1
  408f62:	4640      	mov	r0, r8
  408f64:	4649      	mov	r1, r9
  408f66:	f001 f9f5 	bl	40a354 <__aeabi_dsub>
  408f6a:	4602      	mov	r2, r0
  408f6c:	460b      	mov	r3, r1
  408f6e:	4630      	mov	r0, r6
  408f70:	4639      	mov	r1, r7
  408f72:	f001 f9ef 	bl	40a354 <__aeabi_dsub>
  408f76:	4602      	mov	r2, r0
  408f78:	460b      	mov	r3, r1
  408f7a:	2000      	movs	r0, #0
  408f7c:	4953      	ldr	r1, [pc, #332]	; (4090cc <__kernel_cos+0x234>)
  408f7e:	f001 f9e9 	bl	40a354 <__aeabi_dsub>
  408f82:	b005      	add	sp, #20
  408f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f88:	4602      	mov	r2, r0
  408f8a:	460b      	mov	r3, r1
  408f8c:	f001 fb96 	bl	40a6bc <__aeabi_dmul>
  408f90:	a341      	add	r3, pc, #260	; (adr r3, 409098 <__kernel_cos+0x200>)
  408f92:	e9d3 2300 	ldrd	r2, r3, [r3]
  408f96:	4680      	mov	r8, r0
  408f98:	4689      	mov	r9, r1
  408f9a:	f001 fb8f 	bl	40a6bc <__aeabi_dmul>
  408f9e:	a340      	add	r3, pc, #256	; (adr r3, 4090a0 <__kernel_cos+0x208>)
  408fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fa4:	f001 f9d8 	bl	40a358 <__adddf3>
  408fa8:	4642      	mov	r2, r8
  408faa:	464b      	mov	r3, r9
  408fac:	f001 fb86 	bl	40a6bc <__aeabi_dmul>
  408fb0:	a33d      	add	r3, pc, #244	; (adr r3, 4090a8 <__kernel_cos+0x210>)
  408fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fb6:	f001 f9cd 	bl	40a354 <__aeabi_dsub>
  408fba:	4642      	mov	r2, r8
  408fbc:	464b      	mov	r3, r9
  408fbe:	f001 fb7d 	bl	40a6bc <__aeabi_dmul>
  408fc2:	a33b      	add	r3, pc, #236	; (adr r3, 4090b0 <__kernel_cos+0x218>)
  408fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fc8:	f001 f9c6 	bl	40a358 <__adddf3>
  408fcc:	4642      	mov	r2, r8
  408fce:	464b      	mov	r3, r9
  408fd0:	f001 fb74 	bl	40a6bc <__aeabi_dmul>
  408fd4:	a338      	add	r3, pc, #224	; (adr r3, 4090b8 <__kernel_cos+0x220>)
  408fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fda:	f001 f9bb 	bl	40a354 <__aeabi_dsub>
  408fde:	4642      	mov	r2, r8
  408fe0:	464b      	mov	r3, r9
  408fe2:	f001 fb6b 	bl	40a6bc <__aeabi_dmul>
  408fe6:	a336      	add	r3, pc, #216	; (adr r3, 4090c0 <__kernel_cos+0x228>)
  408fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fec:	f001 f9b4 	bl	40a358 <__adddf3>
  408ff0:	464b      	mov	r3, r9
  408ff2:	4642      	mov	r2, r8
  408ff4:	f001 fb62 	bl	40a6bc <__aeabi_dmul>
  408ff8:	4b35      	ldr	r3, [pc, #212]	; (4090d0 <__kernel_cos+0x238>)
  408ffa:	429e      	cmp	r6, r3
  408ffc:	e9cd 0100 	strd	r0, r1, [sp]
  409000:	dd97      	ble.n	408f32 <__kernel_cos+0x9a>
  409002:	4b34      	ldr	r3, [pc, #208]	; (4090d4 <__kernel_cos+0x23c>)
  409004:	429e      	cmp	r6, r3
  409006:	f04f 0200 	mov.w	r2, #0
  40900a:	dc38      	bgt.n	40907e <__kernel_cos+0x1e6>
  40900c:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  409010:	2000      	movs	r0, #0
  409012:	492e      	ldr	r1, [pc, #184]	; (4090cc <__kernel_cos+0x234>)
  409014:	4616      	mov	r6, r2
  409016:	461f      	mov	r7, r3
  409018:	f001 f99c 	bl	40a354 <__aeabi_dsub>
  40901c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409020:	2200      	movs	r2, #0
  409022:	4b29      	ldr	r3, [pc, #164]	; (4090c8 <__kernel_cos+0x230>)
  409024:	4640      	mov	r0, r8
  409026:	4649      	mov	r1, r9
  409028:	f001 fb48 	bl	40a6bc <__aeabi_dmul>
  40902c:	4632      	mov	r2, r6
  40902e:	463b      	mov	r3, r7
  409030:	f001 f990 	bl	40a354 <__aeabi_dsub>
  409034:	e9dd 2300 	ldrd	r2, r3, [sp]
  409038:	4606      	mov	r6, r0
  40903a:	460f      	mov	r7, r1
  40903c:	4640      	mov	r0, r8
  40903e:	4649      	mov	r1, r9
  409040:	f001 fb3c 	bl	40a6bc <__aeabi_dmul>
  409044:	4652      	mov	r2, sl
  409046:	4680      	mov	r8, r0
  409048:	4689      	mov	r9, r1
  40904a:	465b      	mov	r3, fp
  40904c:	4628      	mov	r0, r5
  40904e:	4621      	mov	r1, r4
  409050:	f001 fb34 	bl	40a6bc <__aeabi_dmul>
  409054:	4602      	mov	r2, r0
  409056:	460b      	mov	r3, r1
  409058:	4640      	mov	r0, r8
  40905a:	4649      	mov	r1, r9
  40905c:	f001 f97a 	bl	40a354 <__aeabi_dsub>
  409060:	4602      	mov	r2, r0
  409062:	460b      	mov	r3, r1
  409064:	4630      	mov	r0, r6
  409066:	4639      	mov	r1, r7
  409068:	f001 f974 	bl	40a354 <__aeabi_dsub>
  40906c:	4602      	mov	r2, r0
  40906e:	460b      	mov	r3, r1
  409070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409074:	f001 f96e 	bl	40a354 <__aeabi_dsub>
  409078:	b005      	add	sp, #20
  40907a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40907e:	4b16      	ldr	r3, [pc, #88]	; (4090d8 <__kernel_cos+0x240>)
  409080:	4f16      	ldr	r7, [pc, #88]	; (4090dc <__kernel_cos+0x244>)
  409082:	e9cd 2302 	strd	r2, r3, [sp, #8]
  409086:	2600      	movs	r6, #0
  409088:	e7ca      	b.n	409020 <__kernel_cos+0x188>
  40908a:	4910      	ldr	r1, [pc, #64]	; (4090cc <__kernel_cos+0x234>)
  40908c:	2000      	movs	r0, #0
  40908e:	b005      	add	sp, #20
  409090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409094:	f3af 8000 	nop.w
  409098:	be8838d4 	.word	0xbe8838d4
  40909c:	bda8fae9 	.word	0xbda8fae9
  4090a0:	bdb4b1c4 	.word	0xbdb4b1c4
  4090a4:	3e21ee9e 	.word	0x3e21ee9e
  4090a8:	809c52ad 	.word	0x809c52ad
  4090ac:	3e927e4f 	.word	0x3e927e4f
  4090b0:	19cb1590 	.word	0x19cb1590
  4090b4:	3efa01a0 	.word	0x3efa01a0
  4090b8:	16c15177 	.word	0x16c15177
  4090bc:	3f56c16c 	.word	0x3f56c16c
  4090c0:	5555554c 	.word	0x5555554c
  4090c4:	3fa55555 	.word	0x3fa55555
  4090c8:	3fe00000 	.word	0x3fe00000
  4090cc:	3ff00000 	.word	0x3ff00000
  4090d0:	3fd33332 	.word	0x3fd33332
  4090d4:	3fe90000 	.word	0x3fe90000
  4090d8:	3fe70000 	.word	0x3fe70000
  4090dc:	3fd20000 	.word	0x3fd20000

004090e0 <__kernel_rem_pio2>:
  4090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4090e4:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  4090e8:	4c79      	ldr	r4, [pc, #484]	; (4092d0 <__kernel_rem_pio2+0x1f0>)
  4090ea:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  4090ec:	4d79      	ldr	r5, [pc, #484]	; (4092d4 <__kernel_rem_pio2+0x1f4>)
  4090ee:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  4090f2:	9409      	str	r4, [sp, #36]	; 0x24
  4090f4:	4626      	mov	r6, r4
  4090f6:	1ed4      	subs	r4, r2, #3
  4090f8:	fb85 7504 	smull	r7, r5, r5, r4
  4090fc:	17e4      	asrs	r4, r4, #31
  4090fe:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  409102:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  409106:	461d      	mov	r5, r3
  409108:	930c      	str	r3, [sp, #48]	; 0x30
  40910a:	1c63      	adds	r3, r4, #1
  40910c:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  409110:	3d01      	subs	r5, #1
  409112:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  409116:	9308      	str	r3, [sp, #32]
  409118:	462b      	mov	r3, r5
  40911a:	940d      	str	r4, [sp, #52]	; 0x34
  40911c:	9502      	str	r5, [sp, #8]
  40911e:	1b65      	subs	r5, r4, r5
  409120:	18f4      	adds	r4, r6, r3
  409122:	9004      	str	r0, [sp, #16]
  409124:	910a      	str	r1, [sp, #40]	; 0x28
  409126:	d416      	bmi.n	409156 <__kernel_rem_pio2+0x76>
  409128:	442c      	add	r4, r5
  40912a:	3401      	adds	r4, #1
  40912c:	ae22      	add	r6, sp, #136	; 0x88
  40912e:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  409130:	e008      	b.n	409144 <__kernel_rem_pio2+0x64>
  409132:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  409136:	f001 fa5b 	bl	40a5f0 <__aeabi_i2d>
  40913a:	3501      	adds	r5, #1
  40913c:	42a5      	cmp	r5, r4
  40913e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  409142:	d008      	beq.n	409156 <__kernel_rem_pio2+0x76>
  409144:	2d00      	cmp	r5, #0
  409146:	daf4      	bge.n	409132 <__kernel_rem_pio2+0x52>
  409148:	3501      	adds	r5, #1
  40914a:	2000      	movs	r0, #0
  40914c:	2100      	movs	r1, #0
  40914e:	42a5      	cmp	r5, r4
  409150:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  409154:	d1f6      	bne.n	409144 <__kernel_rem_pio2+0x64>
  409156:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409158:	2b00      	cmp	r3, #0
  40915a:	db31      	blt.n	4091c0 <__kernel_rem_pio2+0xe0>
  40915c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40915e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409160:	a974      	add	r1, sp, #464	; 0x1d0
  409162:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  409166:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  40916a:	9a02      	ldr	r2, [sp, #8]
  40916c:	a924      	add	r1, sp, #144	; 0x90
  40916e:	00db      	lsls	r3, r3, #3
  409170:	eb01 09c2 	add.w	r9, r1, r2, lsl #3
  409174:	9301      	str	r3, [sp, #4]
  409176:	f50d 7ae4 	add.w	sl, sp, #456	; 0x1c8
  40917a:	9b02      	ldr	r3, [sp, #8]
  40917c:	2b00      	cmp	r3, #0
  40917e:	f2c0 8190 	blt.w	4094a2 <__kernel_rem_pio2+0x3c2>
  409182:	9b04      	ldr	r3, [sp, #16]
  409184:	f1a3 0508 	sub.w	r5, r3, #8
  409188:	9b01      	ldr	r3, [sp, #4]
  40918a:	464c      	mov	r4, r9
  40918c:	eb09 0803 	add.w	r8, r9, r3
  409190:	2600      	movs	r6, #0
  409192:	2700      	movs	r7, #0
  409194:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
  409198:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40919c:	f001 fa8e 	bl	40a6bc <__aeabi_dmul>
  4091a0:	4602      	mov	r2, r0
  4091a2:	460b      	mov	r3, r1
  4091a4:	4630      	mov	r0, r6
  4091a6:	4639      	mov	r1, r7
  4091a8:	f001 f8d6 	bl	40a358 <__adddf3>
  4091ac:	4544      	cmp	r4, r8
  4091ae:	4606      	mov	r6, r0
  4091b0:	460f      	mov	r7, r1
  4091b2:	d1ef      	bne.n	409194 <__kernel_rem_pio2+0xb4>
  4091b4:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  4091b8:	45da      	cmp	sl, fp
  4091ba:	f109 0908 	add.w	r9, r9, #8
  4091be:	d1dc      	bne.n	40917a <__kernel_rem_pio2+0x9a>
  4091c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4091c2:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
  4091c6:	3b02      	subs	r3, #2
  4091c8:	009b      	lsls	r3, r3, #2
  4091ca:	1d1a      	adds	r2, r3, #4
  4091cc:	a910      	add	r1, sp, #64	; 0x40
  4091ce:	440a      	add	r2, r1
  4091d0:	440b      	add	r3, r1
  4091d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4091d4:	930e      	str	r3, [sp, #56]	; 0x38
  4091d6:	ab9c      	add	r3, sp, #624	; 0x270
  4091d8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4091dc:	2d00      	cmp	r5, #0
  4091de:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
  4091e2:	dd2b      	ble.n	40923c <__kernel_rem_pio2+0x15c>
  4091e4:	ab9c      	add	r3, sp, #624	; 0x270
  4091e6:	eb03 04c5 	add.w	r4, r3, r5, lsl #3
  4091ea:	3ca8      	subs	r4, #168	; 0xa8
  4091ec:	f10d 0a3c 	add.w	sl, sp, #60	; 0x3c
  4091f0:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
  4091f4:	2200      	movs	r2, #0
  4091f6:	4b38      	ldr	r3, [pc, #224]	; (4092d8 <__kernel_rem_pio2+0x1f8>)
  4091f8:	4630      	mov	r0, r6
  4091fa:	4639      	mov	r1, r7
  4091fc:	f001 fa5e 	bl	40a6bc <__aeabi_dmul>
  409200:	f001 fd0c 	bl	40ac1c <__aeabi_d2iz>
  409204:	f001 f9f4 	bl	40a5f0 <__aeabi_i2d>
  409208:	2200      	movs	r2, #0
  40920a:	4b34      	ldr	r3, [pc, #208]	; (4092dc <__kernel_rem_pio2+0x1fc>)
  40920c:	4680      	mov	r8, r0
  40920e:	4689      	mov	r9, r1
  409210:	f001 fa54 	bl	40a6bc <__aeabi_dmul>
  409214:	4602      	mov	r2, r0
  409216:	460b      	mov	r3, r1
  409218:	4630      	mov	r0, r6
  40921a:	4639      	mov	r1, r7
  40921c:	f001 f89a 	bl	40a354 <__aeabi_dsub>
  409220:	f001 fcfc 	bl	40ac1c <__aeabi_d2iz>
  409224:	e874 2302 	ldrd	r2, r3, [r4], #-8
  409228:	f84a 0f04 	str.w	r0, [sl, #4]!
  40922c:	4649      	mov	r1, r9
  40922e:	4640      	mov	r0, r8
  409230:	f001 f892 	bl	40a358 <__adddf3>
  409234:	455c      	cmp	r4, fp
  409236:	4606      	mov	r6, r0
  409238:	460f      	mov	r7, r1
  40923a:	d1db      	bne.n	4091f4 <__kernel_rem_pio2+0x114>
  40923c:	9c08      	ldr	r4, [sp, #32]
  40923e:	4630      	mov	r0, r6
  409240:	4639      	mov	r1, r7
  409242:	4622      	mov	r2, r4
  409244:	f000 fffc 	bl	40a240 <scalbn>
  409248:	2200      	movs	r2, #0
  40924a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  40924e:	4606      	mov	r6, r0
  409250:	460f      	mov	r7, r1
  409252:	f001 fa33 	bl	40a6bc <__aeabi_dmul>
  409256:	f000 ff63 	bl	40a120 <floor>
  40925a:	2200      	movs	r2, #0
  40925c:	4b20      	ldr	r3, [pc, #128]	; (4092e0 <__kernel_rem_pio2+0x200>)
  40925e:	f001 fa2d 	bl	40a6bc <__aeabi_dmul>
  409262:	4602      	mov	r2, r0
  409264:	460b      	mov	r3, r1
  409266:	4630      	mov	r0, r6
  409268:	4639      	mov	r1, r7
  40926a:	f001 f873 	bl	40a354 <__aeabi_dsub>
  40926e:	460f      	mov	r7, r1
  409270:	4606      	mov	r6, r0
  409272:	f001 fcd3 	bl	40ac1c <__aeabi_d2iz>
  409276:	4681      	mov	r9, r0
  409278:	f001 f9ba 	bl	40a5f0 <__aeabi_i2d>
  40927c:	4602      	mov	r2, r0
  40927e:	460b      	mov	r3, r1
  409280:	4630      	mov	r0, r6
  409282:	4639      	mov	r1, r7
  409284:	f001 f866 	bl	40a354 <__aeabi_dsub>
  409288:	2c00      	cmp	r4, #0
  40928a:	4606      	mov	r6, r0
  40928c:	460f      	mov	r7, r1
  40928e:	f340 80ef 	ble.w	409470 <__kernel_rem_pio2+0x390>
  409292:	1e69      	subs	r1, r5, #1
  409294:	aa10      	add	r2, sp, #64	; 0x40
  409296:	f1c4 0318 	rsb	r3, r4, #24
  40929a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40929e:	fa42 f003 	asr.w	r0, r2, r3
  4092a2:	fa00 f303 	lsl.w	r3, r0, r3
  4092a6:	1ad3      	subs	r3, r2, r3
  4092a8:	aa10      	add	r2, sp, #64	; 0x40
  4092aa:	f1c4 0817 	rsb	r8, r4, #23
  4092ae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  4092b2:	4481      	add	r9, r0
  4092b4:	fa43 f808 	asr.w	r8, r3, r8
  4092b8:	f1b8 0f00 	cmp.w	r8, #0
  4092bc:	dd3d      	ble.n	40933a <__kernel_rem_pio2+0x25a>
  4092be:	2d00      	cmp	r5, #0
  4092c0:	f109 0901 	add.w	r9, r9, #1
  4092c4:	f340 82d6 	ble.w	409874 <__kernel_rem_pio2+0x794>
  4092c8:	2200      	movs	r2, #0
  4092ca:	4614      	mov	r4, r2
  4092cc:	a90f      	add	r1, sp, #60	; 0x3c
  4092ce:	e011      	b.n	4092f4 <__kernel_rem_pio2+0x214>
  4092d0:	0040bc2c 	.word	0x0040bc2c
  4092d4:	2aaaaaab 	.word	0x2aaaaaab
  4092d8:	3e700000 	.word	0x3e700000
  4092dc:	41700000 	.word	0x41700000
  4092e0:	40200000 	.word	0x40200000
  4092e4:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  4092e8:	b10b      	cbz	r3, 4092ee <__kernel_rem_pio2+0x20e>
  4092ea:	6008      	str	r0, [r1, #0]
  4092ec:	2401      	movs	r4, #1
  4092ee:	3201      	adds	r2, #1
  4092f0:	4295      	cmp	r5, r2
  4092f2:	dd0d      	ble.n	409310 <__kernel_rem_pio2+0x230>
  4092f4:	f851 3f04 	ldr.w	r3, [r1, #4]!
  4092f8:	2c00      	cmp	r4, #0
  4092fa:	d0f3      	beq.n	4092e4 <__kernel_rem_pio2+0x204>
  4092fc:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  409300:	3201      	adds	r2, #1
  409302:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  409306:	4295      	cmp	r5, r2
  409308:	600b      	str	r3, [r1, #0]
  40930a:	f04f 0401 	mov.w	r4, #1
  40930e:	dcf1      	bgt.n	4092f4 <__kernel_rem_pio2+0x214>
  409310:	9b08      	ldr	r3, [sp, #32]
  409312:	2b00      	cmp	r3, #0
  409314:	dd0d      	ble.n	409332 <__kernel_rem_pio2+0x252>
  409316:	2b01      	cmp	r3, #1
  409318:	f000 80b2 	beq.w	409480 <__kernel_rem_pio2+0x3a0>
  40931c:	2b02      	cmp	r3, #2
  40931e:	d108      	bne.n	409332 <__kernel_rem_pio2+0x252>
  409320:	1e6a      	subs	r2, r5, #1
  409322:	ab10      	add	r3, sp, #64	; 0x40
  409324:	a910      	add	r1, sp, #64	; 0x40
  409326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40932a:	f3c3 0315 	ubfx	r3, r3, #0, #22
  40932e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  409332:	f1b8 0f02 	cmp.w	r8, #2
  409336:	f000 8082 	beq.w	40943e <__kernel_rem_pio2+0x35e>
  40933a:	2200      	movs	r2, #0
  40933c:	2300      	movs	r3, #0
  40933e:	4630      	mov	r0, r6
  409340:	4639      	mov	r1, r7
  409342:	f001 fc23 	bl	40ab8c <__aeabi_dcmpeq>
  409346:	2800      	cmp	r0, #0
  409348:	f000 825e 	beq.w	409808 <__kernel_rem_pio2+0x728>
  40934c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40934e:	f105 3bff 	add.w	fp, r5, #4294967295
  409352:	455b      	cmp	r3, fp
  409354:	dc10      	bgt.n	409378 <__kernel_rem_pio2+0x298>
  409356:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
  40935a:	aa10      	add	r2, sp, #64	; 0x40
  40935c:	3b01      	subs	r3, #1
  40935e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  409360:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  409364:	2200      	movs	r2, #0
  409366:	f853 1904 	ldr.w	r1, [r3], #-4
  40936a:	4283      	cmp	r3, r0
  40936c:	ea42 0201 	orr.w	r2, r2, r1
  409370:	d1f9      	bne.n	409366 <__kernel_rem_pio2+0x286>
  409372:	2a00      	cmp	r2, #0
  409374:	f040 80b2 	bne.w	4094dc <__kernel_rem_pio2+0x3fc>
  409378:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40937a:	aa10      	add	r2, sp, #64	; 0x40
  40937c:	3b01      	subs	r3, #1
  40937e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  409382:	2b00      	cmp	r3, #0
  409384:	f040 8274 	bne.w	409870 <__kernel_rem_pio2+0x790>
  409388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40938a:	2301      	movs	r3, #1
  40938c:	f852 1904 	ldr.w	r1, [r2], #-4
  409390:	3301      	adds	r3, #1
  409392:	2900      	cmp	r1, #0
  409394:	d0fa      	beq.n	40938c <__kernel_rem_pio2+0x2ac>
  409396:	18e9      	adds	r1, r5, r3
  409398:	1c6a      	adds	r2, r5, #1
  40939a:	428a      	cmp	r2, r1
  40939c:	910b      	str	r1, [sp, #44]	; 0x2c
  40939e:	dc49      	bgt.n	409434 <__kernel_rem_pio2+0x354>
  4093a0:	990d      	ldr	r1, [sp, #52]	; 0x34
  4093a2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4093a4:	1851      	adds	r1, r2, r1
  4093a6:	00db      	lsls	r3, r3, #3
  4093a8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
  4093ac:	9305      	str	r3, [sp, #20]
  4093ae:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
  4093b0:	4405      	add	r5, r0
  4093b2:	3901      	subs	r1, #1
  4093b4:	00e8      	lsls	r0, r5, #3
  4093b6:	eb03 0a81 	add.w	sl, r3, r1, lsl #2
  4093ba:	ab24      	add	r3, sp, #144	; 0x90
  4093bc:	00d2      	lsls	r2, r2, #3
  4093be:	eb03 0b00 	add.w	fp, r3, r0
  4093c2:	ab74      	add	r3, sp, #464	; 0x1d0
  4093c4:	4413      	add	r3, r2
  4093c6:	9301      	str	r3, [sp, #4]
  4093c8:	f1a2 0308 	sub.w	r3, r2, #8
  4093cc:	9006      	str	r0, [sp, #24]
  4093ce:	9307      	str	r3, [sp, #28]
  4093d0:	f04f 0900 	mov.w	r9, #0
  4093d4:	f85a 0f04 	ldr.w	r0, [sl, #4]!
  4093d8:	f001 f90a 	bl	40a5f0 <__aeabi_i2d>
  4093dc:	9b02      	ldr	r3, [sp, #8]
  4093de:	2b00      	cmp	r3, #0
  4093e0:	e8eb 0102 	strd	r0, r1, [fp], #8
  4093e4:	db28      	blt.n	409438 <__kernel_rem_pio2+0x358>
  4093e6:	9b06      	ldr	r3, [sp, #24]
  4093e8:	eb03 0409 	add.w	r4, r3, r9
  4093ec:	9b07      	ldr	r3, [sp, #28]
  4093ee:	eb09 0803 	add.w	r8, r9, r3
  4093f2:	ab24      	add	r3, sp, #144	; 0x90
  4093f4:	441c      	add	r4, r3
  4093f6:	4498      	add	r8, r3
  4093f8:	9b04      	ldr	r3, [sp, #16]
  4093fa:	2600      	movs	r6, #0
  4093fc:	f1a3 0508 	sub.w	r5, r3, #8
  409400:	2700      	movs	r7, #0
  409402:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
  409406:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40940a:	f001 f957 	bl	40a6bc <__aeabi_dmul>
  40940e:	4602      	mov	r2, r0
  409410:	460b      	mov	r3, r1
  409412:	4630      	mov	r0, r6
  409414:	4639      	mov	r1, r7
  409416:	f000 ff9f 	bl	40a358 <__adddf3>
  40941a:	4544      	cmp	r4, r8
  40941c:	4606      	mov	r6, r0
  40941e:	460f      	mov	r7, r1
  409420:	d1ef      	bne.n	409402 <__kernel_rem_pio2+0x322>
  409422:	9b01      	ldr	r3, [sp, #4]
  409424:	e8e3 6702 	strd	r6, r7, [r3], #8
  409428:	9301      	str	r3, [sp, #4]
  40942a:	9b05      	ldr	r3, [sp, #20]
  40942c:	f109 0908 	add.w	r9, r9, #8
  409430:	4599      	cmp	r9, r3
  409432:	d1cf      	bne.n	4093d4 <__kernel_rem_pio2+0x2f4>
  409434:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  409436:	e6ce      	b.n	4091d6 <__kernel_rem_pio2+0xf6>
  409438:	2600      	movs	r6, #0
  40943a:	2700      	movs	r7, #0
  40943c:	e7f1      	b.n	409422 <__kernel_rem_pio2+0x342>
  40943e:	4632      	mov	r2, r6
  409440:	463b      	mov	r3, r7
  409442:	2000      	movs	r0, #0
  409444:	49b0      	ldr	r1, [pc, #704]	; (409708 <__kernel_rem_pio2+0x628>)
  409446:	f000 ff85 	bl	40a354 <__aeabi_dsub>
  40944a:	4606      	mov	r6, r0
  40944c:	460f      	mov	r7, r1
  40944e:	2c00      	cmp	r4, #0
  409450:	f43f af73 	beq.w	40933a <__kernel_rem_pio2+0x25a>
  409454:	9a08      	ldr	r2, [sp, #32]
  409456:	49ac      	ldr	r1, [pc, #688]	; (409708 <__kernel_rem_pio2+0x628>)
  409458:	2000      	movs	r0, #0
  40945a:	f000 fef1 	bl	40a240 <scalbn>
  40945e:	4602      	mov	r2, r0
  409460:	460b      	mov	r3, r1
  409462:	4630      	mov	r0, r6
  409464:	4639      	mov	r1, r7
  409466:	f000 ff75 	bl	40a354 <__aeabi_dsub>
  40946a:	4606      	mov	r6, r0
  40946c:	460f      	mov	r7, r1
  40946e:	e764      	b.n	40933a <__kernel_rem_pio2+0x25a>
  409470:	d110      	bne.n	409494 <__kernel_rem_pio2+0x3b4>
  409472:	1e6b      	subs	r3, r5, #1
  409474:	aa10      	add	r2, sp, #64	; 0x40
  409476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40947a:	ea4f 58e3 	mov.w	r8, r3, asr #23
  40947e:	e71b      	b.n	4092b8 <__kernel_rem_pio2+0x1d8>
  409480:	1e6a      	subs	r2, r5, #1
  409482:	ab10      	add	r3, sp, #64	; 0x40
  409484:	a910      	add	r1, sp, #64	; 0x40
  409486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40948a:	f3c3 0316 	ubfx	r3, r3, #0, #23
  40948e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  409492:	e74e      	b.n	409332 <__kernel_rem_pio2+0x252>
  409494:	2200      	movs	r2, #0
  409496:	4b9d      	ldr	r3, [pc, #628]	; (40970c <__kernel_rem_pio2+0x62c>)
  409498:	f001 fb96 	bl	40abc8 <__aeabi_dcmpge>
  40949c:	b958      	cbnz	r0, 4094b6 <__kernel_rem_pio2+0x3d6>
  40949e:	4680      	mov	r8, r0
  4094a0:	e74b      	b.n	40933a <__kernel_rem_pio2+0x25a>
  4094a2:	2600      	movs	r6, #0
  4094a4:	2700      	movs	r7, #0
  4094a6:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  4094aa:	45da      	cmp	sl, fp
  4094ac:	f109 0908 	add.w	r9, r9, #8
  4094b0:	f47f ae63 	bne.w	40917a <__kernel_rem_pio2+0x9a>
  4094b4:	e684      	b.n	4091c0 <__kernel_rem_pio2+0xe0>
  4094b6:	2d00      	cmp	r5, #0
  4094b8:	f109 0901 	add.w	r9, r9, #1
  4094bc:	bfc8      	it	gt
  4094be:	f04f 0802 	movgt.w	r8, #2
  4094c2:	f73f af01 	bgt.w	4092c8 <__kernel_rem_pio2+0x1e8>
  4094c6:	4632      	mov	r2, r6
  4094c8:	463b      	mov	r3, r7
  4094ca:	2000      	movs	r0, #0
  4094cc:	498e      	ldr	r1, [pc, #568]	; (409708 <__kernel_rem_pio2+0x628>)
  4094ce:	f000 ff41 	bl	40a354 <__aeabi_dsub>
  4094d2:	f04f 0802 	mov.w	r8, #2
  4094d6:	4606      	mov	r6, r0
  4094d8:	460f      	mov	r7, r1
  4094da:	e72e      	b.n	40933a <__kernel_rem_pio2+0x25a>
  4094dc:	ab10      	add	r3, sp, #64	; 0x40
  4094de:	9a08      	ldr	r2, [sp, #32]
  4094e0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
  4094e4:	f8cd 9014 	str.w	r9, [sp, #20]
  4094e8:	3a18      	subs	r2, #24
  4094ea:	f8cd 8004 	str.w	r8, [sp, #4]
  4094ee:	9208      	str	r2, [sp, #32]
  4094f0:	b96b      	cbnz	r3, 40950e <__kernel_rem_pio2+0x42e>
  4094f2:	f10b 4380 	add.w	r3, fp, #1073741824	; 0x40000000
  4094f6:	3b01      	subs	r3, #1
  4094f8:	a910      	add	r1, sp, #64	; 0x40
  4094fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  4094fe:	f853 1904 	ldr.w	r1, [r3], #-4
  409502:	f10b 3bff 	add.w	fp, fp, #4294967295
  409506:	3a18      	subs	r2, #24
  409508:	2900      	cmp	r1, #0
  40950a:	d0f8      	beq.n	4094fe <__kernel_rem_pio2+0x41e>
  40950c:	9208      	str	r2, [sp, #32]
  40950e:	9a08      	ldr	r2, [sp, #32]
  409510:	497d      	ldr	r1, [pc, #500]	; (409708 <__kernel_rem_pio2+0x628>)
  409512:	2000      	movs	r0, #0
  409514:	f000 fe94 	bl	40a240 <scalbn>
  409518:	f1bb 0f00 	cmp.w	fp, #0
  40951c:	4604      	mov	r4, r0
  40951e:	460d      	mov	r5, r1
  409520:	f2c0 81b8 	blt.w	409894 <__kernel_rem_pio2+0x7b4>
  409524:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  409528:	f50d 78e8 	add.w	r8, sp, #464	; 0x1d0
  40952c:	aa10      	add	r2, sp, #64	; 0x40
  40952e:	eb02 068b 	add.w	r6, r2, fp, lsl #2
  409532:	eb08 0903 	add.w	r9, r8, r3
  409536:	9304      	str	r3, [sp, #16]
  409538:	3604      	adds	r6, #4
  40953a:	f109 0708 	add.w	r7, r9, #8
  40953e:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  409542:	f001 f855 	bl	40a5f0 <__aeabi_i2d>
  409546:	4622      	mov	r2, r4
  409548:	462b      	mov	r3, r5
  40954a:	f001 f8b7 	bl	40a6bc <__aeabi_dmul>
  40954e:	2200      	movs	r2, #0
  409550:	e967 0102 	strd	r0, r1, [r7, #-8]!
  409554:	4b6e      	ldr	r3, [pc, #440]	; (409710 <__kernel_rem_pio2+0x630>)
  409556:	4620      	mov	r0, r4
  409558:	4629      	mov	r1, r5
  40955a:	f001 f8af 	bl	40a6bc <__aeabi_dmul>
  40955e:	45b8      	cmp	r8, r7
  409560:	4604      	mov	r4, r0
  409562:	460d      	mov	r5, r1
  409564:	d1eb      	bne.n	40953e <__kernel_rem_pio2+0x45e>
  409566:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40956a:	464b      	mov	r3, r9
  40956c:	f8cd a008 	str.w	sl, [sp, #8]
  409570:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  409574:	f8cd b018 	str.w	fp, [sp, #24]
  409578:	f04f 0900 	mov.w	r9, #0
  40957c:	469b      	mov	fp, r3
  40957e:	f1ba 0f00 	cmp.w	sl, #0
  409582:	f2c0 812a 	blt.w	4097da <__kernel_rem_pio2+0x6fa>
  409586:	f8df 818c 	ldr.w	r8, [pc, #396]	; 409714 <__kernel_rem_pio2+0x634>
  40958a:	465d      	mov	r5, fp
  40958c:	a35c      	add	r3, pc, #368	; (adr r3, 409700 <__kernel_rem_pio2+0x620>)
  40958e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409592:	2600      	movs	r6, #0
  409594:	2700      	movs	r7, #0
  409596:	2400      	movs	r4, #0
  409598:	e003      	b.n	4095a2 <__kernel_rem_pio2+0x4c2>
  40959a:	45a1      	cmp	r9, r4
  40959c:	db10      	blt.n	4095c0 <__kernel_rem_pio2+0x4e0>
  40959e:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
  4095a2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  4095a6:	f001 f889 	bl	40a6bc <__aeabi_dmul>
  4095aa:	4602      	mov	r2, r0
  4095ac:	460b      	mov	r3, r1
  4095ae:	4630      	mov	r0, r6
  4095b0:	4639      	mov	r1, r7
  4095b2:	f000 fed1 	bl	40a358 <__adddf3>
  4095b6:	3401      	adds	r4, #1
  4095b8:	45a2      	cmp	sl, r4
  4095ba:	4606      	mov	r6, r0
  4095bc:	460f      	mov	r7, r1
  4095be:	daec      	bge.n	40959a <__kernel_rem_pio2+0x4ba>
  4095c0:	9b02      	ldr	r3, [sp, #8]
  4095c2:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4095c6:	f1ab 0b08 	sub.w	fp, fp, #8
  4095ca:	e9c3 6700 	strd	r6, r7, [r3]
  4095ce:	ab72      	add	r3, sp, #456	; 0x1c8
  4095d0:	455b      	cmp	r3, fp
  4095d2:	f109 0901 	add.w	r9, r9, #1
  4095d6:	d1d2      	bne.n	40957e <__kernel_rem_pio2+0x49e>
  4095d8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  4095da:	f8dd b018 	ldr.w	fp, [sp, #24]
  4095de:	f8dd a008 	ldr.w	sl, [sp, #8]
  4095e2:	2b03      	cmp	r3, #3
  4095e4:	f200 8083 	bhi.w	4096ee <__kernel_rem_pio2+0x60e>
  4095e8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4095ec:	009600d5 	.word	0x009600d5
  4095f0:	00040096 	.word	0x00040096
  4095f4:	f1bb 0f00 	cmp.w	fp, #0
  4095f8:	f340 8156 	ble.w	4098a8 <__kernel_rem_pio2+0x7c8>
  4095fc:	9b04      	ldr	r3, [sp, #16]
  4095fe:	f8cd b008 	str.w	fp, [sp, #8]
  409602:	eb0a 0803 	add.w	r8, sl, r3
  409606:	e9d8 6700 	ldrd	r6, r7, [r8]
  40960a:	46d3      	mov	fp, sl
  40960c:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  409610:	4632      	mov	r2, r6
  409612:	463b      	mov	r3, r7
  409614:	4648      	mov	r0, r9
  409616:	4651      	mov	r1, sl
  409618:	f000 fe9e 	bl	40a358 <__adddf3>
  40961c:	4604      	mov	r4, r0
  40961e:	460d      	mov	r5, r1
  409620:	4602      	mov	r2, r0
  409622:	460b      	mov	r3, r1
  409624:	4648      	mov	r0, r9
  409626:	4651      	mov	r1, sl
  409628:	f000 fe94 	bl	40a354 <__aeabi_dsub>
  40962c:	4632      	mov	r2, r6
  40962e:	463b      	mov	r3, r7
  409630:	f000 fe92 	bl	40a358 <__adddf3>
  409634:	e9c8 0100 	strd	r0, r1, [r8]
  409638:	e968 4502 	strd	r4, r5, [r8, #-8]!
  40963c:	45c3      	cmp	fp, r8
  40963e:	4626      	mov	r6, r4
  409640:	462f      	mov	r7, r5
  409642:	d1e3      	bne.n	40960c <__kernel_rem_pio2+0x52c>
  409644:	46da      	mov	sl, fp
  409646:	f8dd b008 	ldr.w	fp, [sp, #8]
  40964a:	f1bb 0f01 	cmp.w	fp, #1
  40964e:	f340 812b 	ble.w	4098a8 <__kernel_rem_pio2+0x7c8>
  409652:	9b04      	ldr	r3, [sp, #16]
  409654:	4453      	add	r3, sl
  409656:	e9d3 6700 	ldrd	r6, r7, [r3]
  40965a:	4698      	mov	r8, r3
  40965c:	4699      	mov	r9, r3
  40965e:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  409662:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  409666:	4630      	mov	r0, r6
  409668:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40966c:	461a      	mov	r2, r3
  40966e:	4639      	mov	r1, r7
  409670:	4623      	mov	r3, r4
  409672:	f000 fe71 	bl	40a358 <__adddf3>
  409676:	4604      	mov	r4, r0
  409678:	460d      	mov	r5, r1
  40967a:	4602      	mov	r2, r0
  40967c:	460b      	mov	r3, r1
  40967e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409682:	f000 fe67 	bl	40a354 <__aeabi_dsub>
  409686:	4632      	mov	r2, r6
  409688:	463b      	mov	r3, r7
  40968a:	f000 fe65 	bl	40a358 <__adddf3>
  40968e:	e9c9 0100 	strd	r0, r1, [r9]
  409692:	e969 4502 	strd	r4, r5, [r9, #-8]!
  409696:	45cb      	cmp	fp, r9
  409698:	4626      	mov	r6, r4
  40969a:	462f      	mov	r7, r5
  40969c:	d1e1      	bne.n	409662 <__kernel_rem_pio2+0x582>
  40969e:	2300      	movs	r3, #0
  4096a0:	f108 0808 	add.w	r8, r8, #8
  4096a4:	461d      	mov	r5, r3
  4096a6:	ac50      	add	r4, sp, #320	; 0x140
  4096a8:	4618      	mov	r0, r3
  4096aa:	4629      	mov	r1, r5
  4096ac:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  4096b0:	f000 fe52 	bl	40a358 <__adddf3>
  4096b4:	4544      	cmp	r4, r8
  4096b6:	4603      	mov	r3, r0
  4096b8:	460d      	mov	r5, r1
  4096ba:	d1f5      	bne.n	4096a8 <__kernel_rem_pio2+0x5c8>
  4096bc:	9a01      	ldr	r2, [sp, #4]
  4096be:	2a00      	cmp	r2, #0
  4096c0:	f000 80da 	beq.w	409878 <__kernel_rem_pio2+0x798>
  4096c4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4096c6:	f8da 4004 	ldr.w	r4, [sl, #4]
  4096ca:	f8da 200c 	ldr.w	r2, [sl, #12]
  4096ce:	f8da 1000 	ldr.w	r1, [sl]
  4096d2:	f8da 0008 	ldr.w	r0, [sl, #8]
  4096d6:	613b      	str	r3, [r7, #16]
  4096d8:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  4096dc:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  4096e0:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
  4096e4:	617d      	str	r5, [r7, #20]
  4096e6:	607c      	str	r4, [r7, #4]
  4096e8:	60fb      	str	r3, [r7, #12]
  4096ea:	6039      	str	r1, [r7, #0]
  4096ec:	60b8      	str	r0, [r7, #8]
  4096ee:	9b05      	ldr	r3, [sp, #20]
  4096f0:	f003 0007 	and.w	r0, r3, #7
  4096f4:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4096f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4096fc:	f3af 8000 	nop.w
  409700:	40000000 	.word	0x40000000
  409704:	3ff921fb 	.word	0x3ff921fb
  409708:	3ff00000 	.word	0x3ff00000
  40970c:	3fe00000 	.word	0x3fe00000
  409710:	3e700000 	.word	0x3e700000
  409714:	0040bc40 	.word	0x0040bc40
  409718:	9c04      	ldr	r4, [sp, #16]
  40971a:	2600      	movs	r6, #0
  40971c:	3408      	adds	r4, #8
  40971e:	4454      	add	r4, sl
  409720:	4633      	mov	r3, r6
  409722:	4630      	mov	r0, r6
  409724:	4619      	mov	r1, r3
  409726:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40972a:	f000 fe15 	bl	40a358 <__adddf3>
  40972e:	4554      	cmp	r4, sl
  409730:	4606      	mov	r6, r0
  409732:	460b      	mov	r3, r1
  409734:	d1f5      	bne.n	409722 <__kernel_rem_pio2+0x642>
  409736:	9a01      	ldr	r2, [sp, #4]
  409738:	4630      	mov	r0, r6
  40973a:	4619      	mov	r1, r3
  40973c:	2a00      	cmp	r2, #0
  40973e:	d04f      	beq.n	4097e0 <__kernel_rem_pio2+0x700>
  409740:	980a      	ldr	r0, [sp, #40]	; 0x28
  409742:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  409746:	4632      	mov	r2, r6
  409748:	6044      	str	r4, [r0, #4]
  40974a:	6006      	str	r6, [r0, #0]
  40974c:	e9da 0100 	ldrd	r0, r1, [sl]
  409750:	f000 fe00 	bl	40a354 <__aeabi_dsub>
  409754:	f1bb 0f00 	cmp.w	fp, #0
  409758:	4602      	mov	r2, r0
  40975a:	460b      	mov	r3, r1
  40975c:	dd0d      	ble.n	40977a <__kernel_rem_pio2+0x69a>
  40975e:	2401      	movs	r4, #1
  409760:	4610      	mov	r0, r2
  409762:	4619      	mov	r1, r3
  409764:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  409768:	f000 fdf6 	bl	40a358 <__adddf3>
  40976c:	3401      	adds	r4, #1
  40976e:	45a3      	cmp	fp, r4
  409770:	4602      	mov	r2, r0
  409772:	460b      	mov	r3, r1
  409774:	daf4      	bge.n	409760 <__kernel_rem_pio2+0x680>
  409776:	9901      	ldr	r1, [sp, #4]
  409778:	b109      	cbz	r1, 40977e <__kernel_rem_pio2+0x69e>
  40977a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40977e:	4619      	mov	r1, r3
  409780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409782:	4610      	mov	r0, r2
  409784:	e9c3 0102 	strd	r0, r1, [r3, #8]
  409788:	9b05      	ldr	r3, [sp, #20]
  40978a:	f003 0007 	and.w	r0, r3, #7
  40978e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  409792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409796:	9b04      	ldr	r3, [sp, #16]
  409798:	2200      	movs	r2, #0
  40979a:	3308      	adds	r3, #8
  40979c:	449a      	add	sl, r3
  40979e:	4613      	mov	r3, r2
  4097a0:	4610      	mov	r0, r2
  4097a2:	4619      	mov	r1, r3
  4097a4:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  4097a8:	f000 fdd6 	bl	40a358 <__adddf3>
  4097ac:	f10b 3bff 	add.w	fp, fp, #4294967295
  4097b0:	f1bb 3fff 	cmp.w	fp, #4294967295
  4097b4:	4602      	mov	r2, r0
  4097b6:	460b      	mov	r3, r1
  4097b8:	d1f2      	bne.n	4097a0 <__kernel_rem_pio2+0x6c0>
  4097ba:	9901      	ldr	r1, [sp, #4]
  4097bc:	b109      	cbz	r1, 4097c2 <__kernel_rem_pio2+0x6e2>
  4097be:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4097c2:	4619      	mov	r1, r3
  4097c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097c6:	4610      	mov	r0, r2
  4097c8:	e9c3 0100 	strd	r0, r1, [r3]
  4097cc:	9b05      	ldr	r3, [sp, #20]
  4097ce:	f003 0007 	and.w	r0, r3, #7
  4097d2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4097d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097da:	2600      	movs	r6, #0
  4097dc:	2700      	movs	r7, #0
  4097de:	e6ef      	b.n	4095c0 <__kernel_rem_pio2+0x4e0>
  4097e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097e2:	4632      	mov	r2, r6
  4097e4:	e9c3 0100 	strd	r0, r1, [r3]
  4097e8:	460b      	mov	r3, r1
  4097ea:	e9da 0100 	ldrd	r0, r1, [sl]
  4097ee:	f000 fdb1 	bl	40a354 <__aeabi_dsub>
  4097f2:	f1bb 0f00 	cmp.w	fp, #0
  4097f6:	4602      	mov	r2, r0
  4097f8:	460b      	mov	r3, r1
  4097fa:	dcb0      	bgt.n	40975e <__kernel_rem_pio2+0x67e>
  4097fc:	4619      	mov	r1, r3
  4097fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409800:	4610      	mov	r0, r2
  409802:	e9c3 0102 	strd	r0, r1, [r3, #8]
  409806:	e7bf      	b.n	409788 <__kernel_rem_pio2+0x6a8>
  409808:	9b08      	ldr	r3, [sp, #32]
  40980a:	f8cd 9014 	str.w	r9, [sp, #20]
  40980e:	425a      	negs	r2, r3
  409810:	4630      	mov	r0, r6
  409812:	4639      	mov	r1, r7
  409814:	f8cd 8004 	str.w	r8, [sp, #4]
  409818:	f000 fd12 	bl	40a240 <scalbn>
  40981c:	2200      	movs	r2, #0
  40981e:	4b2c      	ldr	r3, [pc, #176]	; (4098d0 <__kernel_rem_pio2+0x7f0>)
  409820:	4606      	mov	r6, r0
  409822:	460f      	mov	r7, r1
  409824:	f001 f9d0 	bl	40abc8 <__aeabi_dcmpge>
  409828:	2800      	cmp	r0, #0
  40982a:	d040      	beq.n	4098ae <__kernel_rem_pio2+0x7ce>
  40982c:	2200      	movs	r2, #0
  40982e:	4b29      	ldr	r3, [pc, #164]	; (4098d4 <__kernel_rem_pio2+0x7f4>)
  409830:	4630      	mov	r0, r6
  409832:	4639      	mov	r1, r7
  409834:	f000 ff42 	bl	40a6bc <__aeabi_dmul>
  409838:	f001 f9f0 	bl	40ac1c <__aeabi_d2iz>
  40983c:	4604      	mov	r4, r0
  40983e:	f000 fed7 	bl	40a5f0 <__aeabi_i2d>
  409842:	2200      	movs	r2, #0
  409844:	4b22      	ldr	r3, [pc, #136]	; (4098d0 <__kernel_rem_pio2+0x7f0>)
  409846:	f000 ff39 	bl	40a6bc <__aeabi_dmul>
  40984a:	460b      	mov	r3, r1
  40984c:	4602      	mov	r2, r0
  40984e:	4639      	mov	r1, r7
  409850:	4630      	mov	r0, r6
  409852:	f000 fd7f 	bl	40a354 <__aeabi_dsub>
  409856:	f001 f9e1 	bl	40ac1c <__aeabi_d2iz>
  40985a:	9b08      	ldr	r3, [sp, #32]
  40985c:	3318      	adds	r3, #24
  40985e:	f105 0b01 	add.w	fp, r5, #1
  409862:	9308      	str	r3, [sp, #32]
  409864:	ab10      	add	r3, sp, #64	; 0x40
  409866:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
  40986a:	f843 402b 	str.w	r4, [r3, fp, lsl #2]
  40986e:	e64e      	b.n	40950e <__kernel_rem_pio2+0x42e>
  409870:	2301      	movs	r3, #1
  409872:	e590      	b.n	409396 <__kernel_rem_pio2+0x2b6>
  409874:	2400      	movs	r4, #0
  409876:	e54b      	b.n	409310 <__kernel_rem_pio2+0x230>
  409878:	4618      	mov	r0, r3
  40987a:	4629      	mov	r1, r5
  40987c:	e9da 2300 	ldrd	r2, r3, [sl]
  409880:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  409884:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409886:	e9c7 0104 	strd	r0, r1, [r7, #16]
  40988a:	e9c7 2300 	strd	r2, r3, [r7]
  40988e:	e9c7 4502 	strd	r4, r5, [r7, #8]
  409892:	e72c      	b.n	4096ee <__kernel_rem_pio2+0x60e>
  409894:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  409896:	2b03      	cmp	r3, #3
  409898:	f63f af29 	bhi.w	4096ee <__kernel_rem_pio2+0x60e>
  40989c:	e8df f003 	tbb	[pc, r3]
  4098a0:	02101015 	.word	0x02101015
  4098a4:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4098a8:	2300      	movs	r3, #0
  4098aa:	461d      	mov	r5, r3
  4098ac:	e706      	b.n	4096bc <__kernel_rem_pio2+0x5dc>
  4098ae:	4630      	mov	r0, r6
  4098b0:	4639      	mov	r1, r7
  4098b2:	f001 f9b3 	bl	40ac1c <__aeabi_d2iz>
  4098b6:	ab10      	add	r3, sp, #64	; 0x40
  4098b8:	46ab      	mov	fp, r5
  4098ba:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
  4098be:	e626      	b.n	40950e <__kernel_rem_pio2+0x42e>
  4098c0:	2600      	movs	r6, #0
  4098c2:	4633      	mov	r3, r6
  4098c4:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4098c8:	e735      	b.n	409736 <__kernel_rem_pio2+0x656>
  4098ca:	2200      	movs	r2, #0
  4098cc:	4613      	mov	r3, r2
  4098ce:	e774      	b.n	4097ba <__kernel_rem_pio2+0x6da>
  4098d0:	41700000 	.word	0x41700000
  4098d4:	3e700000 	.word	0x3e700000

004098d8 <__kernel_sin>:
  4098d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4098dc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4098e0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  4098e4:	b085      	sub	sp, #20
  4098e6:	460c      	mov	r4, r1
  4098e8:	4690      	mov	r8, r2
  4098ea:	4699      	mov	r9, r3
  4098ec:	4605      	mov	r5, r0
  4098ee:	da04      	bge.n	4098fa <__kernel_sin+0x22>
  4098f0:	f001 f994 	bl	40ac1c <__aeabi_d2iz>
  4098f4:	2800      	cmp	r0, #0
  4098f6:	f000 8085 	beq.w	409a04 <__kernel_sin+0x12c>
  4098fa:	462a      	mov	r2, r5
  4098fc:	4623      	mov	r3, r4
  4098fe:	4628      	mov	r0, r5
  409900:	4621      	mov	r1, r4
  409902:	f000 fedb 	bl	40a6bc <__aeabi_dmul>
  409906:	4606      	mov	r6, r0
  409908:	460f      	mov	r7, r1
  40990a:	4602      	mov	r2, r0
  40990c:	460b      	mov	r3, r1
  40990e:	4628      	mov	r0, r5
  409910:	4621      	mov	r1, r4
  409912:	f000 fed3 	bl	40a6bc <__aeabi_dmul>
  409916:	a33e      	add	r3, pc, #248	; (adr r3, 409a10 <__kernel_sin+0x138>)
  409918:	e9d3 2300 	ldrd	r2, r3, [r3]
  40991c:	4682      	mov	sl, r0
  40991e:	468b      	mov	fp, r1
  409920:	4630      	mov	r0, r6
  409922:	4639      	mov	r1, r7
  409924:	f000 feca 	bl	40a6bc <__aeabi_dmul>
  409928:	a33b      	add	r3, pc, #236	; (adr r3, 409a18 <__kernel_sin+0x140>)
  40992a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40992e:	f000 fd11 	bl	40a354 <__aeabi_dsub>
  409932:	4632      	mov	r2, r6
  409934:	463b      	mov	r3, r7
  409936:	f000 fec1 	bl	40a6bc <__aeabi_dmul>
  40993a:	a339      	add	r3, pc, #228	; (adr r3, 409a20 <__kernel_sin+0x148>)
  40993c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409940:	f000 fd0a 	bl	40a358 <__adddf3>
  409944:	4632      	mov	r2, r6
  409946:	463b      	mov	r3, r7
  409948:	f000 feb8 	bl	40a6bc <__aeabi_dmul>
  40994c:	a336      	add	r3, pc, #216	; (adr r3, 409a28 <__kernel_sin+0x150>)
  40994e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409952:	f000 fcff 	bl	40a354 <__aeabi_dsub>
  409956:	4632      	mov	r2, r6
  409958:	463b      	mov	r3, r7
  40995a:	f000 feaf 	bl	40a6bc <__aeabi_dmul>
  40995e:	a334      	add	r3, pc, #208	; (adr r3, 409a30 <__kernel_sin+0x158>)
  409960:	e9d3 2300 	ldrd	r2, r3, [r3]
  409964:	f000 fcf8 	bl	40a358 <__adddf3>
  409968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40996a:	e9cd 0100 	strd	r0, r1, [sp]
  40996e:	b39b      	cbz	r3, 4099d8 <__kernel_sin+0x100>
  409970:	2200      	movs	r2, #0
  409972:	4b33      	ldr	r3, [pc, #204]	; (409a40 <__kernel_sin+0x168>)
  409974:	4640      	mov	r0, r8
  409976:	4649      	mov	r1, r9
  409978:	f000 fea0 	bl	40a6bc <__aeabi_dmul>
  40997c:	e9dd 2300 	ldrd	r2, r3, [sp]
  409980:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409984:	4650      	mov	r0, sl
  409986:	4659      	mov	r1, fp
  409988:	f000 fe98 	bl	40a6bc <__aeabi_dmul>
  40998c:	4602      	mov	r2, r0
  40998e:	460b      	mov	r3, r1
  409990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409994:	f000 fcde 	bl	40a354 <__aeabi_dsub>
  409998:	4632      	mov	r2, r6
  40999a:	463b      	mov	r3, r7
  40999c:	f000 fe8e 	bl	40a6bc <__aeabi_dmul>
  4099a0:	4642      	mov	r2, r8
  4099a2:	464b      	mov	r3, r9
  4099a4:	f000 fcd6 	bl	40a354 <__aeabi_dsub>
  4099a8:	a323      	add	r3, pc, #140	; (adr r3, 409a38 <__kernel_sin+0x160>)
  4099aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099ae:	4606      	mov	r6, r0
  4099b0:	460f      	mov	r7, r1
  4099b2:	4650      	mov	r0, sl
  4099b4:	4659      	mov	r1, fp
  4099b6:	f000 fe81 	bl	40a6bc <__aeabi_dmul>
  4099ba:	4602      	mov	r2, r0
  4099bc:	460b      	mov	r3, r1
  4099be:	4630      	mov	r0, r6
  4099c0:	4639      	mov	r1, r7
  4099c2:	f000 fcc9 	bl	40a358 <__adddf3>
  4099c6:	4602      	mov	r2, r0
  4099c8:	460b      	mov	r3, r1
  4099ca:	4628      	mov	r0, r5
  4099cc:	4621      	mov	r1, r4
  4099ce:	f000 fcc1 	bl	40a354 <__aeabi_dsub>
  4099d2:	b005      	add	sp, #20
  4099d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4099d8:	4602      	mov	r2, r0
  4099da:	460b      	mov	r3, r1
  4099dc:	4630      	mov	r0, r6
  4099de:	4639      	mov	r1, r7
  4099e0:	f000 fe6c 	bl	40a6bc <__aeabi_dmul>
  4099e4:	a314      	add	r3, pc, #80	; (adr r3, 409a38 <__kernel_sin+0x160>)
  4099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099ea:	f000 fcb3 	bl	40a354 <__aeabi_dsub>
  4099ee:	4652      	mov	r2, sl
  4099f0:	465b      	mov	r3, fp
  4099f2:	f000 fe63 	bl	40a6bc <__aeabi_dmul>
  4099f6:	462a      	mov	r2, r5
  4099f8:	4623      	mov	r3, r4
  4099fa:	f000 fcad 	bl	40a358 <__adddf3>
  4099fe:	b005      	add	sp, #20
  409a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a04:	4628      	mov	r0, r5
  409a06:	4621      	mov	r1, r4
  409a08:	b005      	add	sp, #20
  409a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a0e:	bf00      	nop
  409a10:	5acfd57c 	.word	0x5acfd57c
  409a14:	3de5d93a 	.word	0x3de5d93a
  409a18:	8a2b9ceb 	.word	0x8a2b9ceb
  409a1c:	3e5ae5e6 	.word	0x3e5ae5e6
  409a20:	57b1fe7d 	.word	0x57b1fe7d
  409a24:	3ec71de3 	.word	0x3ec71de3
  409a28:	19c161d5 	.word	0x19c161d5
  409a2c:	3f2a01a0 	.word	0x3f2a01a0
  409a30:	1110f8a6 	.word	0x1110f8a6
  409a34:	3f811111 	.word	0x3f811111
  409a38:	55555549 	.word	0x55555549
  409a3c:	3fc55555 	.word	0x3fc55555
  409a40:	3fe00000 	.word	0x3fe00000
  409a44:	00000000 	.word	0x00000000

00409a48 <__kernel_tan>:
  409a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a4c:	4cd8      	ldr	r4, [pc, #864]	; (409db0 <__kernel_tan+0x368>)
  409a4e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  409a52:	42a6      	cmp	r6, r4
  409a54:	b087      	sub	sp, #28
  409a56:	468a      	mov	sl, r1
  409a58:	4689      	mov	r9, r1
  409a5a:	4617      	mov	r7, r2
  409a5c:	4698      	mov	r8, r3
  409a5e:	4683      	mov	fp, r0
  409a60:	dc16      	bgt.n	409a90 <__kernel_tan+0x48>
  409a62:	f001 f8db 	bl	40ac1c <__aeabi_d2iz>
  409a66:	bb88      	cbnz	r0, 409acc <__kernel_tan+0x84>
  409a68:	465b      	mov	r3, fp
  409a6a:	431e      	orrs	r6, r3
  409a6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409a6e:	3301      	adds	r3, #1
  409a70:	4333      	orrs	r3, r6
  409a72:	f000 8156 	beq.w	409d22 <__kernel_tan+0x2da>
  409a76:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409a78:	2b01      	cmp	r3, #1
  409a7a:	f000 81a8 	beq.w	409dce <__kernel_tan+0x386>
  409a7e:	465a      	mov	r2, fp
  409a80:	4653      	mov	r3, sl
  409a82:	2000      	movs	r0, #0
  409a84:	49cb      	ldr	r1, [pc, #812]	; (409db4 <__kernel_tan+0x36c>)
  409a86:	f000 ff43 	bl	40a910 <__aeabi_ddiv>
  409a8a:	b007      	add	sp, #28
  409a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a90:	4bc9      	ldr	r3, [pc, #804]	; (409db8 <__kernel_tan+0x370>)
  409a92:	429e      	cmp	r6, r3
  409a94:	dd1a      	ble.n	409acc <__kernel_tan+0x84>
  409a96:	2900      	cmp	r1, #0
  409a98:	f2c0 8192 	blt.w	409dc0 <__kernel_tan+0x378>
  409a9c:	465a      	mov	r2, fp
  409a9e:	4653      	mov	r3, sl
  409aa0:	a1a5      	add	r1, pc, #660	; (adr r1, 409d38 <__kernel_tan+0x2f0>)
  409aa2:	e9d1 0100 	ldrd	r0, r1, [r1]
  409aa6:	f000 fc55 	bl	40a354 <__aeabi_dsub>
  409aaa:	463a      	mov	r2, r7
  409aac:	4643      	mov	r3, r8
  409aae:	4604      	mov	r4, r0
  409ab0:	460d      	mov	r5, r1
  409ab2:	a1a3      	add	r1, pc, #652	; (adr r1, 409d40 <__kernel_tan+0x2f8>)
  409ab4:	e9d1 0100 	ldrd	r0, r1, [r1]
  409ab8:	f000 fc4c 	bl	40a354 <__aeabi_dsub>
  409abc:	4622      	mov	r2, r4
  409abe:	462b      	mov	r3, r5
  409ac0:	f000 fc4a 	bl	40a358 <__adddf3>
  409ac4:	2700      	movs	r7, #0
  409ac6:	4683      	mov	fp, r0
  409ac8:	468a      	mov	sl, r1
  409aca:	46b8      	mov	r8, r7
  409acc:	465a      	mov	r2, fp
  409ace:	4653      	mov	r3, sl
  409ad0:	4658      	mov	r0, fp
  409ad2:	4651      	mov	r1, sl
  409ad4:	f000 fdf2 	bl	40a6bc <__aeabi_dmul>
  409ad8:	4603      	mov	r3, r0
  409ada:	460c      	mov	r4, r1
  409adc:	e9cd 3400 	strd	r3, r4, [sp]
  409ae0:	4602      	mov	r2, r0
  409ae2:	460b      	mov	r3, r1
  409ae4:	f000 fdea 	bl	40a6bc <__aeabi_dmul>
  409ae8:	e9dd 2300 	ldrd	r2, r3, [sp]
  409aec:	4604      	mov	r4, r0
  409aee:	460d      	mov	r5, r1
  409af0:	4658      	mov	r0, fp
  409af2:	4651      	mov	r1, sl
  409af4:	f000 fde2 	bl	40a6bc <__aeabi_dmul>
  409af8:	a393      	add	r3, pc, #588	; (adr r3, 409d48 <__kernel_tan+0x300>)
  409afa:	e9d3 2300 	ldrd	r2, r3, [r3]
  409afe:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409b02:	4620      	mov	r0, r4
  409b04:	4629      	mov	r1, r5
  409b06:	f000 fdd9 	bl	40a6bc <__aeabi_dmul>
  409b0a:	a391      	add	r3, pc, #580	; (adr r3, 409d50 <__kernel_tan+0x308>)
  409b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b10:	f000 fc22 	bl	40a358 <__adddf3>
  409b14:	4622      	mov	r2, r4
  409b16:	462b      	mov	r3, r5
  409b18:	f000 fdd0 	bl	40a6bc <__aeabi_dmul>
  409b1c:	a38e      	add	r3, pc, #568	; (adr r3, 409d58 <__kernel_tan+0x310>)
  409b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b22:	f000 fc19 	bl	40a358 <__adddf3>
  409b26:	4622      	mov	r2, r4
  409b28:	462b      	mov	r3, r5
  409b2a:	f000 fdc7 	bl	40a6bc <__aeabi_dmul>
  409b2e:	a38c      	add	r3, pc, #560	; (adr r3, 409d60 <__kernel_tan+0x318>)
  409b30:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b34:	f000 fc10 	bl	40a358 <__adddf3>
  409b38:	4622      	mov	r2, r4
  409b3a:	462b      	mov	r3, r5
  409b3c:	f000 fdbe 	bl	40a6bc <__aeabi_dmul>
  409b40:	a389      	add	r3, pc, #548	; (adr r3, 409d68 <__kernel_tan+0x320>)
  409b42:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b46:	f000 fc07 	bl	40a358 <__adddf3>
  409b4a:	4622      	mov	r2, r4
  409b4c:	462b      	mov	r3, r5
  409b4e:	f000 fdb5 	bl	40a6bc <__aeabi_dmul>
  409b52:	a387      	add	r3, pc, #540	; (adr r3, 409d70 <__kernel_tan+0x328>)
  409b54:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b58:	f000 fbfe 	bl	40a358 <__adddf3>
  409b5c:	e9dd 2300 	ldrd	r2, r3, [sp]
  409b60:	f000 fdac 	bl	40a6bc <__aeabi_dmul>
  409b64:	a384      	add	r3, pc, #528	; (adr r3, 409d78 <__kernel_tan+0x330>)
  409b66:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409b6e:	4620      	mov	r0, r4
  409b70:	4629      	mov	r1, r5
  409b72:	f000 fda3 	bl	40a6bc <__aeabi_dmul>
  409b76:	a382      	add	r3, pc, #520	; (adr r3, 409d80 <__kernel_tan+0x338>)
  409b78:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b7c:	f000 fbec 	bl	40a358 <__adddf3>
  409b80:	4622      	mov	r2, r4
  409b82:	462b      	mov	r3, r5
  409b84:	f000 fd9a 	bl	40a6bc <__aeabi_dmul>
  409b88:	a37f      	add	r3, pc, #508	; (adr r3, 409d88 <__kernel_tan+0x340>)
  409b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b8e:	f000 fbe3 	bl	40a358 <__adddf3>
  409b92:	4622      	mov	r2, r4
  409b94:	462b      	mov	r3, r5
  409b96:	f000 fd91 	bl	40a6bc <__aeabi_dmul>
  409b9a:	a37d      	add	r3, pc, #500	; (adr r3, 409d90 <__kernel_tan+0x348>)
  409b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ba0:	f000 fbda 	bl	40a358 <__adddf3>
  409ba4:	4622      	mov	r2, r4
  409ba6:	462b      	mov	r3, r5
  409ba8:	f000 fd88 	bl	40a6bc <__aeabi_dmul>
  409bac:	a37a      	add	r3, pc, #488	; (adr r3, 409d98 <__kernel_tan+0x350>)
  409bae:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bb2:	f000 fbd1 	bl	40a358 <__adddf3>
  409bb6:	4622      	mov	r2, r4
  409bb8:	462b      	mov	r3, r5
  409bba:	f000 fd7f 	bl	40a6bc <__aeabi_dmul>
  409bbe:	a378      	add	r3, pc, #480	; (adr r3, 409da0 <__kernel_tan+0x358>)
  409bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bc4:	f000 fbc8 	bl	40a358 <__adddf3>
  409bc8:	4602      	mov	r2, r0
  409bca:	460b      	mov	r3, r1
  409bcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409bd0:	f000 fbc2 	bl	40a358 <__adddf3>
  409bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409bd8:	f000 fd70 	bl	40a6bc <__aeabi_dmul>
  409bdc:	463a      	mov	r2, r7
  409bde:	4643      	mov	r3, r8
  409be0:	f000 fbba 	bl	40a358 <__adddf3>
  409be4:	e9dd 2300 	ldrd	r2, r3, [sp]
  409be8:	f000 fd68 	bl	40a6bc <__aeabi_dmul>
  409bec:	4602      	mov	r2, r0
  409bee:	460b      	mov	r3, r1
  409bf0:	4638      	mov	r0, r7
  409bf2:	4641      	mov	r1, r8
  409bf4:	f000 fbb0 	bl	40a358 <__adddf3>
  409bf8:	a36b      	add	r3, pc, #428	; (adr r3, 409da8 <__kernel_tan+0x360>)
  409bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bfe:	4604      	mov	r4, r0
  409c00:	460d      	mov	r5, r1
  409c02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409c06:	f000 fd59 	bl	40a6bc <__aeabi_dmul>
  409c0a:	4622      	mov	r2, r4
  409c0c:	462b      	mov	r3, r5
  409c0e:	f000 fba3 	bl	40a358 <__adddf3>
  409c12:	460b      	mov	r3, r1
  409c14:	4602      	mov	r2, r0
  409c16:	4651      	mov	r1, sl
  409c18:	4658      	mov	r0, fp
  409c1a:	e9cd 2300 	strd	r2, r3, [sp]
  409c1e:	f000 fb9b 	bl	40a358 <__adddf3>
  409c22:	4b65      	ldr	r3, [pc, #404]	; (409db8 <__kernel_tan+0x370>)
  409c24:	429e      	cmp	r6, r3
  409c26:	4604      	mov	r4, r0
  409c28:	460d      	mov	r5, r1
  409c2a:	dc3a      	bgt.n	409ca2 <__kernel_tan+0x25a>
  409c2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409c2e:	2b01      	cmp	r3, #1
  409c30:	d034      	beq.n	409c9c <__kernel_tan+0x254>
  409c32:	4602      	mov	r2, r0
  409c34:	460b      	mov	r3, r1
  409c36:	2000      	movs	r0, #0
  409c38:	495e      	ldr	r1, [pc, #376]	; (409db4 <__kernel_tan+0x36c>)
  409c3a:	f000 fe69 	bl	40a910 <__aeabi_ddiv>
  409c3e:	2400      	movs	r4, #0
  409c40:	460f      	mov	r7, r1
  409c42:	4606      	mov	r6, r0
  409c44:	465a      	mov	r2, fp
  409c46:	4653      	mov	r3, sl
  409c48:	4620      	mov	r0, r4
  409c4a:	4629      	mov	r1, r5
  409c4c:	f000 fb82 	bl	40a354 <__aeabi_dsub>
  409c50:	46a0      	mov	r8, r4
  409c52:	4602      	mov	r2, r0
  409c54:	460b      	mov	r3, r1
  409c56:	e9dd 0100 	ldrd	r0, r1, [sp]
  409c5a:	f000 fb7b 	bl	40a354 <__aeabi_dsub>
  409c5e:	4642      	mov	r2, r8
  409c60:	463b      	mov	r3, r7
  409c62:	f000 fd2b 	bl	40a6bc <__aeabi_dmul>
  409c66:	46a9      	mov	r9, r5
  409c68:	4604      	mov	r4, r0
  409c6a:	460d      	mov	r5, r1
  409c6c:	4642      	mov	r2, r8
  409c6e:	463b      	mov	r3, r7
  409c70:	4640      	mov	r0, r8
  409c72:	4649      	mov	r1, r9
  409c74:	f000 fd22 	bl	40a6bc <__aeabi_dmul>
  409c78:	2200      	movs	r2, #0
  409c7a:	4b50      	ldr	r3, [pc, #320]	; (409dbc <__kernel_tan+0x374>)
  409c7c:	f000 fb6c 	bl	40a358 <__adddf3>
  409c80:	4602      	mov	r2, r0
  409c82:	460b      	mov	r3, r1
  409c84:	4620      	mov	r0, r4
  409c86:	4629      	mov	r1, r5
  409c88:	f000 fb66 	bl	40a358 <__adddf3>
  409c8c:	4632      	mov	r2, r6
  409c8e:	463b      	mov	r3, r7
  409c90:	f000 fd14 	bl	40a6bc <__aeabi_dmul>
  409c94:	4642      	mov	r2, r8
  409c96:	463b      	mov	r3, r7
  409c98:	f000 fb5e 	bl	40a358 <__adddf3>
  409c9c:	b007      	add	sp, #28
  409c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ca2:	9810      	ldr	r0, [sp, #64]	; 0x40
  409ca4:	f000 fca4 	bl	40a5f0 <__aeabi_i2d>
  409ca8:	4622      	mov	r2, r4
  409caa:	4606      	mov	r6, r0
  409cac:	460f      	mov	r7, r1
  409cae:	462b      	mov	r3, r5
  409cb0:	4620      	mov	r0, r4
  409cb2:	4629      	mov	r1, r5
  409cb4:	f000 fd02 	bl	40a6bc <__aeabi_dmul>
  409cb8:	4632      	mov	r2, r6
  409cba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409cbe:	463b      	mov	r3, r7
  409cc0:	4620      	mov	r0, r4
  409cc2:	4629      	mov	r1, r5
  409cc4:	f000 fb48 	bl	40a358 <__adddf3>
  409cc8:	4602      	mov	r2, r0
  409cca:	460b      	mov	r3, r1
  409ccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409cd0:	f000 fe1e 	bl	40a910 <__aeabi_ddiv>
  409cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
  409cd8:	f000 fb3c 	bl	40a354 <__aeabi_dsub>
  409cdc:	4602      	mov	r2, r0
  409cde:	460b      	mov	r3, r1
  409ce0:	4658      	mov	r0, fp
  409ce2:	4651      	mov	r1, sl
  409ce4:	f000 fb36 	bl	40a354 <__aeabi_dsub>
  409ce8:	4602      	mov	r2, r0
  409cea:	460b      	mov	r3, r1
  409cec:	f000 fb34 	bl	40a358 <__adddf3>
  409cf0:	4602      	mov	r2, r0
  409cf2:	460b      	mov	r3, r1
  409cf4:	4630      	mov	r0, r6
  409cf6:	4639      	mov	r1, r7
  409cf8:	f000 fb2c 	bl	40a354 <__aeabi_dsub>
  409cfc:	4604      	mov	r4, r0
  409cfe:	ea4f 70a9 	mov.w	r0, r9, asr #30
  409d02:	f000 0002 	and.w	r0, r0, #2
  409d06:	f1c0 0001 	rsb	r0, r0, #1
  409d0a:	460d      	mov	r5, r1
  409d0c:	f000 fc70 	bl	40a5f0 <__aeabi_i2d>
  409d10:	4602      	mov	r2, r0
  409d12:	460b      	mov	r3, r1
  409d14:	4620      	mov	r0, r4
  409d16:	4629      	mov	r1, r5
  409d18:	f000 fcd0 	bl	40a6bc <__aeabi_dmul>
  409d1c:	b007      	add	sp, #28
  409d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d22:	4658      	mov	r0, fp
  409d24:	4651      	mov	r1, sl
  409d26:	f000 f9f5 	bl	40a114 <fabs>
  409d2a:	4602      	mov	r2, r0
  409d2c:	460b      	mov	r3, r1
  409d2e:	2000      	movs	r0, #0
  409d30:	4922      	ldr	r1, [pc, #136]	; (409dbc <__kernel_tan+0x374>)
  409d32:	f000 fded 	bl	40a910 <__aeabi_ddiv>
  409d36:	e7b1      	b.n	409c9c <__kernel_tan+0x254>
  409d38:	54442d18 	.word	0x54442d18
  409d3c:	3fe921fb 	.word	0x3fe921fb
  409d40:	33145c07 	.word	0x33145c07
  409d44:	3c81a626 	.word	0x3c81a626
  409d48:	74bf7ad4 	.word	0x74bf7ad4
  409d4c:	3efb2a70 	.word	0x3efb2a70
  409d50:	32f0a7e9 	.word	0x32f0a7e9
  409d54:	3f12b80f 	.word	0x3f12b80f
  409d58:	1a8d1068 	.word	0x1a8d1068
  409d5c:	3f3026f7 	.word	0x3f3026f7
  409d60:	fee08315 	.word	0xfee08315
  409d64:	3f57dbc8 	.word	0x3f57dbc8
  409d68:	e96e8493 	.word	0xe96e8493
  409d6c:	3f8226e3 	.word	0x3f8226e3
  409d70:	1bb341fe 	.word	0x1bb341fe
  409d74:	3faba1ba 	.word	0x3faba1ba
  409d78:	db605373 	.word	0xdb605373
  409d7c:	bef375cb 	.word	0xbef375cb
  409d80:	a03792a6 	.word	0xa03792a6
  409d84:	3f147e88 	.word	0x3f147e88
  409d88:	f2f26501 	.word	0xf2f26501
  409d8c:	3f4344d8 	.word	0x3f4344d8
  409d90:	c9560328 	.word	0xc9560328
  409d94:	3f6d6d22 	.word	0x3f6d6d22
  409d98:	8406d637 	.word	0x8406d637
  409d9c:	3f9664f4 	.word	0x3f9664f4
  409da0:	1110fe7a 	.word	0x1110fe7a
  409da4:	3fc11111 	.word	0x3fc11111
  409da8:	55555563 	.word	0x55555563
  409dac:	3fd55555 	.word	0x3fd55555
  409db0:	3e2fffff 	.word	0x3e2fffff
  409db4:	bff00000 	.word	0xbff00000
  409db8:	3fe59427 	.word	0x3fe59427
  409dbc:	3ff00000 	.word	0x3ff00000
  409dc0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  409dc4:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  409dc8:	4683      	mov	fp, r0
  409dca:	469a      	mov	sl, r3
  409dcc:	e666      	b.n	409a9c <__kernel_tan+0x54>
  409dce:	4658      	mov	r0, fp
  409dd0:	4651      	mov	r1, sl
  409dd2:	e763      	b.n	409c9c <__kernel_tan+0x254>
  409dd4:	0000      	movs	r0, r0
	...

00409dd8 <atan>:
  409dd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ddc:	4bc0      	ldr	r3, [pc, #768]	; (40a0e0 <atan+0x308>)
  409dde:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  409de2:	429e      	cmp	r6, r3
  409de4:	460d      	mov	r5, r1
  409de6:	468a      	mov	sl, r1
  409de8:	4604      	mov	r4, r0
  409dea:	dd0f      	ble.n	409e0c <atan+0x34>
  409dec:	4bbd      	ldr	r3, [pc, #756]	; (40a0e4 <atan+0x30c>)
  409dee:	429e      	cmp	r6, r3
  409df0:	f300 80b2 	bgt.w	409f58 <atan+0x180>
  409df4:	f000 80ad 	beq.w	409f52 <atan+0x17a>
  409df8:	4bbb      	ldr	r3, [pc, #748]	; (40a0e8 <atan+0x310>)
  409dfa:	49bc      	ldr	r1, [pc, #752]	; (40a0ec <atan+0x314>)
  409dfc:	4cbc      	ldr	r4, [pc, #752]	; (40a0f0 <atan+0x318>)
  409dfe:	f1ba 0f00 	cmp.w	sl, #0
  409e02:	bfc8      	it	gt
  409e04:	4619      	movgt	r1, r3
  409e06:	4620      	mov	r0, r4
  409e08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409e0c:	4bb9      	ldr	r3, [pc, #740]	; (40a0f4 <atan+0x31c>)
  409e0e:	429e      	cmp	r6, r3
  409e10:	f300 80bc 	bgt.w	409f8c <atan+0x1b4>
  409e14:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  409e18:	429e      	cmp	r6, r3
  409e1a:	f340 80a7 	ble.w	409f6c <atan+0x194>
  409e1e:	f04f 3bff 	mov.w	fp, #4294967295
  409e22:	4622      	mov	r2, r4
  409e24:	462b      	mov	r3, r5
  409e26:	4620      	mov	r0, r4
  409e28:	4629      	mov	r1, r5
  409e2a:	f000 fc47 	bl	40a6bc <__aeabi_dmul>
  409e2e:	4602      	mov	r2, r0
  409e30:	460b      	mov	r3, r1
  409e32:	4680      	mov	r8, r0
  409e34:	4689      	mov	r9, r1
  409e36:	f000 fc41 	bl	40a6bc <__aeabi_dmul>
  409e3a:	a391      	add	r3, pc, #580	; (adr r3, 40a080 <atan+0x2a8>)
  409e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e40:	4606      	mov	r6, r0
  409e42:	460f      	mov	r7, r1
  409e44:	f000 fc3a 	bl	40a6bc <__aeabi_dmul>
  409e48:	a38f      	add	r3, pc, #572	; (adr r3, 40a088 <atan+0x2b0>)
  409e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e4e:	f000 fa83 	bl	40a358 <__adddf3>
  409e52:	4632      	mov	r2, r6
  409e54:	463b      	mov	r3, r7
  409e56:	f000 fc31 	bl	40a6bc <__aeabi_dmul>
  409e5a:	a38d      	add	r3, pc, #564	; (adr r3, 40a090 <atan+0x2b8>)
  409e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e60:	f000 fa7a 	bl	40a358 <__adddf3>
  409e64:	4632      	mov	r2, r6
  409e66:	463b      	mov	r3, r7
  409e68:	f000 fc28 	bl	40a6bc <__aeabi_dmul>
  409e6c:	a38a      	add	r3, pc, #552	; (adr r3, 40a098 <atan+0x2c0>)
  409e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e72:	f000 fa71 	bl	40a358 <__adddf3>
  409e76:	4632      	mov	r2, r6
  409e78:	463b      	mov	r3, r7
  409e7a:	f000 fc1f 	bl	40a6bc <__aeabi_dmul>
  409e7e:	a388      	add	r3, pc, #544	; (adr r3, 40a0a0 <atan+0x2c8>)
  409e80:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e84:	f000 fa68 	bl	40a358 <__adddf3>
  409e88:	4632      	mov	r2, r6
  409e8a:	463b      	mov	r3, r7
  409e8c:	f000 fc16 	bl	40a6bc <__aeabi_dmul>
  409e90:	a385      	add	r3, pc, #532	; (adr r3, 40a0a8 <atan+0x2d0>)
  409e92:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e96:	f000 fa5f 	bl	40a358 <__adddf3>
  409e9a:	4642      	mov	r2, r8
  409e9c:	464b      	mov	r3, r9
  409e9e:	f000 fc0d 	bl	40a6bc <__aeabi_dmul>
  409ea2:	a383      	add	r3, pc, #524	; (adr r3, 40a0b0 <atan+0x2d8>)
  409ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ea8:	4680      	mov	r8, r0
  409eaa:	4689      	mov	r9, r1
  409eac:	4630      	mov	r0, r6
  409eae:	4639      	mov	r1, r7
  409eb0:	f000 fc04 	bl	40a6bc <__aeabi_dmul>
  409eb4:	a380      	add	r3, pc, #512	; (adr r3, 40a0b8 <atan+0x2e0>)
  409eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  409eba:	f000 fa4b 	bl	40a354 <__aeabi_dsub>
  409ebe:	4632      	mov	r2, r6
  409ec0:	463b      	mov	r3, r7
  409ec2:	f000 fbfb 	bl	40a6bc <__aeabi_dmul>
  409ec6:	a37e      	add	r3, pc, #504	; (adr r3, 40a0c0 <atan+0x2e8>)
  409ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ecc:	f000 fa42 	bl	40a354 <__aeabi_dsub>
  409ed0:	4632      	mov	r2, r6
  409ed2:	463b      	mov	r3, r7
  409ed4:	f000 fbf2 	bl	40a6bc <__aeabi_dmul>
  409ed8:	a37b      	add	r3, pc, #492	; (adr r3, 40a0c8 <atan+0x2f0>)
  409eda:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ede:	f000 fa39 	bl	40a354 <__aeabi_dsub>
  409ee2:	4632      	mov	r2, r6
  409ee4:	463b      	mov	r3, r7
  409ee6:	f000 fbe9 	bl	40a6bc <__aeabi_dmul>
  409eea:	a379      	add	r3, pc, #484	; (adr r3, 40a0d0 <atan+0x2f8>)
  409eec:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ef0:	f000 fa30 	bl	40a354 <__aeabi_dsub>
  409ef4:	4632      	mov	r2, r6
  409ef6:	463b      	mov	r3, r7
  409ef8:	f000 fbe0 	bl	40a6bc <__aeabi_dmul>
  409efc:	f1bb 3fff 	cmp.w	fp, #4294967295
  409f00:	4602      	mov	r2, r0
  409f02:	460b      	mov	r3, r1
  409f04:	d069      	beq.n	409fda <atan+0x202>
  409f06:	4640      	mov	r0, r8
  409f08:	4649      	mov	r1, r9
  409f0a:	f000 fa25 	bl	40a358 <__adddf3>
  409f0e:	4622      	mov	r2, r4
  409f10:	462b      	mov	r3, r5
  409f12:	f000 fbd3 	bl	40a6bc <__aeabi_dmul>
  409f16:	4e78      	ldr	r6, [pc, #480]	; (40a0f8 <atan+0x320>)
  409f18:	4b78      	ldr	r3, [pc, #480]	; (40a0fc <atan+0x324>)
  409f1a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
  409f1e:	445e      	add	r6, fp
  409f20:	449b      	add	fp, r3
  409f22:	e9db 2300 	ldrd	r2, r3, [fp]
  409f26:	f000 fa15 	bl	40a354 <__aeabi_dsub>
  409f2a:	4622      	mov	r2, r4
  409f2c:	462b      	mov	r3, r5
  409f2e:	f000 fa11 	bl	40a354 <__aeabi_dsub>
  409f32:	4602      	mov	r2, r0
  409f34:	460b      	mov	r3, r1
  409f36:	e9d6 0100 	ldrd	r0, r1, [r6]
  409f3a:	f000 fa0b 	bl	40a354 <__aeabi_dsub>
  409f3e:	f1ba 0f00 	cmp.w	sl, #0
  409f42:	4604      	mov	r4, r0
  409f44:	f6bf af5f 	bge.w	409e06 <atan+0x2e>
  409f48:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409f4c:	4620      	mov	r0, r4
  409f4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f52:	2800      	cmp	r0, #0
  409f54:	f43f af50 	beq.w	409df8 <atan+0x20>
  409f58:	4622      	mov	r2, r4
  409f5a:	4620      	mov	r0, r4
  409f5c:	462b      	mov	r3, r5
  409f5e:	4629      	mov	r1, r5
  409f60:	f000 f9fa 	bl	40a358 <__adddf3>
  409f64:	4604      	mov	r4, r0
  409f66:	4620      	mov	r0, r4
  409f68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f6c:	a35a      	add	r3, pc, #360	; (adr r3, 40a0d8 <atan+0x300>)
  409f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409f72:	f000 f9f1 	bl	40a358 <__adddf3>
  409f76:	2200      	movs	r2, #0
  409f78:	4b61      	ldr	r3, [pc, #388]	; (40a100 <atan+0x328>)
  409f7a:	f000 fe2f 	bl	40abdc <__aeabi_dcmpgt>
  409f7e:	2800      	cmp	r0, #0
  409f80:	f43f af4d 	beq.w	409e1e <atan+0x46>
  409f84:	4629      	mov	r1, r5
  409f86:	4620      	mov	r0, r4
  409f88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f8c:	f000 f8c2 	bl	40a114 <fabs>
  409f90:	4b5c      	ldr	r3, [pc, #368]	; (40a104 <atan+0x32c>)
  409f92:	429e      	cmp	r6, r3
  409f94:	4604      	mov	r4, r0
  409f96:	460d      	mov	r5, r1
  409f98:	dc2f      	bgt.n	409ffa <atan+0x222>
  409f9a:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  409f9e:	429e      	cmp	r6, r3
  409fa0:	dc54      	bgt.n	40a04c <atan+0x274>
  409fa2:	4602      	mov	r2, r0
  409fa4:	460b      	mov	r3, r1
  409fa6:	f000 f9d7 	bl	40a358 <__adddf3>
  409faa:	2200      	movs	r2, #0
  409fac:	4b54      	ldr	r3, [pc, #336]	; (40a100 <atan+0x328>)
  409fae:	f000 f9d1 	bl	40a354 <__aeabi_dsub>
  409fb2:	2200      	movs	r2, #0
  409fb4:	4606      	mov	r6, r0
  409fb6:	460f      	mov	r7, r1
  409fb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  409fbc:	4620      	mov	r0, r4
  409fbe:	4629      	mov	r1, r5
  409fc0:	f000 f9ca 	bl	40a358 <__adddf3>
  409fc4:	4602      	mov	r2, r0
  409fc6:	460b      	mov	r3, r1
  409fc8:	4630      	mov	r0, r6
  409fca:	4639      	mov	r1, r7
  409fcc:	f000 fca0 	bl	40a910 <__aeabi_ddiv>
  409fd0:	f04f 0b00 	mov.w	fp, #0
  409fd4:	4604      	mov	r4, r0
  409fd6:	460d      	mov	r5, r1
  409fd8:	e723      	b.n	409e22 <atan+0x4a>
  409fda:	4640      	mov	r0, r8
  409fdc:	4649      	mov	r1, r9
  409fde:	f000 f9bb 	bl	40a358 <__adddf3>
  409fe2:	4622      	mov	r2, r4
  409fe4:	462b      	mov	r3, r5
  409fe6:	f000 fb69 	bl	40a6bc <__aeabi_dmul>
  409fea:	4602      	mov	r2, r0
  409fec:	460b      	mov	r3, r1
  409fee:	4620      	mov	r0, r4
  409ff0:	4629      	mov	r1, r5
  409ff2:	f000 f9af 	bl	40a354 <__aeabi_dsub>
  409ff6:	4604      	mov	r4, r0
  409ff8:	e705      	b.n	409e06 <atan+0x2e>
  409ffa:	4b43      	ldr	r3, [pc, #268]	; (40a108 <atan+0x330>)
  409ffc:	429e      	cmp	r6, r3
  409ffe:	dc1a      	bgt.n	40a036 <atan+0x25e>
  40a000:	2200      	movs	r2, #0
  40a002:	4b42      	ldr	r3, [pc, #264]	; (40a10c <atan+0x334>)
  40a004:	f000 f9a6 	bl	40a354 <__aeabi_dsub>
  40a008:	2200      	movs	r2, #0
  40a00a:	4606      	mov	r6, r0
  40a00c:	460f      	mov	r7, r1
  40a00e:	4b3f      	ldr	r3, [pc, #252]	; (40a10c <atan+0x334>)
  40a010:	4620      	mov	r0, r4
  40a012:	4629      	mov	r1, r5
  40a014:	f000 fb52 	bl	40a6bc <__aeabi_dmul>
  40a018:	2200      	movs	r2, #0
  40a01a:	4b39      	ldr	r3, [pc, #228]	; (40a100 <atan+0x328>)
  40a01c:	f000 f99c 	bl	40a358 <__adddf3>
  40a020:	4602      	mov	r2, r0
  40a022:	460b      	mov	r3, r1
  40a024:	4630      	mov	r0, r6
  40a026:	4639      	mov	r1, r7
  40a028:	f000 fc72 	bl	40a910 <__aeabi_ddiv>
  40a02c:	f04f 0b02 	mov.w	fp, #2
  40a030:	4604      	mov	r4, r0
  40a032:	460d      	mov	r5, r1
  40a034:	e6f5      	b.n	409e22 <atan+0x4a>
  40a036:	4602      	mov	r2, r0
  40a038:	460b      	mov	r3, r1
  40a03a:	2000      	movs	r0, #0
  40a03c:	4934      	ldr	r1, [pc, #208]	; (40a110 <atan+0x338>)
  40a03e:	f000 fc67 	bl	40a910 <__aeabi_ddiv>
  40a042:	f04f 0b03 	mov.w	fp, #3
  40a046:	4604      	mov	r4, r0
  40a048:	460d      	mov	r5, r1
  40a04a:	e6ea      	b.n	409e22 <atan+0x4a>
  40a04c:	2200      	movs	r2, #0
  40a04e:	4b2c      	ldr	r3, [pc, #176]	; (40a100 <atan+0x328>)
  40a050:	f000 f980 	bl	40a354 <__aeabi_dsub>
  40a054:	2200      	movs	r2, #0
  40a056:	4606      	mov	r6, r0
  40a058:	460f      	mov	r7, r1
  40a05a:	4b29      	ldr	r3, [pc, #164]	; (40a100 <atan+0x328>)
  40a05c:	4620      	mov	r0, r4
  40a05e:	4629      	mov	r1, r5
  40a060:	f000 f97a 	bl	40a358 <__adddf3>
  40a064:	4602      	mov	r2, r0
  40a066:	460b      	mov	r3, r1
  40a068:	4630      	mov	r0, r6
  40a06a:	4639      	mov	r1, r7
  40a06c:	f000 fc50 	bl	40a910 <__aeabi_ddiv>
  40a070:	f04f 0b01 	mov.w	fp, #1
  40a074:	4604      	mov	r4, r0
  40a076:	460d      	mov	r5, r1
  40a078:	e6d3      	b.n	409e22 <atan+0x4a>
  40a07a:	bf00      	nop
  40a07c:	f3af 8000 	nop.w
  40a080:	e322da11 	.word	0xe322da11
  40a084:	3f90ad3a 	.word	0x3f90ad3a
  40a088:	24760deb 	.word	0x24760deb
  40a08c:	3fa97b4b 	.word	0x3fa97b4b
  40a090:	a0d03d51 	.word	0xa0d03d51
  40a094:	3fb10d66 	.word	0x3fb10d66
  40a098:	c54c206e 	.word	0xc54c206e
  40a09c:	3fb745cd 	.word	0x3fb745cd
  40a0a0:	920083ff 	.word	0x920083ff
  40a0a4:	3fc24924 	.word	0x3fc24924
  40a0a8:	5555550d 	.word	0x5555550d
  40a0ac:	3fd55555 	.word	0x3fd55555
  40a0b0:	2c6a6c2f 	.word	0x2c6a6c2f
  40a0b4:	bfa2b444 	.word	0xbfa2b444
  40a0b8:	52defd9a 	.word	0x52defd9a
  40a0bc:	3fadde2d 	.word	0x3fadde2d
  40a0c0:	af749a6d 	.word	0xaf749a6d
  40a0c4:	3fb3b0f2 	.word	0x3fb3b0f2
  40a0c8:	fe231671 	.word	0xfe231671
  40a0cc:	3fbc71c6 	.word	0x3fbc71c6
  40a0d0:	9998ebc4 	.word	0x9998ebc4
  40a0d4:	3fc99999 	.word	0x3fc99999
  40a0d8:	8800759c 	.word	0x8800759c
  40a0dc:	7e37e43c 	.word	0x7e37e43c
  40a0e0:	440fffff 	.word	0x440fffff
  40a0e4:	7ff00000 	.word	0x7ff00000
  40a0e8:	3ff921fb 	.word	0x3ff921fb
  40a0ec:	bff921fb 	.word	0xbff921fb
  40a0f0:	54442d18 	.word	0x54442d18
  40a0f4:	3fdbffff 	.word	0x3fdbffff
  40a0f8:	0040bca0 	.word	0x0040bca0
  40a0fc:	0040bc80 	.word	0x0040bc80
  40a100:	3ff00000 	.word	0x3ff00000
  40a104:	3ff2ffff 	.word	0x3ff2ffff
  40a108:	40037fff 	.word	0x40037fff
  40a10c:	3ff80000 	.word	0x3ff80000
  40a110:	bff00000 	.word	0xbff00000

0040a114 <fabs>:
  40a114:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a118:	4770      	bx	lr
  40a11a:	bf00      	nop
  40a11c:	0000      	movs	r0, r0
	...

0040a120 <floor>:
  40a120:	f3c1 520a 	ubfx	r2, r1, #20, #11
  40a124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a128:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  40a12c:	2e13      	cmp	r6, #19
  40a12e:	460b      	mov	r3, r1
  40a130:	460d      	mov	r5, r1
  40a132:	4604      	mov	r4, r0
  40a134:	4688      	mov	r8, r1
  40a136:	4607      	mov	r7, r0
  40a138:	dc1c      	bgt.n	40a174 <floor+0x54>
  40a13a:	2e00      	cmp	r6, #0
  40a13c:	db3f      	blt.n	40a1be <floor+0x9e>
  40a13e:	4a3a      	ldr	r2, [pc, #232]	; (40a228 <floor+0x108>)
  40a140:	fa42 f906 	asr.w	r9, r2, r6
  40a144:	ea01 0209 	and.w	r2, r1, r9
  40a148:	4302      	orrs	r2, r0
  40a14a:	4686      	mov	lr, r0
  40a14c:	d017      	beq.n	40a17e <floor+0x5e>
  40a14e:	a334      	add	r3, pc, #208	; (adr r3, 40a220 <floor+0x100>)
  40a150:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a154:	f000 f900 	bl	40a358 <__adddf3>
  40a158:	2200      	movs	r2, #0
  40a15a:	2300      	movs	r3, #0
  40a15c:	f000 fd3e 	bl	40abdc <__aeabi_dcmpgt>
  40a160:	b120      	cbz	r0, 40a16c <floor+0x4c>
  40a162:	2d00      	cmp	r5, #0
  40a164:	db40      	blt.n	40a1e8 <floor+0xc8>
  40a166:	ea28 0509 	bic.w	r5, r8, r9
  40a16a:	2700      	movs	r7, #0
  40a16c:	4638      	mov	r0, r7
  40a16e:	4629      	mov	r1, r5
  40a170:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a174:	2e33      	cmp	r6, #51	; 0x33
  40a176:	dd06      	ble.n	40a186 <floor+0x66>
  40a178:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  40a17c:	d02f      	beq.n	40a1de <floor+0xbe>
  40a17e:	4620      	mov	r0, r4
  40a180:	4619      	mov	r1, r3
  40a182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a186:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  40a18a:	f04f 39ff 	mov.w	r9, #4294967295
  40a18e:	fa29 f902 	lsr.w	r9, r9, r2
  40a192:	ea10 0f09 	tst.w	r0, r9
  40a196:	d0f2      	beq.n	40a17e <floor+0x5e>
  40a198:	a321      	add	r3, pc, #132	; (adr r3, 40a220 <floor+0x100>)
  40a19a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a19e:	f000 f8db 	bl	40a358 <__adddf3>
  40a1a2:	2200      	movs	r2, #0
  40a1a4:	2300      	movs	r3, #0
  40a1a6:	f000 fd19 	bl	40abdc <__aeabi_dcmpgt>
  40a1aa:	2800      	cmp	r0, #0
  40a1ac:	d0de      	beq.n	40a16c <floor+0x4c>
  40a1ae:	2d00      	cmp	r5, #0
  40a1b0:	db20      	blt.n	40a1f4 <floor+0xd4>
  40a1b2:	4645      	mov	r5, r8
  40a1b4:	ea27 0709 	bic.w	r7, r7, r9
  40a1b8:	4638      	mov	r0, r7
  40a1ba:	4629      	mov	r1, r5
  40a1bc:	e7d8      	b.n	40a170 <floor+0x50>
  40a1be:	a318      	add	r3, pc, #96	; (adr r3, 40a220 <floor+0x100>)
  40a1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a1c4:	f000 f8c8 	bl	40a358 <__adddf3>
  40a1c8:	2200      	movs	r2, #0
  40a1ca:	2300      	movs	r3, #0
  40a1cc:	f000 fd06 	bl	40abdc <__aeabi_dcmpgt>
  40a1d0:	2800      	cmp	r0, #0
  40a1d2:	d0cb      	beq.n	40a16c <floor+0x4c>
  40a1d4:	2d00      	cmp	r5, #0
  40a1d6:	db18      	blt.n	40a20a <floor+0xea>
  40a1d8:	2700      	movs	r7, #0
  40a1da:	463d      	mov	r5, r7
  40a1dc:	e7c6      	b.n	40a16c <floor+0x4c>
  40a1de:	4602      	mov	r2, r0
  40a1e0:	460b      	mov	r3, r1
  40a1e2:	f000 f8b9 	bl	40a358 <__adddf3>
  40a1e6:	e7cc      	b.n	40a182 <floor+0x62>
  40a1e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  40a1ec:	fa43 f606 	asr.w	r6, r3, r6
  40a1f0:	44b0      	add	r8, r6
  40a1f2:	e7b8      	b.n	40a166 <floor+0x46>
  40a1f4:	2e14      	cmp	r6, #20
  40a1f6:	d010      	beq.n	40a21a <floor+0xfa>
  40a1f8:	2301      	movs	r3, #1
  40a1fa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  40a1fe:	fa03 f606 	lsl.w	r6, r3, r6
  40a202:	1937      	adds	r7, r6, r4
  40a204:	bf28      	it	cs
  40a206:	4498      	addcs	r8, r3
  40a208:	e7d3      	b.n	40a1b2 <floor+0x92>
  40a20a:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  40a20e:	4b07      	ldr	r3, [pc, #28]	; (40a22c <floor+0x10c>)
  40a210:	4322      	orrs	r2, r4
  40a212:	bf18      	it	ne
  40a214:	461d      	movne	r5, r3
  40a216:	2700      	movs	r7, #0
  40a218:	e7a8      	b.n	40a16c <floor+0x4c>
  40a21a:	f105 0801 	add.w	r8, r5, #1
  40a21e:	e7c8      	b.n	40a1b2 <floor+0x92>
  40a220:	8800759c 	.word	0x8800759c
  40a224:	7e37e43c 	.word	0x7e37e43c
  40a228:	000fffff 	.word	0x000fffff
  40a22c:	bff00000 	.word	0xbff00000

0040a230 <matherr>:
  40a230:	2000      	movs	r0, #0
  40a232:	4770      	bx	lr

0040a234 <nan>:
  40a234:	2000      	movs	r0, #0
  40a236:	4901      	ldr	r1, [pc, #4]	; (40a23c <nan+0x8>)
  40a238:	4770      	bx	lr
  40a23a:	bf00      	nop
  40a23c:	7ff80000 	.word	0x7ff80000

0040a240 <scalbn>:
  40a240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a242:	f3c1 560a 	ubfx	r6, r1, #20, #11
  40a246:	4604      	mov	r4, r0
  40a248:	460d      	mov	r5, r1
  40a24a:	460b      	mov	r3, r1
  40a24c:	4617      	mov	r7, r2
  40a24e:	bb06      	cbnz	r6, 40a292 <scalbn+0x52>
  40a250:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40a254:	4303      	orrs	r3, r0
  40a256:	d025      	beq.n	40a2a4 <scalbn+0x64>
  40a258:	2200      	movs	r2, #0
  40a25a:	4b35      	ldr	r3, [pc, #212]	; (40a330 <scalbn+0xf0>)
  40a25c:	f000 fa2e 	bl	40a6bc <__aeabi_dmul>
  40a260:	4a34      	ldr	r2, [pc, #208]	; (40a334 <scalbn+0xf4>)
  40a262:	4297      	cmp	r7, r2
  40a264:	4604      	mov	r4, r0
  40a266:	460d      	mov	r5, r1
  40a268:	460b      	mov	r3, r1
  40a26a:	db2a      	blt.n	40a2c2 <scalbn+0x82>
  40a26c:	f3c1 560a 	ubfx	r6, r1, #20, #11
  40a270:	3e36      	subs	r6, #54	; 0x36
  40a272:	443e      	add	r6, r7
  40a274:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40a278:	4296      	cmp	r6, r2
  40a27a:	dc28      	bgt.n	40a2ce <scalbn+0x8e>
  40a27c:	2e00      	cmp	r6, #0
  40a27e:	dd12      	ble.n	40a2a6 <scalbn+0x66>
  40a280:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40a284:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40a288:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40a28c:	4620      	mov	r0, r4
  40a28e:	4629      	mov	r1, r5
  40a290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a292:	f240 72ff 	movw	r2, #2047	; 0x7ff
  40a296:	4296      	cmp	r6, r2
  40a298:	d1eb      	bne.n	40a272 <scalbn+0x32>
  40a29a:	4602      	mov	r2, r0
  40a29c:	460b      	mov	r3, r1
  40a29e:	f000 f85b 	bl	40a358 <__adddf3>
  40a2a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a2a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a2a6:	f116 0f35 	cmn.w	r6, #53	; 0x35
  40a2aa:	da1d      	bge.n	40a2e8 <scalbn+0xa8>
  40a2ac:	f24c 3350 	movw	r3, #50000	; 0xc350
  40a2b0:	429f      	cmp	r7, r3
  40a2b2:	4622      	mov	r2, r4
  40a2b4:	462b      	mov	r3, r5
  40a2b6:	dc25      	bgt.n	40a304 <scalbn+0xc4>
  40a2b8:	a119      	add	r1, pc, #100	; (adr r1, 40a320 <scalbn+0xe0>)
  40a2ba:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a2be:	f000 f83d 	bl	40a33c <copysign>
  40a2c2:	a317      	add	r3, pc, #92	; (adr r3, 40a320 <scalbn+0xe0>)
  40a2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a2c8:	f000 f9f8 	bl	40a6bc <__aeabi_dmul>
  40a2cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a2ce:	4622      	mov	r2, r4
  40a2d0:	462b      	mov	r3, r5
  40a2d2:	a115      	add	r1, pc, #84	; (adr r1, 40a328 <scalbn+0xe8>)
  40a2d4:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a2d8:	f000 f830 	bl	40a33c <copysign>
  40a2dc:	a312      	add	r3, pc, #72	; (adr r3, 40a328 <scalbn+0xe8>)
  40a2de:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a2e2:	f000 f9eb 	bl	40a6bc <__aeabi_dmul>
  40a2e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a2e8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40a2ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40a2f0:	3636      	adds	r6, #54	; 0x36
  40a2f2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40a2f6:	4620      	mov	r0, r4
  40a2f8:	4629      	mov	r1, r5
  40a2fa:	2200      	movs	r2, #0
  40a2fc:	4b0e      	ldr	r3, [pc, #56]	; (40a338 <scalbn+0xf8>)
  40a2fe:	f000 f9dd 	bl	40a6bc <__aeabi_dmul>
  40a302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a304:	a108      	add	r1, pc, #32	; (adr r1, 40a328 <scalbn+0xe8>)
  40a306:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a30a:	f000 f817 	bl	40a33c <copysign>
  40a30e:	a306      	add	r3, pc, #24	; (adr r3, 40a328 <scalbn+0xe8>)
  40a310:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a314:	f000 f9d2 	bl	40a6bc <__aeabi_dmul>
  40a318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a31a:	bf00      	nop
  40a31c:	f3af 8000 	nop.w
  40a320:	c2f8f359 	.word	0xc2f8f359
  40a324:	01a56e1f 	.word	0x01a56e1f
  40a328:	8800759c 	.word	0x8800759c
  40a32c:	7e37e43c 	.word	0x7e37e43c
  40a330:	43500000 	.word	0x43500000
  40a334:	ffff3cb0 	.word	0xffff3cb0
  40a338:	3c900000 	.word	0x3c900000

0040a33c <copysign>:
  40a33c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  40a340:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  40a344:	ea42 0103 	orr.w	r1, r2, r3
  40a348:	4770      	bx	lr
  40a34a:	bf00      	nop

0040a34c <__aeabi_drsub>:
  40a34c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40a350:	e002      	b.n	40a358 <__adddf3>
  40a352:	bf00      	nop

0040a354 <__aeabi_dsub>:
  40a354:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040a358 <__adddf3>:
  40a358:	b530      	push	{r4, r5, lr}
  40a35a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40a35e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40a362:	ea94 0f05 	teq	r4, r5
  40a366:	bf08      	it	eq
  40a368:	ea90 0f02 	teqeq	r0, r2
  40a36c:	bf1f      	itttt	ne
  40a36e:	ea54 0c00 	orrsne.w	ip, r4, r0
  40a372:	ea55 0c02 	orrsne.w	ip, r5, r2
  40a376:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40a37a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a37e:	f000 80e2 	beq.w	40a546 <__adddf3+0x1ee>
  40a382:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40a386:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40a38a:	bfb8      	it	lt
  40a38c:	426d      	neglt	r5, r5
  40a38e:	dd0c      	ble.n	40a3aa <__adddf3+0x52>
  40a390:	442c      	add	r4, r5
  40a392:	ea80 0202 	eor.w	r2, r0, r2
  40a396:	ea81 0303 	eor.w	r3, r1, r3
  40a39a:	ea82 0000 	eor.w	r0, r2, r0
  40a39e:	ea83 0101 	eor.w	r1, r3, r1
  40a3a2:	ea80 0202 	eor.w	r2, r0, r2
  40a3a6:	ea81 0303 	eor.w	r3, r1, r3
  40a3aa:	2d36      	cmp	r5, #54	; 0x36
  40a3ac:	bf88      	it	hi
  40a3ae:	bd30      	pophi	{r4, r5, pc}
  40a3b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a3b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a3b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40a3bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40a3c0:	d002      	beq.n	40a3c8 <__adddf3+0x70>
  40a3c2:	4240      	negs	r0, r0
  40a3c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a3c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40a3cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a3d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40a3d4:	d002      	beq.n	40a3dc <__adddf3+0x84>
  40a3d6:	4252      	negs	r2, r2
  40a3d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a3dc:	ea94 0f05 	teq	r4, r5
  40a3e0:	f000 80a7 	beq.w	40a532 <__adddf3+0x1da>
  40a3e4:	f1a4 0401 	sub.w	r4, r4, #1
  40a3e8:	f1d5 0e20 	rsbs	lr, r5, #32
  40a3ec:	db0d      	blt.n	40a40a <__adddf3+0xb2>
  40a3ee:	fa02 fc0e 	lsl.w	ip, r2, lr
  40a3f2:	fa22 f205 	lsr.w	r2, r2, r5
  40a3f6:	1880      	adds	r0, r0, r2
  40a3f8:	f141 0100 	adc.w	r1, r1, #0
  40a3fc:	fa03 f20e 	lsl.w	r2, r3, lr
  40a400:	1880      	adds	r0, r0, r2
  40a402:	fa43 f305 	asr.w	r3, r3, r5
  40a406:	4159      	adcs	r1, r3
  40a408:	e00e      	b.n	40a428 <__adddf3+0xd0>
  40a40a:	f1a5 0520 	sub.w	r5, r5, #32
  40a40e:	f10e 0e20 	add.w	lr, lr, #32
  40a412:	2a01      	cmp	r2, #1
  40a414:	fa03 fc0e 	lsl.w	ip, r3, lr
  40a418:	bf28      	it	cs
  40a41a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40a41e:	fa43 f305 	asr.w	r3, r3, r5
  40a422:	18c0      	adds	r0, r0, r3
  40a424:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40a428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a42c:	d507      	bpl.n	40a43e <__adddf3+0xe6>
  40a42e:	f04f 0e00 	mov.w	lr, #0
  40a432:	f1dc 0c00 	rsbs	ip, ip, #0
  40a436:	eb7e 0000 	sbcs.w	r0, lr, r0
  40a43a:	eb6e 0101 	sbc.w	r1, lr, r1
  40a43e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40a442:	d31b      	bcc.n	40a47c <__adddf3+0x124>
  40a444:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40a448:	d30c      	bcc.n	40a464 <__adddf3+0x10c>
  40a44a:	0849      	lsrs	r1, r1, #1
  40a44c:	ea5f 0030 	movs.w	r0, r0, rrx
  40a450:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40a454:	f104 0401 	add.w	r4, r4, #1
  40a458:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40a45c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40a460:	f080 809a 	bcs.w	40a598 <__adddf3+0x240>
  40a464:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a468:	bf08      	it	eq
  40a46a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a46e:	f150 0000 	adcs.w	r0, r0, #0
  40a472:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a476:	ea41 0105 	orr.w	r1, r1, r5
  40a47a:	bd30      	pop	{r4, r5, pc}
  40a47c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40a480:	4140      	adcs	r0, r0
  40a482:	eb41 0101 	adc.w	r1, r1, r1
  40a486:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a48a:	f1a4 0401 	sub.w	r4, r4, #1
  40a48e:	d1e9      	bne.n	40a464 <__adddf3+0x10c>
  40a490:	f091 0f00 	teq	r1, #0
  40a494:	bf04      	itt	eq
  40a496:	4601      	moveq	r1, r0
  40a498:	2000      	moveq	r0, #0
  40a49a:	fab1 f381 	clz	r3, r1
  40a49e:	bf08      	it	eq
  40a4a0:	3320      	addeq	r3, #32
  40a4a2:	f1a3 030b 	sub.w	r3, r3, #11
  40a4a6:	f1b3 0220 	subs.w	r2, r3, #32
  40a4aa:	da0c      	bge.n	40a4c6 <__adddf3+0x16e>
  40a4ac:	320c      	adds	r2, #12
  40a4ae:	dd08      	ble.n	40a4c2 <__adddf3+0x16a>
  40a4b0:	f102 0c14 	add.w	ip, r2, #20
  40a4b4:	f1c2 020c 	rsb	r2, r2, #12
  40a4b8:	fa01 f00c 	lsl.w	r0, r1, ip
  40a4bc:	fa21 f102 	lsr.w	r1, r1, r2
  40a4c0:	e00c      	b.n	40a4dc <__adddf3+0x184>
  40a4c2:	f102 0214 	add.w	r2, r2, #20
  40a4c6:	bfd8      	it	le
  40a4c8:	f1c2 0c20 	rsble	ip, r2, #32
  40a4cc:	fa01 f102 	lsl.w	r1, r1, r2
  40a4d0:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a4d4:	bfdc      	itt	le
  40a4d6:	ea41 010c 	orrle.w	r1, r1, ip
  40a4da:	4090      	lslle	r0, r2
  40a4dc:	1ae4      	subs	r4, r4, r3
  40a4de:	bfa2      	ittt	ge
  40a4e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40a4e4:	4329      	orrge	r1, r5
  40a4e6:	bd30      	popge	{r4, r5, pc}
  40a4e8:	ea6f 0404 	mvn.w	r4, r4
  40a4ec:	3c1f      	subs	r4, #31
  40a4ee:	da1c      	bge.n	40a52a <__adddf3+0x1d2>
  40a4f0:	340c      	adds	r4, #12
  40a4f2:	dc0e      	bgt.n	40a512 <__adddf3+0x1ba>
  40a4f4:	f104 0414 	add.w	r4, r4, #20
  40a4f8:	f1c4 0220 	rsb	r2, r4, #32
  40a4fc:	fa20 f004 	lsr.w	r0, r0, r4
  40a500:	fa01 f302 	lsl.w	r3, r1, r2
  40a504:	ea40 0003 	orr.w	r0, r0, r3
  40a508:	fa21 f304 	lsr.w	r3, r1, r4
  40a50c:	ea45 0103 	orr.w	r1, r5, r3
  40a510:	bd30      	pop	{r4, r5, pc}
  40a512:	f1c4 040c 	rsb	r4, r4, #12
  40a516:	f1c4 0220 	rsb	r2, r4, #32
  40a51a:	fa20 f002 	lsr.w	r0, r0, r2
  40a51e:	fa01 f304 	lsl.w	r3, r1, r4
  40a522:	ea40 0003 	orr.w	r0, r0, r3
  40a526:	4629      	mov	r1, r5
  40a528:	bd30      	pop	{r4, r5, pc}
  40a52a:	fa21 f004 	lsr.w	r0, r1, r4
  40a52e:	4629      	mov	r1, r5
  40a530:	bd30      	pop	{r4, r5, pc}
  40a532:	f094 0f00 	teq	r4, #0
  40a536:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40a53a:	bf06      	itte	eq
  40a53c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40a540:	3401      	addeq	r4, #1
  40a542:	3d01      	subne	r5, #1
  40a544:	e74e      	b.n	40a3e4 <__adddf3+0x8c>
  40a546:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a54a:	bf18      	it	ne
  40a54c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a550:	d029      	beq.n	40a5a6 <__adddf3+0x24e>
  40a552:	ea94 0f05 	teq	r4, r5
  40a556:	bf08      	it	eq
  40a558:	ea90 0f02 	teqeq	r0, r2
  40a55c:	d005      	beq.n	40a56a <__adddf3+0x212>
  40a55e:	ea54 0c00 	orrs.w	ip, r4, r0
  40a562:	bf04      	itt	eq
  40a564:	4619      	moveq	r1, r3
  40a566:	4610      	moveq	r0, r2
  40a568:	bd30      	pop	{r4, r5, pc}
  40a56a:	ea91 0f03 	teq	r1, r3
  40a56e:	bf1e      	ittt	ne
  40a570:	2100      	movne	r1, #0
  40a572:	2000      	movne	r0, #0
  40a574:	bd30      	popne	{r4, r5, pc}
  40a576:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40a57a:	d105      	bne.n	40a588 <__adddf3+0x230>
  40a57c:	0040      	lsls	r0, r0, #1
  40a57e:	4149      	adcs	r1, r1
  40a580:	bf28      	it	cs
  40a582:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40a586:	bd30      	pop	{r4, r5, pc}
  40a588:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40a58c:	bf3c      	itt	cc
  40a58e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40a592:	bd30      	popcc	{r4, r5, pc}
  40a594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a598:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40a59c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a5a0:	f04f 0000 	mov.w	r0, #0
  40a5a4:	bd30      	pop	{r4, r5, pc}
  40a5a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a5aa:	bf1a      	itte	ne
  40a5ac:	4619      	movne	r1, r3
  40a5ae:	4610      	movne	r0, r2
  40a5b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40a5b4:	bf1c      	itt	ne
  40a5b6:	460b      	movne	r3, r1
  40a5b8:	4602      	movne	r2, r0
  40a5ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a5be:	bf06      	itte	eq
  40a5c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40a5c4:	ea91 0f03 	teqeq	r1, r3
  40a5c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40a5cc:	bd30      	pop	{r4, r5, pc}
  40a5ce:	bf00      	nop

0040a5d0 <__aeabi_ui2d>:
  40a5d0:	f090 0f00 	teq	r0, #0
  40a5d4:	bf04      	itt	eq
  40a5d6:	2100      	moveq	r1, #0
  40a5d8:	4770      	bxeq	lr
  40a5da:	b530      	push	{r4, r5, lr}
  40a5dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a5e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a5e4:	f04f 0500 	mov.w	r5, #0
  40a5e8:	f04f 0100 	mov.w	r1, #0
  40a5ec:	e750      	b.n	40a490 <__adddf3+0x138>
  40a5ee:	bf00      	nop

0040a5f0 <__aeabi_i2d>:
  40a5f0:	f090 0f00 	teq	r0, #0
  40a5f4:	bf04      	itt	eq
  40a5f6:	2100      	moveq	r1, #0
  40a5f8:	4770      	bxeq	lr
  40a5fa:	b530      	push	{r4, r5, lr}
  40a5fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a600:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a604:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40a608:	bf48      	it	mi
  40a60a:	4240      	negmi	r0, r0
  40a60c:	f04f 0100 	mov.w	r1, #0
  40a610:	e73e      	b.n	40a490 <__adddf3+0x138>
  40a612:	bf00      	nop

0040a614 <__aeabi_f2d>:
  40a614:	0042      	lsls	r2, r0, #1
  40a616:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40a61a:	ea4f 0131 	mov.w	r1, r1, rrx
  40a61e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40a622:	bf1f      	itttt	ne
  40a624:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40a628:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a62c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40a630:	4770      	bxne	lr
  40a632:	f092 0f00 	teq	r2, #0
  40a636:	bf14      	ite	ne
  40a638:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a63c:	4770      	bxeq	lr
  40a63e:	b530      	push	{r4, r5, lr}
  40a640:	f44f 7460 	mov.w	r4, #896	; 0x380
  40a644:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a648:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a64c:	e720      	b.n	40a490 <__adddf3+0x138>
  40a64e:	bf00      	nop

0040a650 <__aeabi_ul2d>:
  40a650:	ea50 0201 	orrs.w	r2, r0, r1
  40a654:	bf08      	it	eq
  40a656:	4770      	bxeq	lr
  40a658:	b530      	push	{r4, r5, lr}
  40a65a:	f04f 0500 	mov.w	r5, #0
  40a65e:	e00a      	b.n	40a676 <__aeabi_l2d+0x16>

0040a660 <__aeabi_l2d>:
  40a660:	ea50 0201 	orrs.w	r2, r0, r1
  40a664:	bf08      	it	eq
  40a666:	4770      	bxeq	lr
  40a668:	b530      	push	{r4, r5, lr}
  40a66a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40a66e:	d502      	bpl.n	40a676 <__aeabi_l2d+0x16>
  40a670:	4240      	negs	r0, r0
  40a672:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a676:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a67a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a67e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40a682:	f43f aedc 	beq.w	40a43e <__adddf3+0xe6>
  40a686:	f04f 0203 	mov.w	r2, #3
  40a68a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a68e:	bf18      	it	ne
  40a690:	3203      	addne	r2, #3
  40a692:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a696:	bf18      	it	ne
  40a698:	3203      	addne	r2, #3
  40a69a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40a69e:	f1c2 0320 	rsb	r3, r2, #32
  40a6a2:	fa00 fc03 	lsl.w	ip, r0, r3
  40a6a6:	fa20 f002 	lsr.w	r0, r0, r2
  40a6aa:	fa01 fe03 	lsl.w	lr, r1, r3
  40a6ae:	ea40 000e 	orr.w	r0, r0, lr
  40a6b2:	fa21 f102 	lsr.w	r1, r1, r2
  40a6b6:	4414      	add	r4, r2
  40a6b8:	e6c1      	b.n	40a43e <__adddf3+0xe6>
  40a6ba:	bf00      	nop

0040a6bc <__aeabi_dmul>:
  40a6bc:	b570      	push	{r4, r5, r6, lr}
  40a6be:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a6c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a6c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a6ca:	bf1d      	ittte	ne
  40a6cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a6d0:	ea94 0f0c 	teqne	r4, ip
  40a6d4:	ea95 0f0c 	teqne	r5, ip
  40a6d8:	f000 f8de 	bleq	40a898 <__aeabi_dmul+0x1dc>
  40a6dc:	442c      	add	r4, r5
  40a6de:	ea81 0603 	eor.w	r6, r1, r3
  40a6e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40a6e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40a6ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40a6ee:	bf18      	it	ne
  40a6f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40a6f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a6f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40a6fc:	d038      	beq.n	40a770 <__aeabi_dmul+0xb4>
  40a6fe:	fba0 ce02 	umull	ip, lr, r0, r2
  40a702:	f04f 0500 	mov.w	r5, #0
  40a706:	fbe1 e502 	umlal	lr, r5, r1, r2
  40a70a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40a70e:	fbe0 e503 	umlal	lr, r5, r0, r3
  40a712:	f04f 0600 	mov.w	r6, #0
  40a716:	fbe1 5603 	umlal	r5, r6, r1, r3
  40a71a:	f09c 0f00 	teq	ip, #0
  40a71e:	bf18      	it	ne
  40a720:	f04e 0e01 	orrne.w	lr, lr, #1
  40a724:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40a728:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40a72c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40a730:	d204      	bcs.n	40a73c <__aeabi_dmul+0x80>
  40a732:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40a736:	416d      	adcs	r5, r5
  40a738:	eb46 0606 	adc.w	r6, r6, r6
  40a73c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40a740:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40a744:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40a748:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40a74c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40a750:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a754:	bf88      	it	hi
  40a756:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a75a:	d81e      	bhi.n	40a79a <__aeabi_dmul+0xde>
  40a75c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40a760:	bf08      	it	eq
  40a762:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40a766:	f150 0000 	adcs.w	r0, r0, #0
  40a76a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a76e:	bd70      	pop	{r4, r5, r6, pc}
  40a770:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40a774:	ea46 0101 	orr.w	r1, r6, r1
  40a778:	ea40 0002 	orr.w	r0, r0, r2
  40a77c:	ea81 0103 	eor.w	r1, r1, r3
  40a780:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40a784:	bfc2      	ittt	gt
  40a786:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a78a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a78e:	bd70      	popgt	{r4, r5, r6, pc}
  40a790:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a794:	f04f 0e00 	mov.w	lr, #0
  40a798:	3c01      	subs	r4, #1
  40a79a:	f300 80ab 	bgt.w	40a8f4 <__aeabi_dmul+0x238>
  40a79e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40a7a2:	bfde      	ittt	le
  40a7a4:	2000      	movle	r0, #0
  40a7a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40a7aa:	bd70      	pople	{r4, r5, r6, pc}
  40a7ac:	f1c4 0400 	rsb	r4, r4, #0
  40a7b0:	3c20      	subs	r4, #32
  40a7b2:	da35      	bge.n	40a820 <__aeabi_dmul+0x164>
  40a7b4:	340c      	adds	r4, #12
  40a7b6:	dc1b      	bgt.n	40a7f0 <__aeabi_dmul+0x134>
  40a7b8:	f104 0414 	add.w	r4, r4, #20
  40a7bc:	f1c4 0520 	rsb	r5, r4, #32
  40a7c0:	fa00 f305 	lsl.w	r3, r0, r5
  40a7c4:	fa20 f004 	lsr.w	r0, r0, r4
  40a7c8:	fa01 f205 	lsl.w	r2, r1, r5
  40a7cc:	ea40 0002 	orr.w	r0, r0, r2
  40a7d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40a7d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a7d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a7dc:	fa21 f604 	lsr.w	r6, r1, r4
  40a7e0:	eb42 0106 	adc.w	r1, r2, r6
  40a7e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a7e8:	bf08      	it	eq
  40a7ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a7ee:	bd70      	pop	{r4, r5, r6, pc}
  40a7f0:	f1c4 040c 	rsb	r4, r4, #12
  40a7f4:	f1c4 0520 	rsb	r5, r4, #32
  40a7f8:	fa00 f304 	lsl.w	r3, r0, r4
  40a7fc:	fa20 f005 	lsr.w	r0, r0, r5
  40a800:	fa01 f204 	lsl.w	r2, r1, r4
  40a804:	ea40 0002 	orr.w	r0, r0, r2
  40a808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a80c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a810:	f141 0100 	adc.w	r1, r1, #0
  40a814:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a818:	bf08      	it	eq
  40a81a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a81e:	bd70      	pop	{r4, r5, r6, pc}
  40a820:	f1c4 0520 	rsb	r5, r4, #32
  40a824:	fa00 f205 	lsl.w	r2, r0, r5
  40a828:	ea4e 0e02 	orr.w	lr, lr, r2
  40a82c:	fa20 f304 	lsr.w	r3, r0, r4
  40a830:	fa01 f205 	lsl.w	r2, r1, r5
  40a834:	ea43 0302 	orr.w	r3, r3, r2
  40a838:	fa21 f004 	lsr.w	r0, r1, r4
  40a83c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a840:	fa21 f204 	lsr.w	r2, r1, r4
  40a844:	ea20 0002 	bic.w	r0, r0, r2
  40a848:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40a84c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a850:	bf08      	it	eq
  40a852:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a856:	bd70      	pop	{r4, r5, r6, pc}
  40a858:	f094 0f00 	teq	r4, #0
  40a85c:	d10f      	bne.n	40a87e <__aeabi_dmul+0x1c2>
  40a85e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40a862:	0040      	lsls	r0, r0, #1
  40a864:	eb41 0101 	adc.w	r1, r1, r1
  40a868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a86c:	bf08      	it	eq
  40a86e:	3c01      	subeq	r4, #1
  40a870:	d0f7      	beq.n	40a862 <__aeabi_dmul+0x1a6>
  40a872:	ea41 0106 	orr.w	r1, r1, r6
  40a876:	f095 0f00 	teq	r5, #0
  40a87a:	bf18      	it	ne
  40a87c:	4770      	bxne	lr
  40a87e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40a882:	0052      	lsls	r2, r2, #1
  40a884:	eb43 0303 	adc.w	r3, r3, r3
  40a888:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40a88c:	bf08      	it	eq
  40a88e:	3d01      	subeq	r5, #1
  40a890:	d0f7      	beq.n	40a882 <__aeabi_dmul+0x1c6>
  40a892:	ea43 0306 	orr.w	r3, r3, r6
  40a896:	4770      	bx	lr
  40a898:	ea94 0f0c 	teq	r4, ip
  40a89c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a8a0:	bf18      	it	ne
  40a8a2:	ea95 0f0c 	teqne	r5, ip
  40a8a6:	d00c      	beq.n	40a8c2 <__aeabi_dmul+0x206>
  40a8a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a8ac:	bf18      	it	ne
  40a8ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a8b2:	d1d1      	bne.n	40a858 <__aeabi_dmul+0x19c>
  40a8b4:	ea81 0103 	eor.w	r1, r1, r3
  40a8b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a8bc:	f04f 0000 	mov.w	r0, #0
  40a8c0:	bd70      	pop	{r4, r5, r6, pc}
  40a8c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a8c6:	bf06      	itte	eq
  40a8c8:	4610      	moveq	r0, r2
  40a8ca:	4619      	moveq	r1, r3
  40a8cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a8d0:	d019      	beq.n	40a906 <__aeabi_dmul+0x24a>
  40a8d2:	ea94 0f0c 	teq	r4, ip
  40a8d6:	d102      	bne.n	40a8de <__aeabi_dmul+0x222>
  40a8d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40a8dc:	d113      	bne.n	40a906 <__aeabi_dmul+0x24a>
  40a8de:	ea95 0f0c 	teq	r5, ip
  40a8e2:	d105      	bne.n	40a8f0 <__aeabi_dmul+0x234>
  40a8e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40a8e8:	bf1c      	itt	ne
  40a8ea:	4610      	movne	r0, r2
  40a8ec:	4619      	movne	r1, r3
  40a8ee:	d10a      	bne.n	40a906 <__aeabi_dmul+0x24a>
  40a8f0:	ea81 0103 	eor.w	r1, r1, r3
  40a8f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a8f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a8fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a900:	f04f 0000 	mov.w	r0, #0
  40a904:	bd70      	pop	{r4, r5, r6, pc}
  40a906:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a90a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40a90e:	bd70      	pop	{r4, r5, r6, pc}

0040a910 <__aeabi_ddiv>:
  40a910:	b570      	push	{r4, r5, r6, lr}
  40a912:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a916:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a91a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a91e:	bf1d      	ittte	ne
  40a920:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a924:	ea94 0f0c 	teqne	r4, ip
  40a928:	ea95 0f0c 	teqne	r5, ip
  40a92c:	f000 f8a7 	bleq	40aa7e <__aeabi_ddiv+0x16e>
  40a930:	eba4 0405 	sub.w	r4, r4, r5
  40a934:	ea81 0e03 	eor.w	lr, r1, r3
  40a938:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a93c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a940:	f000 8088 	beq.w	40aa54 <__aeabi_ddiv+0x144>
  40a944:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a948:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40a94c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40a950:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40a954:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40a958:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40a95c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40a960:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40a964:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40a968:	429d      	cmp	r5, r3
  40a96a:	bf08      	it	eq
  40a96c:	4296      	cmpeq	r6, r2
  40a96e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40a972:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40a976:	d202      	bcs.n	40a97e <__aeabi_ddiv+0x6e>
  40a978:	085b      	lsrs	r3, r3, #1
  40a97a:	ea4f 0232 	mov.w	r2, r2, rrx
  40a97e:	1ab6      	subs	r6, r6, r2
  40a980:	eb65 0503 	sbc.w	r5, r5, r3
  40a984:	085b      	lsrs	r3, r3, #1
  40a986:	ea4f 0232 	mov.w	r2, r2, rrx
  40a98a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40a98e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40a992:	ebb6 0e02 	subs.w	lr, r6, r2
  40a996:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a99a:	bf22      	ittt	cs
  40a99c:	1ab6      	subcs	r6, r6, r2
  40a99e:	4675      	movcs	r5, lr
  40a9a0:	ea40 000c 	orrcs.w	r0, r0, ip
  40a9a4:	085b      	lsrs	r3, r3, #1
  40a9a6:	ea4f 0232 	mov.w	r2, r2, rrx
  40a9aa:	ebb6 0e02 	subs.w	lr, r6, r2
  40a9ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a9b2:	bf22      	ittt	cs
  40a9b4:	1ab6      	subcs	r6, r6, r2
  40a9b6:	4675      	movcs	r5, lr
  40a9b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a9bc:	085b      	lsrs	r3, r3, #1
  40a9be:	ea4f 0232 	mov.w	r2, r2, rrx
  40a9c2:	ebb6 0e02 	subs.w	lr, r6, r2
  40a9c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a9ca:	bf22      	ittt	cs
  40a9cc:	1ab6      	subcs	r6, r6, r2
  40a9ce:	4675      	movcs	r5, lr
  40a9d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a9d4:	085b      	lsrs	r3, r3, #1
  40a9d6:	ea4f 0232 	mov.w	r2, r2, rrx
  40a9da:	ebb6 0e02 	subs.w	lr, r6, r2
  40a9de:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a9e2:	bf22      	ittt	cs
  40a9e4:	1ab6      	subcs	r6, r6, r2
  40a9e6:	4675      	movcs	r5, lr
  40a9e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a9ec:	ea55 0e06 	orrs.w	lr, r5, r6
  40a9f0:	d018      	beq.n	40aa24 <__aeabi_ddiv+0x114>
  40a9f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40a9f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40a9fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40a9fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40aa02:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40aa06:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40aa0a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40aa0e:	d1c0      	bne.n	40a992 <__aeabi_ddiv+0x82>
  40aa10:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40aa14:	d10b      	bne.n	40aa2e <__aeabi_ddiv+0x11e>
  40aa16:	ea41 0100 	orr.w	r1, r1, r0
  40aa1a:	f04f 0000 	mov.w	r0, #0
  40aa1e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40aa22:	e7b6      	b.n	40a992 <__aeabi_ddiv+0x82>
  40aa24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40aa28:	bf04      	itt	eq
  40aa2a:	4301      	orreq	r1, r0
  40aa2c:	2000      	moveq	r0, #0
  40aa2e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40aa32:	bf88      	it	hi
  40aa34:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40aa38:	f63f aeaf 	bhi.w	40a79a <__aeabi_dmul+0xde>
  40aa3c:	ebb5 0c03 	subs.w	ip, r5, r3
  40aa40:	bf04      	itt	eq
  40aa42:	ebb6 0c02 	subseq.w	ip, r6, r2
  40aa46:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40aa4a:	f150 0000 	adcs.w	r0, r0, #0
  40aa4e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40aa52:	bd70      	pop	{r4, r5, r6, pc}
  40aa54:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40aa58:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40aa5c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40aa60:	bfc2      	ittt	gt
  40aa62:	ebd4 050c 	rsbsgt	r5, r4, ip
  40aa66:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40aa6a:	bd70      	popgt	{r4, r5, r6, pc}
  40aa6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40aa70:	f04f 0e00 	mov.w	lr, #0
  40aa74:	3c01      	subs	r4, #1
  40aa76:	e690      	b.n	40a79a <__aeabi_dmul+0xde>
  40aa78:	ea45 0e06 	orr.w	lr, r5, r6
  40aa7c:	e68d      	b.n	40a79a <__aeabi_dmul+0xde>
  40aa7e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40aa82:	ea94 0f0c 	teq	r4, ip
  40aa86:	bf08      	it	eq
  40aa88:	ea95 0f0c 	teqeq	r5, ip
  40aa8c:	f43f af3b 	beq.w	40a906 <__aeabi_dmul+0x24a>
  40aa90:	ea94 0f0c 	teq	r4, ip
  40aa94:	d10a      	bne.n	40aaac <__aeabi_ddiv+0x19c>
  40aa96:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40aa9a:	f47f af34 	bne.w	40a906 <__aeabi_dmul+0x24a>
  40aa9e:	ea95 0f0c 	teq	r5, ip
  40aaa2:	f47f af25 	bne.w	40a8f0 <__aeabi_dmul+0x234>
  40aaa6:	4610      	mov	r0, r2
  40aaa8:	4619      	mov	r1, r3
  40aaaa:	e72c      	b.n	40a906 <__aeabi_dmul+0x24a>
  40aaac:	ea95 0f0c 	teq	r5, ip
  40aab0:	d106      	bne.n	40aac0 <__aeabi_ddiv+0x1b0>
  40aab2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40aab6:	f43f aefd 	beq.w	40a8b4 <__aeabi_dmul+0x1f8>
  40aaba:	4610      	mov	r0, r2
  40aabc:	4619      	mov	r1, r3
  40aabe:	e722      	b.n	40a906 <__aeabi_dmul+0x24a>
  40aac0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40aac4:	bf18      	it	ne
  40aac6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40aaca:	f47f aec5 	bne.w	40a858 <__aeabi_dmul+0x19c>
  40aace:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40aad2:	f47f af0d 	bne.w	40a8f0 <__aeabi_dmul+0x234>
  40aad6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40aada:	f47f aeeb 	bne.w	40a8b4 <__aeabi_dmul+0x1f8>
  40aade:	e712      	b.n	40a906 <__aeabi_dmul+0x24a>

0040aae0 <__gedf2>:
  40aae0:	f04f 3cff 	mov.w	ip, #4294967295
  40aae4:	e006      	b.n	40aaf4 <__cmpdf2+0x4>
  40aae6:	bf00      	nop

0040aae8 <__ledf2>:
  40aae8:	f04f 0c01 	mov.w	ip, #1
  40aaec:	e002      	b.n	40aaf4 <__cmpdf2+0x4>
  40aaee:	bf00      	nop

0040aaf0 <__cmpdf2>:
  40aaf0:	f04f 0c01 	mov.w	ip, #1
  40aaf4:	f84d cd04 	str.w	ip, [sp, #-4]!
  40aaf8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40aafc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ab00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ab04:	bf18      	it	ne
  40ab06:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40ab0a:	d01b      	beq.n	40ab44 <__cmpdf2+0x54>
  40ab0c:	b001      	add	sp, #4
  40ab0e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40ab12:	bf0c      	ite	eq
  40ab14:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40ab18:	ea91 0f03 	teqne	r1, r3
  40ab1c:	bf02      	ittt	eq
  40ab1e:	ea90 0f02 	teqeq	r0, r2
  40ab22:	2000      	moveq	r0, #0
  40ab24:	4770      	bxeq	lr
  40ab26:	f110 0f00 	cmn.w	r0, #0
  40ab2a:	ea91 0f03 	teq	r1, r3
  40ab2e:	bf58      	it	pl
  40ab30:	4299      	cmppl	r1, r3
  40ab32:	bf08      	it	eq
  40ab34:	4290      	cmpeq	r0, r2
  40ab36:	bf2c      	ite	cs
  40ab38:	17d8      	asrcs	r0, r3, #31
  40ab3a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40ab3e:	f040 0001 	orr.w	r0, r0, #1
  40ab42:	4770      	bx	lr
  40ab44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ab48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ab4c:	d102      	bne.n	40ab54 <__cmpdf2+0x64>
  40ab4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40ab52:	d107      	bne.n	40ab64 <__cmpdf2+0x74>
  40ab54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ab58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ab5c:	d1d6      	bne.n	40ab0c <__cmpdf2+0x1c>
  40ab5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ab62:	d0d3      	beq.n	40ab0c <__cmpdf2+0x1c>
  40ab64:	f85d 0b04 	ldr.w	r0, [sp], #4
  40ab68:	4770      	bx	lr
  40ab6a:	bf00      	nop

0040ab6c <__aeabi_cdrcmple>:
  40ab6c:	4684      	mov	ip, r0
  40ab6e:	4610      	mov	r0, r2
  40ab70:	4662      	mov	r2, ip
  40ab72:	468c      	mov	ip, r1
  40ab74:	4619      	mov	r1, r3
  40ab76:	4663      	mov	r3, ip
  40ab78:	e000      	b.n	40ab7c <__aeabi_cdcmpeq>
  40ab7a:	bf00      	nop

0040ab7c <__aeabi_cdcmpeq>:
  40ab7c:	b501      	push	{r0, lr}
  40ab7e:	f7ff ffb7 	bl	40aaf0 <__cmpdf2>
  40ab82:	2800      	cmp	r0, #0
  40ab84:	bf48      	it	mi
  40ab86:	f110 0f00 	cmnmi.w	r0, #0
  40ab8a:	bd01      	pop	{r0, pc}

0040ab8c <__aeabi_dcmpeq>:
  40ab8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ab90:	f7ff fff4 	bl	40ab7c <__aeabi_cdcmpeq>
  40ab94:	bf0c      	ite	eq
  40ab96:	2001      	moveq	r0, #1
  40ab98:	2000      	movne	r0, #0
  40ab9a:	f85d fb08 	ldr.w	pc, [sp], #8
  40ab9e:	bf00      	nop

0040aba0 <__aeabi_dcmplt>:
  40aba0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40aba4:	f7ff ffea 	bl	40ab7c <__aeabi_cdcmpeq>
  40aba8:	bf34      	ite	cc
  40abaa:	2001      	movcc	r0, #1
  40abac:	2000      	movcs	r0, #0
  40abae:	f85d fb08 	ldr.w	pc, [sp], #8
  40abb2:	bf00      	nop

0040abb4 <__aeabi_dcmple>:
  40abb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40abb8:	f7ff ffe0 	bl	40ab7c <__aeabi_cdcmpeq>
  40abbc:	bf94      	ite	ls
  40abbe:	2001      	movls	r0, #1
  40abc0:	2000      	movhi	r0, #0
  40abc2:	f85d fb08 	ldr.w	pc, [sp], #8
  40abc6:	bf00      	nop

0040abc8 <__aeabi_dcmpge>:
  40abc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40abcc:	f7ff ffce 	bl	40ab6c <__aeabi_cdrcmple>
  40abd0:	bf94      	ite	ls
  40abd2:	2001      	movls	r0, #1
  40abd4:	2000      	movhi	r0, #0
  40abd6:	f85d fb08 	ldr.w	pc, [sp], #8
  40abda:	bf00      	nop

0040abdc <__aeabi_dcmpgt>:
  40abdc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40abe0:	f7ff ffc4 	bl	40ab6c <__aeabi_cdrcmple>
  40abe4:	bf34      	ite	cc
  40abe6:	2001      	movcc	r0, #1
  40abe8:	2000      	movcs	r0, #0
  40abea:	f85d fb08 	ldr.w	pc, [sp], #8
  40abee:	bf00      	nop

0040abf0 <__aeabi_dcmpun>:
  40abf0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40abf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40abf8:	d102      	bne.n	40ac00 <__aeabi_dcmpun+0x10>
  40abfa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40abfe:	d10a      	bne.n	40ac16 <__aeabi_dcmpun+0x26>
  40ac00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ac04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ac08:	d102      	bne.n	40ac10 <__aeabi_dcmpun+0x20>
  40ac0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ac0e:	d102      	bne.n	40ac16 <__aeabi_dcmpun+0x26>
  40ac10:	f04f 0000 	mov.w	r0, #0
  40ac14:	4770      	bx	lr
  40ac16:	f04f 0001 	mov.w	r0, #1
  40ac1a:	4770      	bx	lr

0040ac1c <__aeabi_d2iz>:
  40ac1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ac20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ac24:	d215      	bcs.n	40ac52 <__aeabi_d2iz+0x36>
  40ac26:	d511      	bpl.n	40ac4c <__aeabi_d2iz+0x30>
  40ac28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ac2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ac30:	d912      	bls.n	40ac58 <__aeabi_d2iz+0x3c>
  40ac32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ac36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ac3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ac3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ac42:	fa23 f002 	lsr.w	r0, r3, r2
  40ac46:	bf18      	it	ne
  40ac48:	4240      	negne	r0, r0
  40ac4a:	4770      	bx	lr
  40ac4c:	f04f 0000 	mov.w	r0, #0
  40ac50:	4770      	bx	lr
  40ac52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40ac56:	d105      	bne.n	40ac64 <__aeabi_d2iz+0x48>
  40ac58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40ac5c:	bf08      	it	eq
  40ac5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40ac62:	4770      	bx	lr
  40ac64:	f04f 0000 	mov.w	r0, #0
  40ac68:	4770      	bx	lr
  40ac6a:	bf00      	nop

0040ac6c <__aeabi_d2f>:
  40ac6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ac70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40ac74:	bf24      	itt	cs
  40ac76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40ac7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40ac7e:	d90d      	bls.n	40ac9c <__aeabi_d2f+0x30>
  40ac80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40ac84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40ac88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40ac8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40ac90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40ac94:	bf08      	it	eq
  40ac96:	f020 0001 	biceq.w	r0, r0, #1
  40ac9a:	4770      	bx	lr
  40ac9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40aca0:	d121      	bne.n	40ace6 <__aeabi_d2f+0x7a>
  40aca2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40aca6:	bfbc      	itt	lt
  40aca8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40acac:	4770      	bxlt	lr
  40acae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40acb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40acb6:	f1c2 0218 	rsb	r2, r2, #24
  40acba:	f1c2 0c20 	rsb	ip, r2, #32
  40acbe:	fa10 f30c 	lsls.w	r3, r0, ip
  40acc2:	fa20 f002 	lsr.w	r0, r0, r2
  40acc6:	bf18      	it	ne
  40acc8:	f040 0001 	orrne.w	r0, r0, #1
  40accc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40acd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40acd4:	fa03 fc0c 	lsl.w	ip, r3, ip
  40acd8:	ea40 000c 	orr.w	r0, r0, ip
  40acdc:	fa23 f302 	lsr.w	r3, r3, r2
  40ace0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40ace4:	e7cc      	b.n	40ac80 <__aeabi_d2f+0x14>
  40ace6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40acea:	d107      	bne.n	40acfc <__aeabi_d2f+0x90>
  40acec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40acf0:	bf1e      	ittt	ne
  40acf2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40acf6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40acfa:	4770      	bxne	lr
  40acfc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40ad00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40ad04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40ad08:	4770      	bx	lr
  40ad0a:	bf00      	nop

0040ad0c <__aeabi_frsub>:
  40ad0c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40ad10:	e002      	b.n	40ad18 <__addsf3>
  40ad12:	bf00      	nop

0040ad14 <__aeabi_fsub>:
  40ad14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040ad18 <__addsf3>:
  40ad18:	0042      	lsls	r2, r0, #1
  40ad1a:	bf1f      	itttt	ne
  40ad1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40ad20:	ea92 0f03 	teqne	r2, r3
  40ad24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40ad28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40ad2c:	d06a      	beq.n	40ae04 <__addsf3+0xec>
  40ad2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40ad32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40ad36:	bfc1      	itttt	gt
  40ad38:	18d2      	addgt	r2, r2, r3
  40ad3a:	4041      	eorgt	r1, r0
  40ad3c:	4048      	eorgt	r0, r1
  40ad3e:	4041      	eorgt	r1, r0
  40ad40:	bfb8      	it	lt
  40ad42:	425b      	neglt	r3, r3
  40ad44:	2b19      	cmp	r3, #25
  40ad46:	bf88      	it	hi
  40ad48:	4770      	bxhi	lr
  40ad4a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40ad4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40ad52:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40ad56:	bf18      	it	ne
  40ad58:	4240      	negne	r0, r0
  40ad5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ad5e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40ad62:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40ad66:	bf18      	it	ne
  40ad68:	4249      	negne	r1, r1
  40ad6a:	ea92 0f03 	teq	r2, r3
  40ad6e:	d03f      	beq.n	40adf0 <__addsf3+0xd8>
  40ad70:	f1a2 0201 	sub.w	r2, r2, #1
  40ad74:	fa41 fc03 	asr.w	ip, r1, r3
  40ad78:	eb10 000c 	adds.w	r0, r0, ip
  40ad7c:	f1c3 0320 	rsb	r3, r3, #32
  40ad80:	fa01 f103 	lsl.w	r1, r1, r3
  40ad84:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40ad88:	d502      	bpl.n	40ad90 <__addsf3+0x78>
  40ad8a:	4249      	negs	r1, r1
  40ad8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40ad90:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40ad94:	d313      	bcc.n	40adbe <__addsf3+0xa6>
  40ad96:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40ad9a:	d306      	bcc.n	40adaa <__addsf3+0x92>
  40ad9c:	0840      	lsrs	r0, r0, #1
  40ad9e:	ea4f 0131 	mov.w	r1, r1, rrx
  40ada2:	f102 0201 	add.w	r2, r2, #1
  40ada6:	2afe      	cmp	r2, #254	; 0xfe
  40ada8:	d251      	bcs.n	40ae4e <__addsf3+0x136>
  40adaa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40adae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40adb2:	bf08      	it	eq
  40adb4:	f020 0001 	biceq.w	r0, r0, #1
  40adb8:	ea40 0003 	orr.w	r0, r0, r3
  40adbc:	4770      	bx	lr
  40adbe:	0049      	lsls	r1, r1, #1
  40adc0:	eb40 0000 	adc.w	r0, r0, r0
  40adc4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40adc8:	f1a2 0201 	sub.w	r2, r2, #1
  40adcc:	d1ed      	bne.n	40adaa <__addsf3+0x92>
  40adce:	fab0 fc80 	clz	ip, r0
  40add2:	f1ac 0c08 	sub.w	ip, ip, #8
  40add6:	ebb2 020c 	subs.w	r2, r2, ip
  40adda:	fa00 f00c 	lsl.w	r0, r0, ip
  40adde:	bfaa      	itet	ge
  40ade0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40ade4:	4252      	neglt	r2, r2
  40ade6:	4318      	orrge	r0, r3
  40ade8:	bfbc      	itt	lt
  40adea:	40d0      	lsrlt	r0, r2
  40adec:	4318      	orrlt	r0, r3
  40adee:	4770      	bx	lr
  40adf0:	f092 0f00 	teq	r2, #0
  40adf4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40adf8:	bf06      	itte	eq
  40adfa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40adfe:	3201      	addeq	r2, #1
  40ae00:	3b01      	subne	r3, #1
  40ae02:	e7b5      	b.n	40ad70 <__addsf3+0x58>
  40ae04:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40ae08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40ae0c:	bf18      	it	ne
  40ae0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40ae12:	d021      	beq.n	40ae58 <__addsf3+0x140>
  40ae14:	ea92 0f03 	teq	r2, r3
  40ae18:	d004      	beq.n	40ae24 <__addsf3+0x10c>
  40ae1a:	f092 0f00 	teq	r2, #0
  40ae1e:	bf08      	it	eq
  40ae20:	4608      	moveq	r0, r1
  40ae22:	4770      	bx	lr
  40ae24:	ea90 0f01 	teq	r0, r1
  40ae28:	bf1c      	itt	ne
  40ae2a:	2000      	movne	r0, #0
  40ae2c:	4770      	bxne	lr
  40ae2e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40ae32:	d104      	bne.n	40ae3e <__addsf3+0x126>
  40ae34:	0040      	lsls	r0, r0, #1
  40ae36:	bf28      	it	cs
  40ae38:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40ae3c:	4770      	bx	lr
  40ae3e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40ae42:	bf3c      	itt	cc
  40ae44:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40ae48:	4770      	bxcc	lr
  40ae4a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40ae4e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40ae52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40ae56:	4770      	bx	lr
  40ae58:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40ae5c:	bf16      	itet	ne
  40ae5e:	4608      	movne	r0, r1
  40ae60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40ae64:	4601      	movne	r1, r0
  40ae66:	0242      	lsls	r2, r0, #9
  40ae68:	bf06      	itte	eq
  40ae6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40ae6e:	ea90 0f01 	teqeq	r0, r1
  40ae72:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40ae76:	4770      	bx	lr

0040ae78 <__aeabi_ui2f>:
  40ae78:	f04f 0300 	mov.w	r3, #0
  40ae7c:	e004      	b.n	40ae88 <__aeabi_i2f+0x8>
  40ae7e:	bf00      	nop

0040ae80 <__aeabi_i2f>:
  40ae80:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40ae84:	bf48      	it	mi
  40ae86:	4240      	negmi	r0, r0
  40ae88:	ea5f 0c00 	movs.w	ip, r0
  40ae8c:	bf08      	it	eq
  40ae8e:	4770      	bxeq	lr
  40ae90:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40ae94:	4601      	mov	r1, r0
  40ae96:	f04f 0000 	mov.w	r0, #0
  40ae9a:	e01c      	b.n	40aed6 <__aeabi_l2f+0x2a>

0040ae9c <__aeabi_ul2f>:
  40ae9c:	ea50 0201 	orrs.w	r2, r0, r1
  40aea0:	bf08      	it	eq
  40aea2:	4770      	bxeq	lr
  40aea4:	f04f 0300 	mov.w	r3, #0
  40aea8:	e00a      	b.n	40aec0 <__aeabi_l2f+0x14>
  40aeaa:	bf00      	nop

0040aeac <__aeabi_l2f>:
  40aeac:	ea50 0201 	orrs.w	r2, r0, r1
  40aeb0:	bf08      	it	eq
  40aeb2:	4770      	bxeq	lr
  40aeb4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40aeb8:	d502      	bpl.n	40aec0 <__aeabi_l2f+0x14>
  40aeba:	4240      	negs	r0, r0
  40aebc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40aec0:	ea5f 0c01 	movs.w	ip, r1
  40aec4:	bf02      	ittt	eq
  40aec6:	4684      	moveq	ip, r0
  40aec8:	4601      	moveq	r1, r0
  40aeca:	2000      	moveq	r0, #0
  40aecc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40aed0:	bf08      	it	eq
  40aed2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40aed6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40aeda:	fabc f28c 	clz	r2, ip
  40aede:	3a08      	subs	r2, #8
  40aee0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40aee4:	db10      	blt.n	40af08 <__aeabi_l2f+0x5c>
  40aee6:	fa01 fc02 	lsl.w	ip, r1, r2
  40aeea:	4463      	add	r3, ip
  40aeec:	fa00 fc02 	lsl.w	ip, r0, r2
  40aef0:	f1c2 0220 	rsb	r2, r2, #32
  40aef4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40aef8:	fa20 f202 	lsr.w	r2, r0, r2
  40aefc:	eb43 0002 	adc.w	r0, r3, r2
  40af00:	bf08      	it	eq
  40af02:	f020 0001 	biceq.w	r0, r0, #1
  40af06:	4770      	bx	lr
  40af08:	f102 0220 	add.w	r2, r2, #32
  40af0c:	fa01 fc02 	lsl.w	ip, r1, r2
  40af10:	f1c2 0220 	rsb	r2, r2, #32
  40af14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40af18:	fa21 f202 	lsr.w	r2, r1, r2
  40af1c:	eb43 0002 	adc.w	r0, r3, r2
  40af20:	bf08      	it	eq
  40af22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40af26:	4770      	bx	lr

0040af28 <__aeabi_fmul>:
  40af28:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40af2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40af30:	bf1e      	ittt	ne
  40af32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40af36:	ea92 0f0c 	teqne	r2, ip
  40af3a:	ea93 0f0c 	teqne	r3, ip
  40af3e:	d06f      	beq.n	40b020 <__aeabi_fmul+0xf8>
  40af40:	441a      	add	r2, r3
  40af42:	ea80 0c01 	eor.w	ip, r0, r1
  40af46:	0240      	lsls	r0, r0, #9
  40af48:	bf18      	it	ne
  40af4a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40af4e:	d01e      	beq.n	40af8e <__aeabi_fmul+0x66>
  40af50:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40af54:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40af58:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40af5c:	fba0 3101 	umull	r3, r1, r0, r1
  40af60:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40af64:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40af68:	bf3e      	ittt	cc
  40af6a:	0049      	lslcc	r1, r1, #1
  40af6c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40af70:	005b      	lslcc	r3, r3, #1
  40af72:	ea40 0001 	orr.w	r0, r0, r1
  40af76:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40af7a:	2afd      	cmp	r2, #253	; 0xfd
  40af7c:	d81d      	bhi.n	40afba <__aeabi_fmul+0x92>
  40af7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40af82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40af86:	bf08      	it	eq
  40af88:	f020 0001 	biceq.w	r0, r0, #1
  40af8c:	4770      	bx	lr
  40af8e:	f090 0f00 	teq	r0, #0
  40af92:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40af96:	bf08      	it	eq
  40af98:	0249      	lsleq	r1, r1, #9
  40af9a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40af9e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40afa2:	3a7f      	subs	r2, #127	; 0x7f
  40afa4:	bfc2      	ittt	gt
  40afa6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40afaa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40afae:	4770      	bxgt	lr
  40afb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40afb4:	f04f 0300 	mov.w	r3, #0
  40afb8:	3a01      	subs	r2, #1
  40afba:	dc5d      	bgt.n	40b078 <__aeabi_fmul+0x150>
  40afbc:	f112 0f19 	cmn.w	r2, #25
  40afc0:	bfdc      	itt	le
  40afc2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40afc6:	4770      	bxle	lr
  40afc8:	f1c2 0200 	rsb	r2, r2, #0
  40afcc:	0041      	lsls	r1, r0, #1
  40afce:	fa21 f102 	lsr.w	r1, r1, r2
  40afd2:	f1c2 0220 	rsb	r2, r2, #32
  40afd6:	fa00 fc02 	lsl.w	ip, r0, r2
  40afda:	ea5f 0031 	movs.w	r0, r1, rrx
  40afde:	f140 0000 	adc.w	r0, r0, #0
  40afe2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40afe6:	bf08      	it	eq
  40afe8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40afec:	4770      	bx	lr
  40afee:	f092 0f00 	teq	r2, #0
  40aff2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40aff6:	bf02      	ittt	eq
  40aff8:	0040      	lsleq	r0, r0, #1
  40affa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40affe:	3a01      	subeq	r2, #1
  40b000:	d0f9      	beq.n	40aff6 <__aeabi_fmul+0xce>
  40b002:	ea40 000c 	orr.w	r0, r0, ip
  40b006:	f093 0f00 	teq	r3, #0
  40b00a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b00e:	bf02      	ittt	eq
  40b010:	0049      	lsleq	r1, r1, #1
  40b012:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40b016:	3b01      	subeq	r3, #1
  40b018:	d0f9      	beq.n	40b00e <__aeabi_fmul+0xe6>
  40b01a:	ea41 010c 	orr.w	r1, r1, ip
  40b01e:	e78f      	b.n	40af40 <__aeabi_fmul+0x18>
  40b020:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40b024:	ea92 0f0c 	teq	r2, ip
  40b028:	bf18      	it	ne
  40b02a:	ea93 0f0c 	teqne	r3, ip
  40b02e:	d00a      	beq.n	40b046 <__aeabi_fmul+0x11e>
  40b030:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40b034:	bf18      	it	ne
  40b036:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40b03a:	d1d8      	bne.n	40afee <__aeabi_fmul+0xc6>
  40b03c:	ea80 0001 	eor.w	r0, r0, r1
  40b040:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40b044:	4770      	bx	lr
  40b046:	f090 0f00 	teq	r0, #0
  40b04a:	bf17      	itett	ne
  40b04c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40b050:	4608      	moveq	r0, r1
  40b052:	f091 0f00 	teqne	r1, #0
  40b056:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40b05a:	d014      	beq.n	40b086 <__aeabi_fmul+0x15e>
  40b05c:	ea92 0f0c 	teq	r2, ip
  40b060:	d101      	bne.n	40b066 <__aeabi_fmul+0x13e>
  40b062:	0242      	lsls	r2, r0, #9
  40b064:	d10f      	bne.n	40b086 <__aeabi_fmul+0x15e>
  40b066:	ea93 0f0c 	teq	r3, ip
  40b06a:	d103      	bne.n	40b074 <__aeabi_fmul+0x14c>
  40b06c:	024b      	lsls	r3, r1, #9
  40b06e:	bf18      	it	ne
  40b070:	4608      	movne	r0, r1
  40b072:	d108      	bne.n	40b086 <__aeabi_fmul+0x15e>
  40b074:	ea80 0001 	eor.w	r0, r0, r1
  40b078:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40b07c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b080:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b084:	4770      	bx	lr
  40b086:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b08a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40b08e:	4770      	bx	lr

0040b090 <__aeabi_fdiv>:
  40b090:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b094:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40b098:	bf1e      	ittt	ne
  40b09a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40b09e:	ea92 0f0c 	teqne	r2, ip
  40b0a2:	ea93 0f0c 	teqne	r3, ip
  40b0a6:	d069      	beq.n	40b17c <__aeabi_fdiv+0xec>
  40b0a8:	eba2 0203 	sub.w	r2, r2, r3
  40b0ac:	ea80 0c01 	eor.w	ip, r0, r1
  40b0b0:	0249      	lsls	r1, r1, #9
  40b0b2:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40b0b6:	d037      	beq.n	40b128 <__aeabi_fdiv+0x98>
  40b0b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40b0bc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40b0c0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40b0c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40b0c8:	428b      	cmp	r3, r1
  40b0ca:	bf38      	it	cc
  40b0cc:	005b      	lslcc	r3, r3, #1
  40b0ce:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40b0d2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40b0d6:	428b      	cmp	r3, r1
  40b0d8:	bf24      	itt	cs
  40b0da:	1a5b      	subcs	r3, r3, r1
  40b0dc:	ea40 000c 	orrcs.w	r0, r0, ip
  40b0e0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40b0e4:	bf24      	itt	cs
  40b0e6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40b0ea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40b0ee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40b0f2:	bf24      	itt	cs
  40b0f4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40b0f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40b0fc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40b100:	bf24      	itt	cs
  40b102:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40b106:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40b10a:	011b      	lsls	r3, r3, #4
  40b10c:	bf18      	it	ne
  40b10e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40b112:	d1e0      	bne.n	40b0d6 <__aeabi_fdiv+0x46>
  40b114:	2afd      	cmp	r2, #253	; 0xfd
  40b116:	f63f af50 	bhi.w	40afba <__aeabi_fmul+0x92>
  40b11a:	428b      	cmp	r3, r1
  40b11c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b120:	bf08      	it	eq
  40b122:	f020 0001 	biceq.w	r0, r0, #1
  40b126:	4770      	bx	lr
  40b128:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40b12c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40b130:	327f      	adds	r2, #127	; 0x7f
  40b132:	bfc2      	ittt	gt
  40b134:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40b138:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40b13c:	4770      	bxgt	lr
  40b13e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b142:	f04f 0300 	mov.w	r3, #0
  40b146:	3a01      	subs	r2, #1
  40b148:	e737      	b.n	40afba <__aeabi_fmul+0x92>
  40b14a:	f092 0f00 	teq	r2, #0
  40b14e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40b152:	bf02      	ittt	eq
  40b154:	0040      	lsleq	r0, r0, #1
  40b156:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40b15a:	3a01      	subeq	r2, #1
  40b15c:	d0f9      	beq.n	40b152 <__aeabi_fdiv+0xc2>
  40b15e:	ea40 000c 	orr.w	r0, r0, ip
  40b162:	f093 0f00 	teq	r3, #0
  40b166:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b16a:	bf02      	ittt	eq
  40b16c:	0049      	lsleq	r1, r1, #1
  40b16e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40b172:	3b01      	subeq	r3, #1
  40b174:	d0f9      	beq.n	40b16a <__aeabi_fdiv+0xda>
  40b176:	ea41 010c 	orr.w	r1, r1, ip
  40b17a:	e795      	b.n	40b0a8 <__aeabi_fdiv+0x18>
  40b17c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40b180:	ea92 0f0c 	teq	r2, ip
  40b184:	d108      	bne.n	40b198 <__aeabi_fdiv+0x108>
  40b186:	0242      	lsls	r2, r0, #9
  40b188:	f47f af7d 	bne.w	40b086 <__aeabi_fmul+0x15e>
  40b18c:	ea93 0f0c 	teq	r3, ip
  40b190:	f47f af70 	bne.w	40b074 <__aeabi_fmul+0x14c>
  40b194:	4608      	mov	r0, r1
  40b196:	e776      	b.n	40b086 <__aeabi_fmul+0x15e>
  40b198:	ea93 0f0c 	teq	r3, ip
  40b19c:	d104      	bne.n	40b1a8 <__aeabi_fdiv+0x118>
  40b19e:	024b      	lsls	r3, r1, #9
  40b1a0:	f43f af4c 	beq.w	40b03c <__aeabi_fmul+0x114>
  40b1a4:	4608      	mov	r0, r1
  40b1a6:	e76e      	b.n	40b086 <__aeabi_fmul+0x15e>
  40b1a8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40b1ac:	bf18      	it	ne
  40b1ae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40b1b2:	d1ca      	bne.n	40b14a <__aeabi_fdiv+0xba>
  40b1b4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40b1b8:	f47f af5c 	bne.w	40b074 <__aeabi_fmul+0x14c>
  40b1bc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40b1c0:	f47f af3c 	bne.w	40b03c <__aeabi_fmul+0x114>
  40b1c4:	e75f      	b.n	40b086 <__aeabi_fmul+0x15e>
  40b1c6:	bf00      	nop

0040b1c8 <__gesf2>:
  40b1c8:	f04f 3cff 	mov.w	ip, #4294967295
  40b1cc:	e006      	b.n	40b1dc <__cmpsf2+0x4>
  40b1ce:	bf00      	nop

0040b1d0 <__lesf2>:
  40b1d0:	f04f 0c01 	mov.w	ip, #1
  40b1d4:	e002      	b.n	40b1dc <__cmpsf2+0x4>
  40b1d6:	bf00      	nop

0040b1d8 <__cmpsf2>:
  40b1d8:	f04f 0c01 	mov.w	ip, #1
  40b1dc:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b1e0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40b1e4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40b1e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b1ec:	bf18      	it	ne
  40b1ee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b1f2:	d011      	beq.n	40b218 <__cmpsf2+0x40>
  40b1f4:	b001      	add	sp, #4
  40b1f6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40b1fa:	bf18      	it	ne
  40b1fc:	ea90 0f01 	teqne	r0, r1
  40b200:	bf58      	it	pl
  40b202:	ebb2 0003 	subspl.w	r0, r2, r3
  40b206:	bf88      	it	hi
  40b208:	17c8      	asrhi	r0, r1, #31
  40b20a:	bf38      	it	cc
  40b20c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  40b210:	bf18      	it	ne
  40b212:	f040 0001 	orrne.w	r0, r0, #1
  40b216:	4770      	bx	lr
  40b218:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b21c:	d102      	bne.n	40b224 <__cmpsf2+0x4c>
  40b21e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40b222:	d105      	bne.n	40b230 <__cmpsf2+0x58>
  40b224:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40b228:	d1e4      	bne.n	40b1f4 <__cmpsf2+0x1c>
  40b22a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40b22e:	d0e1      	beq.n	40b1f4 <__cmpsf2+0x1c>
  40b230:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b234:	4770      	bx	lr
  40b236:	bf00      	nop

0040b238 <__aeabi_cfrcmple>:
  40b238:	4684      	mov	ip, r0
  40b23a:	4608      	mov	r0, r1
  40b23c:	4661      	mov	r1, ip
  40b23e:	e7ff      	b.n	40b240 <__aeabi_cfcmpeq>

0040b240 <__aeabi_cfcmpeq>:
  40b240:	b50f      	push	{r0, r1, r2, r3, lr}
  40b242:	f7ff ffc9 	bl	40b1d8 <__cmpsf2>
  40b246:	2800      	cmp	r0, #0
  40b248:	bf48      	it	mi
  40b24a:	f110 0f00 	cmnmi.w	r0, #0
  40b24e:	bd0f      	pop	{r0, r1, r2, r3, pc}

0040b250 <__aeabi_fcmpeq>:
  40b250:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b254:	f7ff fff4 	bl	40b240 <__aeabi_cfcmpeq>
  40b258:	bf0c      	ite	eq
  40b25a:	2001      	moveq	r0, #1
  40b25c:	2000      	movne	r0, #0
  40b25e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b262:	bf00      	nop

0040b264 <__aeabi_fcmplt>:
  40b264:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b268:	f7ff ffea 	bl	40b240 <__aeabi_cfcmpeq>
  40b26c:	bf34      	ite	cc
  40b26e:	2001      	movcc	r0, #1
  40b270:	2000      	movcs	r0, #0
  40b272:	f85d fb08 	ldr.w	pc, [sp], #8
  40b276:	bf00      	nop

0040b278 <__aeabi_fcmple>:
  40b278:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b27c:	f7ff ffe0 	bl	40b240 <__aeabi_cfcmpeq>
  40b280:	bf94      	ite	ls
  40b282:	2001      	movls	r0, #1
  40b284:	2000      	movhi	r0, #0
  40b286:	f85d fb08 	ldr.w	pc, [sp], #8
  40b28a:	bf00      	nop

0040b28c <__aeabi_fcmpge>:
  40b28c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b290:	f7ff ffd2 	bl	40b238 <__aeabi_cfrcmple>
  40b294:	bf94      	ite	ls
  40b296:	2001      	movls	r0, #1
  40b298:	2000      	movhi	r0, #0
  40b29a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b29e:	bf00      	nop

0040b2a0 <__aeabi_fcmpgt>:
  40b2a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b2a4:	f7ff ffc8 	bl	40b238 <__aeabi_cfrcmple>
  40b2a8:	bf34      	ite	cc
  40b2aa:	2001      	movcc	r0, #1
  40b2ac:	2000      	movcs	r0, #0
  40b2ae:	f85d fb08 	ldr.w	pc, [sp], #8
  40b2b2:	bf00      	nop

0040b2b4 <__aeabi_f2iz>:
  40b2b4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40b2b8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40b2bc:	d30f      	bcc.n	40b2de <__aeabi_f2iz+0x2a>
  40b2be:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40b2c2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40b2c6:	d90d      	bls.n	40b2e4 <__aeabi_f2iz+0x30>
  40b2c8:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40b2cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b2d0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40b2d4:	fa23 f002 	lsr.w	r0, r3, r2
  40b2d8:	bf18      	it	ne
  40b2da:	4240      	negne	r0, r0
  40b2dc:	4770      	bx	lr
  40b2de:	f04f 0000 	mov.w	r0, #0
  40b2e2:	4770      	bx	lr
  40b2e4:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40b2e8:	d101      	bne.n	40b2ee <__aeabi_f2iz+0x3a>
  40b2ea:	0242      	lsls	r2, r0, #9
  40b2ec:	d105      	bne.n	40b2fa <__aeabi_f2iz+0x46>
  40b2ee:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  40b2f2:	bf08      	it	eq
  40b2f4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b2f8:	4770      	bx	lr
  40b2fa:	f04f 0000 	mov.w	r0, #0
  40b2fe:	4770      	bx	lr

0040b300 <__aeabi_uldivmod>:
  40b300:	b953      	cbnz	r3, 40b318 <__aeabi_uldivmod+0x18>
  40b302:	b94a      	cbnz	r2, 40b318 <__aeabi_uldivmod+0x18>
  40b304:	2900      	cmp	r1, #0
  40b306:	bf08      	it	eq
  40b308:	2800      	cmpeq	r0, #0
  40b30a:	bf1c      	itt	ne
  40b30c:	f04f 31ff 	movne.w	r1, #4294967295
  40b310:	f04f 30ff 	movne.w	r0, #4294967295
  40b314:	f000 b97e 	b.w	40b614 <__aeabi_idiv0>
  40b318:	f1ad 0c08 	sub.w	ip, sp, #8
  40b31c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40b320:	f000 f806 	bl	40b330 <__udivmoddi4>
  40b324:	f8dd e004 	ldr.w	lr, [sp, #4]
  40b328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b32c:	b004      	add	sp, #16
  40b32e:	4770      	bx	lr

0040b330 <__udivmoddi4>:
  40b330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b334:	468c      	mov	ip, r1
  40b336:	460e      	mov	r6, r1
  40b338:	4604      	mov	r4, r0
  40b33a:	9d08      	ldr	r5, [sp, #32]
  40b33c:	2b00      	cmp	r3, #0
  40b33e:	d150      	bne.n	40b3e2 <__udivmoddi4+0xb2>
  40b340:	428a      	cmp	r2, r1
  40b342:	4617      	mov	r7, r2
  40b344:	d96c      	bls.n	40b420 <__udivmoddi4+0xf0>
  40b346:	fab2 fe82 	clz	lr, r2
  40b34a:	f1be 0f00 	cmp.w	lr, #0
  40b34e:	d00b      	beq.n	40b368 <__udivmoddi4+0x38>
  40b350:	f1ce 0420 	rsb	r4, lr, #32
  40b354:	fa20 f404 	lsr.w	r4, r0, r4
  40b358:	fa01 f60e 	lsl.w	r6, r1, lr
  40b35c:	ea44 0c06 	orr.w	ip, r4, r6
  40b360:	fa02 f70e 	lsl.w	r7, r2, lr
  40b364:	fa00 f40e 	lsl.w	r4, r0, lr
  40b368:	ea4f 4917 	mov.w	r9, r7, lsr #16
  40b36c:	0c22      	lsrs	r2, r4, #16
  40b36e:	fbbc f0f9 	udiv	r0, ip, r9
  40b372:	fa1f f887 	uxth.w	r8, r7
  40b376:	fb09 c610 	mls	r6, r9, r0, ip
  40b37a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40b37e:	fb00 f308 	mul.w	r3, r0, r8
  40b382:	42b3      	cmp	r3, r6
  40b384:	d909      	bls.n	40b39a <__udivmoddi4+0x6a>
  40b386:	19f6      	adds	r6, r6, r7
  40b388:	f100 32ff 	add.w	r2, r0, #4294967295
  40b38c:	f080 8122 	bcs.w	40b5d4 <__udivmoddi4+0x2a4>
  40b390:	42b3      	cmp	r3, r6
  40b392:	f240 811f 	bls.w	40b5d4 <__udivmoddi4+0x2a4>
  40b396:	3802      	subs	r0, #2
  40b398:	443e      	add	r6, r7
  40b39a:	1af6      	subs	r6, r6, r3
  40b39c:	b2a2      	uxth	r2, r4
  40b39e:	fbb6 f3f9 	udiv	r3, r6, r9
  40b3a2:	fb09 6613 	mls	r6, r9, r3, r6
  40b3a6:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40b3aa:	fb03 f808 	mul.w	r8, r3, r8
  40b3ae:	45a0      	cmp	r8, r4
  40b3b0:	d909      	bls.n	40b3c6 <__udivmoddi4+0x96>
  40b3b2:	19e4      	adds	r4, r4, r7
  40b3b4:	f103 32ff 	add.w	r2, r3, #4294967295
  40b3b8:	f080 810a 	bcs.w	40b5d0 <__udivmoddi4+0x2a0>
  40b3bc:	45a0      	cmp	r8, r4
  40b3be:	f240 8107 	bls.w	40b5d0 <__udivmoddi4+0x2a0>
  40b3c2:	3b02      	subs	r3, #2
  40b3c4:	443c      	add	r4, r7
  40b3c6:	ebc8 0404 	rsb	r4, r8, r4
  40b3ca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40b3ce:	2100      	movs	r1, #0
  40b3d0:	2d00      	cmp	r5, #0
  40b3d2:	d062      	beq.n	40b49a <__udivmoddi4+0x16a>
  40b3d4:	fa24 f40e 	lsr.w	r4, r4, lr
  40b3d8:	2300      	movs	r3, #0
  40b3da:	602c      	str	r4, [r5, #0]
  40b3dc:	606b      	str	r3, [r5, #4]
  40b3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b3e2:	428b      	cmp	r3, r1
  40b3e4:	d907      	bls.n	40b3f6 <__udivmoddi4+0xc6>
  40b3e6:	2d00      	cmp	r5, #0
  40b3e8:	d055      	beq.n	40b496 <__udivmoddi4+0x166>
  40b3ea:	2100      	movs	r1, #0
  40b3ec:	e885 0041 	stmia.w	r5, {r0, r6}
  40b3f0:	4608      	mov	r0, r1
  40b3f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b3f6:	fab3 f183 	clz	r1, r3
  40b3fa:	2900      	cmp	r1, #0
  40b3fc:	f040 8090 	bne.w	40b520 <__udivmoddi4+0x1f0>
  40b400:	42b3      	cmp	r3, r6
  40b402:	d302      	bcc.n	40b40a <__udivmoddi4+0xda>
  40b404:	4282      	cmp	r2, r0
  40b406:	f200 80f8 	bhi.w	40b5fa <__udivmoddi4+0x2ca>
  40b40a:	1a84      	subs	r4, r0, r2
  40b40c:	eb66 0603 	sbc.w	r6, r6, r3
  40b410:	2001      	movs	r0, #1
  40b412:	46b4      	mov	ip, r6
  40b414:	2d00      	cmp	r5, #0
  40b416:	d040      	beq.n	40b49a <__udivmoddi4+0x16a>
  40b418:	e885 1010 	stmia.w	r5, {r4, ip}
  40b41c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b420:	b912      	cbnz	r2, 40b428 <__udivmoddi4+0xf8>
  40b422:	2701      	movs	r7, #1
  40b424:	fbb7 f7f2 	udiv	r7, r7, r2
  40b428:	fab7 fe87 	clz	lr, r7
  40b42c:	f1be 0f00 	cmp.w	lr, #0
  40b430:	d135      	bne.n	40b49e <__udivmoddi4+0x16e>
  40b432:	1bf3      	subs	r3, r6, r7
  40b434:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40b438:	fa1f fc87 	uxth.w	ip, r7
  40b43c:	2101      	movs	r1, #1
  40b43e:	fbb3 f0f8 	udiv	r0, r3, r8
  40b442:	0c22      	lsrs	r2, r4, #16
  40b444:	fb08 3610 	mls	r6, r8, r0, r3
  40b448:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40b44c:	fb0c f300 	mul.w	r3, ip, r0
  40b450:	42b3      	cmp	r3, r6
  40b452:	d907      	bls.n	40b464 <__udivmoddi4+0x134>
  40b454:	19f6      	adds	r6, r6, r7
  40b456:	f100 32ff 	add.w	r2, r0, #4294967295
  40b45a:	d202      	bcs.n	40b462 <__udivmoddi4+0x132>
  40b45c:	42b3      	cmp	r3, r6
  40b45e:	f200 80ce 	bhi.w	40b5fe <__udivmoddi4+0x2ce>
  40b462:	4610      	mov	r0, r2
  40b464:	1af6      	subs	r6, r6, r3
  40b466:	b2a2      	uxth	r2, r4
  40b468:	fbb6 f3f8 	udiv	r3, r6, r8
  40b46c:	fb08 6613 	mls	r6, r8, r3, r6
  40b470:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40b474:	fb0c fc03 	mul.w	ip, ip, r3
  40b478:	45a4      	cmp	ip, r4
  40b47a:	d907      	bls.n	40b48c <__udivmoddi4+0x15c>
  40b47c:	19e4      	adds	r4, r4, r7
  40b47e:	f103 32ff 	add.w	r2, r3, #4294967295
  40b482:	d202      	bcs.n	40b48a <__udivmoddi4+0x15a>
  40b484:	45a4      	cmp	ip, r4
  40b486:	f200 80b5 	bhi.w	40b5f4 <__udivmoddi4+0x2c4>
  40b48a:	4613      	mov	r3, r2
  40b48c:	ebcc 0404 	rsb	r4, ip, r4
  40b490:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40b494:	e79c      	b.n	40b3d0 <__udivmoddi4+0xa0>
  40b496:	4629      	mov	r1, r5
  40b498:	4628      	mov	r0, r5
  40b49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b49e:	f1ce 0120 	rsb	r1, lr, #32
  40b4a2:	fa06 f30e 	lsl.w	r3, r6, lr
  40b4a6:	fa07 f70e 	lsl.w	r7, r7, lr
  40b4aa:	fa20 f901 	lsr.w	r9, r0, r1
  40b4ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40b4b2:	40ce      	lsrs	r6, r1
  40b4b4:	ea49 0903 	orr.w	r9, r9, r3
  40b4b8:	fbb6 faf8 	udiv	sl, r6, r8
  40b4bc:	ea4f 4419 	mov.w	r4, r9, lsr #16
  40b4c0:	fb08 661a 	mls	r6, r8, sl, r6
  40b4c4:	fa1f fc87 	uxth.w	ip, r7
  40b4c8:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  40b4cc:	fb0a f20c 	mul.w	r2, sl, ip
  40b4d0:	429a      	cmp	r2, r3
  40b4d2:	fa00 f40e 	lsl.w	r4, r0, lr
  40b4d6:	d90a      	bls.n	40b4ee <__udivmoddi4+0x1be>
  40b4d8:	19db      	adds	r3, r3, r7
  40b4da:	f10a 31ff 	add.w	r1, sl, #4294967295
  40b4de:	f080 8087 	bcs.w	40b5f0 <__udivmoddi4+0x2c0>
  40b4e2:	429a      	cmp	r2, r3
  40b4e4:	f240 8084 	bls.w	40b5f0 <__udivmoddi4+0x2c0>
  40b4e8:	f1aa 0a02 	sub.w	sl, sl, #2
  40b4ec:	443b      	add	r3, r7
  40b4ee:	1a9b      	subs	r3, r3, r2
  40b4f0:	fa1f f989 	uxth.w	r9, r9
  40b4f4:	fbb3 f1f8 	udiv	r1, r3, r8
  40b4f8:	fb08 3311 	mls	r3, r8, r1, r3
  40b4fc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  40b500:	fb01 f60c 	mul.w	r6, r1, ip
  40b504:	429e      	cmp	r6, r3
  40b506:	d907      	bls.n	40b518 <__udivmoddi4+0x1e8>
  40b508:	19db      	adds	r3, r3, r7
  40b50a:	f101 32ff 	add.w	r2, r1, #4294967295
  40b50e:	d26b      	bcs.n	40b5e8 <__udivmoddi4+0x2b8>
  40b510:	429e      	cmp	r6, r3
  40b512:	d969      	bls.n	40b5e8 <__udivmoddi4+0x2b8>
  40b514:	3902      	subs	r1, #2
  40b516:	443b      	add	r3, r7
  40b518:	1b9b      	subs	r3, r3, r6
  40b51a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  40b51e:	e78e      	b.n	40b43e <__udivmoddi4+0x10e>
  40b520:	f1c1 0e20 	rsb	lr, r1, #32
  40b524:	fa22 f40e 	lsr.w	r4, r2, lr
  40b528:	408b      	lsls	r3, r1
  40b52a:	4323      	orrs	r3, r4
  40b52c:	fa20 f70e 	lsr.w	r7, r0, lr
  40b530:	fa06 f401 	lsl.w	r4, r6, r1
  40b534:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40b538:	fa26 f60e 	lsr.w	r6, r6, lr
  40b53c:	433c      	orrs	r4, r7
  40b53e:	fbb6 f9fc 	udiv	r9, r6, ip
  40b542:	0c27      	lsrs	r7, r4, #16
  40b544:	fb0c 6619 	mls	r6, ip, r9, r6
  40b548:	fa1f f883 	uxth.w	r8, r3
  40b54c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40b550:	fb09 f708 	mul.w	r7, r9, r8
  40b554:	42b7      	cmp	r7, r6
  40b556:	fa02 f201 	lsl.w	r2, r2, r1
  40b55a:	fa00 fa01 	lsl.w	sl, r0, r1
  40b55e:	d908      	bls.n	40b572 <__udivmoddi4+0x242>
  40b560:	18f6      	adds	r6, r6, r3
  40b562:	f109 30ff 	add.w	r0, r9, #4294967295
  40b566:	d241      	bcs.n	40b5ec <__udivmoddi4+0x2bc>
  40b568:	42b7      	cmp	r7, r6
  40b56a:	d93f      	bls.n	40b5ec <__udivmoddi4+0x2bc>
  40b56c:	f1a9 0902 	sub.w	r9, r9, #2
  40b570:	441e      	add	r6, r3
  40b572:	1bf6      	subs	r6, r6, r7
  40b574:	b2a0      	uxth	r0, r4
  40b576:	fbb6 f4fc 	udiv	r4, r6, ip
  40b57a:	fb0c 6614 	mls	r6, ip, r4, r6
  40b57e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40b582:	fb04 f808 	mul.w	r8, r4, r8
  40b586:	45b8      	cmp	r8, r7
  40b588:	d907      	bls.n	40b59a <__udivmoddi4+0x26a>
  40b58a:	18ff      	adds	r7, r7, r3
  40b58c:	f104 30ff 	add.w	r0, r4, #4294967295
  40b590:	d228      	bcs.n	40b5e4 <__udivmoddi4+0x2b4>
  40b592:	45b8      	cmp	r8, r7
  40b594:	d926      	bls.n	40b5e4 <__udivmoddi4+0x2b4>
  40b596:	3c02      	subs	r4, #2
  40b598:	441f      	add	r7, r3
  40b59a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  40b59e:	ebc8 0707 	rsb	r7, r8, r7
  40b5a2:	fba0 8902 	umull	r8, r9, r0, r2
  40b5a6:	454f      	cmp	r7, r9
  40b5a8:	4644      	mov	r4, r8
  40b5aa:	464e      	mov	r6, r9
  40b5ac:	d314      	bcc.n	40b5d8 <__udivmoddi4+0x2a8>
  40b5ae:	d029      	beq.n	40b604 <__udivmoddi4+0x2d4>
  40b5b0:	b365      	cbz	r5, 40b60c <__udivmoddi4+0x2dc>
  40b5b2:	ebba 0304 	subs.w	r3, sl, r4
  40b5b6:	eb67 0706 	sbc.w	r7, r7, r6
  40b5ba:	fa07 fe0e 	lsl.w	lr, r7, lr
  40b5be:	40cb      	lsrs	r3, r1
  40b5c0:	40cf      	lsrs	r7, r1
  40b5c2:	ea4e 0303 	orr.w	r3, lr, r3
  40b5c6:	e885 0088 	stmia.w	r5, {r3, r7}
  40b5ca:	2100      	movs	r1, #0
  40b5cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b5d0:	4613      	mov	r3, r2
  40b5d2:	e6f8      	b.n	40b3c6 <__udivmoddi4+0x96>
  40b5d4:	4610      	mov	r0, r2
  40b5d6:	e6e0      	b.n	40b39a <__udivmoddi4+0x6a>
  40b5d8:	ebb8 0402 	subs.w	r4, r8, r2
  40b5dc:	eb69 0603 	sbc.w	r6, r9, r3
  40b5e0:	3801      	subs	r0, #1
  40b5e2:	e7e5      	b.n	40b5b0 <__udivmoddi4+0x280>
  40b5e4:	4604      	mov	r4, r0
  40b5e6:	e7d8      	b.n	40b59a <__udivmoddi4+0x26a>
  40b5e8:	4611      	mov	r1, r2
  40b5ea:	e795      	b.n	40b518 <__udivmoddi4+0x1e8>
  40b5ec:	4681      	mov	r9, r0
  40b5ee:	e7c0      	b.n	40b572 <__udivmoddi4+0x242>
  40b5f0:	468a      	mov	sl, r1
  40b5f2:	e77c      	b.n	40b4ee <__udivmoddi4+0x1be>
  40b5f4:	3b02      	subs	r3, #2
  40b5f6:	443c      	add	r4, r7
  40b5f8:	e748      	b.n	40b48c <__udivmoddi4+0x15c>
  40b5fa:	4608      	mov	r0, r1
  40b5fc:	e70a      	b.n	40b414 <__udivmoddi4+0xe4>
  40b5fe:	3802      	subs	r0, #2
  40b600:	443e      	add	r6, r7
  40b602:	e72f      	b.n	40b464 <__udivmoddi4+0x134>
  40b604:	45c2      	cmp	sl, r8
  40b606:	d3e7      	bcc.n	40b5d8 <__udivmoddi4+0x2a8>
  40b608:	463e      	mov	r6, r7
  40b60a:	e7d1      	b.n	40b5b0 <__udivmoddi4+0x280>
  40b60c:	4629      	mov	r1, r5
  40b60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b612:	bf00      	nop

0040b614 <__aeabi_idiv0>:
  40b614:	4770      	bx	lr
  40b616:	bf00      	nop

0040b618 <__errno>:
  40b618:	4b01      	ldr	r3, [pc, #4]	; (40b620 <__errno+0x8>)
  40b61a:	6818      	ldr	r0, [r3, #0]
  40b61c:	4770      	bx	lr
  40b61e:	bf00      	nop
  40b620:	20000468 	.word	0x20000468

0040b624 <__libc_init_array>:
  40b624:	b570      	push	{r4, r5, r6, lr}
  40b626:	4e0f      	ldr	r6, [pc, #60]	; (40b664 <__libc_init_array+0x40>)
  40b628:	4d0f      	ldr	r5, [pc, #60]	; (40b668 <__libc_init_array+0x44>)
  40b62a:	1b76      	subs	r6, r6, r5
  40b62c:	10b6      	asrs	r6, r6, #2
  40b62e:	bf18      	it	ne
  40b630:	2400      	movne	r4, #0
  40b632:	d005      	beq.n	40b640 <__libc_init_array+0x1c>
  40b634:	3401      	adds	r4, #1
  40b636:	f855 3b04 	ldr.w	r3, [r5], #4
  40b63a:	4798      	blx	r3
  40b63c:	42a6      	cmp	r6, r4
  40b63e:	d1f9      	bne.n	40b634 <__libc_init_array+0x10>
  40b640:	4e0a      	ldr	r6, [pc, #40]	; (40b66c <__libc_init_array+0x48>)
  40b642:	4d0b      	ldr	r5, [pc, #44]	; (40b670 <__libc_init_array+0x4c>)
  40b644:	1b76      	subs	r6, r6, r5
  40b646:	f000 fb3f 	bl	40bcc8 <_init>
  40b64a:	10b6      	asrs	r6, r6, #2
  40b64c:	bf18      	it	ne
  40b64e:	2400      	movne	r4, #0
  40b650:	d006      	beq.n	40b660 <__libc_init_array+0x3c>
  40b652:	3401      	adds	r4, #1
  40b654:	f855 3b04 	ldr.w	r3, [r5], #4
  40b658:	4798      	blx	r3
  40b65a:	42a6      	cmp	r6, r4
  40b65c:	d1f9      	bne.n	40b652 <__libc_init_array+0x2e>
  40b65e:	bd70      	pop	{r4, r5, r6, pc}
  40b660:	bd70      	pop	{r4, r5, r6, pc}
  40b662:	bf00      	nop
  40b664:	0040bcd4 	.word	0x0040bcd4
  40b668:	0040bcd4 	.word	0x0040bcd4
  40b66c:	0040bcdc 	.word	0x0040bcdc
  40b670:	0040bcd4 	.word	0x0040bcd4

0040b674 <memcmp>:
  40b674:	2a03      	cmp	r2, #3
  40b676:	b470      	push	{r4, r5, r6}
  40b678:	d926      	bls.n	40b6c8 <memcmp+0x54>
  40b67a:	ea40 0301 	orr.w	r3, r0, r1
  40b67e:	079b      	lsls	r3, r3, #30
  40b680:	d011      	beq.n	40b6a6 <memcmp+0x32>
  40b682:	7804      	ldrb	r4, [r0, #0]
  40b684:	780d      	ldrb	r5, [r1, #0]
  40b686:	42ac      	cmp	r4, r5
  40b688:	d122      	bne.n	40b6d0 <memcmp+0x5c>
  40b68a:	4402      	add	r2, r0
  40b68c:	1c43      	adds	r3, r0, #1
  40b68e:	e005      	b.n	40b69c <memcmp+0x28>
  40b690:	f813 4b01 	ldrb.w	r4, [r3], #1
  40b694:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  40b698:	42ac      	cmp	r4, r5
  40b69a:	d119      	bne.n	40b6d0 <memcmp+0x5c>
  40b69c:	4293      	cmp	r3, r2
  40b69e:	d1f7      	bne.n	40b690 <memcmp+0x1c>
  40b6a0:	2000      	movs	r0, #0
  40b6a2:	bc70      	pop	{r4, r5, r6}
  40b6a4:	4770      	bx	lr
  40b6a6:	460c      	mov	r4, r1
  40b6a8:	4603      	mov	r3, r0
  40b6aa:	681e      	ldr	r6, [r3, #0]
  40b6ac:	6825      	ldr	r5, [r4, #0]
  40b6ae:	42ae      	cmp	r6, r5
  40b6b0:	4618      	mov	r0, r3
  40b6b2:	4621      	mov	r1, r4
  40b6b4:	f103 0304 	add.w	r3, r3, #4
  40b6b8:	f104 0404 	add.w	r4, r4, #4
  40b6bc:	d1e1      	bne.n	40b682 <memcmp+0xe>
  40b6be:	3a04      	subs	r2, #4
  40b6c0:	2a03      	cmp	r2, #3
  40b6c2:	4618      	mov	r0, r3
  40b6c4:	4621      	mov	r1, r4
  40b6c6:	d8f0      	bhi.n	40b6aa <memcmp+0x36>
  40b6c8:	2a00      	cmp	r2, #0
  40b6ca:	d1da      	bne.n	40b682 <memcmp+0xe>
  40b6cc:	4610      	mov	r0, r2
  40b6ce:	e7e8      	b.n	40b6a2 <memcmp+0x2e>
  40b6d0:	1b60      	subs	r0, r4, r5
  40b6d2:	bc70      	pop	{r4, r5, r6}
  40b6d4:	4770      	bx	lr
  40b6d6:	bf00      	nop

0040b6d8 <memcpy>:
  40b6d8:	4684      	mov	ip, r0
  40b6da:	ea41 0300 	orr.w	r3, r1, r0
  40b6de:	f013 0303 	ands.w	r3, r3, #3
  40b6e2:	d16d      	bne.n	40b7c0 <memcpy+0xe8>
  40b6e4:	3a40      	subs	r2, #64	; 0x40
  40b6e6:	d341      	bcc.n	40b76c <memcpy+0x94>
  40b6e8:	f851 3b04 	ldr.w	r3, [r1], #4
  40b6ec:	f840 3b04 	str.w	r3, [r0], #4
  40b6f0:	f851 3b04 	ldr.w	r3, [r1], #4
  40b6f4:	f840 3b04 	str.w	r3, [r0], #4
  40b6f8:	f851 3b04 	ldr.w	r3, [r1], #4
  40b6fc:	f840 3b04 	str.w	r3, [r0], #4
  40b700:	f851 3b04 	ldr.w	r3, [r1], #4
  40b704:	f840 3b04 	str.w	r3, [r0], #4
  40b708:	f851 3b04 	ldr.w	r3, [r1], #4
  40b70c:	f840 3b04 	str.w	r3, [r0], #4
  40b710:	f851 3b04 	ldr.w	r3, [r1], #4
  40b714:	f840 3b04 	str.w	r3, [r0], #4
  40b718:	f851 3b04 	ldr.w	r3, [r1], #4
  40b71c:	f840 3b04 	str.w	r3, [r0], #4
  40b720:	f851 3b04 	ldr.w	r3, [r1], #4
  40b724:	f840 3b04 	str.w	r3, [r0], #4
  40b728:	f851 3b04 	ldr.w	r3, [r1], #4
  40b72c:	f840 3b04 	str.w	r3, [r0], #4
  40b730:	f851 3b04 	ldr.w	r3, [r1], #4
  40b734:	f840 3b04 	str.w	r3, [r0], #4
  40b738:	f851 3b04 	ldr.w	r3, [r1], #4
  40b73c:	f840 3b04 	str.w	r3, [r0], #4
  40b740:	f851 3b04 	ldr.w	r3, [r1], #4
  40b744:	f840 3b04 	str.w	r3, [r0], #4
  40b748:	f851 3b04 	ldr.w	r3, [r1], #4
  40b74c:	f840 3b04 	str.w	r3, [r0], #4
  40b750:	f851 3b04 	ldr.w	r3, [r1], #4
  40b754:	f840 3b04 	str.w	r3, [r0], #4
  40b758:	f851 3b04 	ldr.w	r3, [r1], #4
  40b75c:	f840 3b04 	str.w	r3, [r0], #4
  40b760:	f851 3b04 	ldr.w	r3, [r1], #4
  40b764:	f840 3b04 	str.w	r3, [r0], #4
  40b768:	3a40      	subs	r2, #64	; 0x40
  40b76a:	d2bd      	bcs.n	40b6e8 <memcpy+0x10>
  40b76c:	3230      	adds	r2, #48	; 0x30
  40b76e:	d311      	bcc.n	40b794 <memcpy+0xbc>
  40b770:	f851 3b04 	ldr.w	r3, [r1], #4
  40b774:	f840 3b04 	str.w	r3, [r0], #4
  40b778:	f851 3b04 	ldr.w	r3, [r1], #4
  40b77c:	f840 3b04 	str.w	r3, [r0], #4
  40b780:	f851 3b04 	ldr.w	r3, [r1], #4
  40b784:	f840 3b04 	str.w	r3, [r0], #4
  40b788:	f851 3b04 	ldr.w	r3, [r1], #4
  40b78c:	f840 3b04 	str.w	r3, [r0], #4
  40b790:	3a10      	subs	r2, #16
  40b792:	d2ed      	bcs.n	40b770 <memcpy+0x98>
  40b794:	320c      	adds	r2, #12
  40b796:	d305      	bcc.n	40b7a4 <memcpy+0xcc>
  40b798:	f851 3b04 	ldr.w	r3, [r1], #4
  40b79c:	f840 3b04 	str.w	r3, [r0], #4
  40b7a0:	3a04      	subs	r2, #4
  40b7a2:	d2f9      	bcs.n	40b798 <memcpy+0xc0>
  40b7a4:	3204      	adds	r2, #4
  40b7a6:	d008      	beq.n	40b7ba <memcpy+0xe2>
  40b7a8:	07d2      	lsls	r2, r2, #31
  40b7aa:	bf1c      	itt	ne
  40b7ac:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40b7b0:	f800 3b01 	strbne.w	r3, [r0], #1
  40b7b4:	d301      	bcc.n	40b7ba <memcpy+0xe2>
  40b7b6:	880b      	ldrh	r3, [r1, #0]
  40b7b8:	8003      	strh	r3, [r0, #0]
  40b7ba:	4660      	mov	r0, ip
  40b7bc:	4770      	bx	lr
  40b7be:	bf00      	nop
  40b7c0:	2a08      	cmp	r2, #8
  40b7c2:	d313      	bcc.n	40b7ec <memcpy+0x114>
  40b7c4:	078b      	lsls	r3, r1, #30
  40b7c6:	d08d      	beq.n	40b6e4 <memcpy+0xc>
  40b7c8:	f010 0303 	ands.w	r3, r0, #3
  40b7cc:	d08a      	beq.n	40b6e4 <memcpy+0xc>
  40b7ce:	f1c3 0304 	rsb	r3, r3, #4
  40b7d2:	1ad2      	subs	r2, r2, r3
  40b7d4:	07db      	lsls	r3, r3, #31
  40b7d6:	bf1c      	itt	ne
  40b7d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40b7dc:	f800 3b01 	strbne.w	r3, [r0], #1
  40b7e0:	d380      	bcc.n	40b6e4 <memcpy+0xc>
  40b7e2:	f831 3b02 	ldrh.w	r3, [r1], #2
  40b7e6:	f820 3b02 	strh.w	r3, [r0], #2
  40b7ea:	e77b      	b.n	40b6e4 <memcpy+0xc>
  40b7ec:	3a04      	subs	r2, #4
  40b7ee:	d3d9      	bcc.n	40b7a4 <memcpy+0xcc>
  40b7f0:	3a01      	subs	r2, #1
  40b7f2:	f811 3b01 	ldrb.w	r3, [r1], #1
  40b7f6:	f800 3b01 	strb.w	r3, [r0], #1
  40b7fa:	d2f9      	bcs.n	40b7f0 <memcpy+0x118>
  40b7fc:	780b      	ldrb	r3, [r1, #0]
  40b7fe:	7003      	strb	r3, [r0, #0]
  40b800:	784b      	ldrb	r3, [r1, #1]
  40b802:	7043      	strb	r3, [r0, #1]
  40b804:	788b      	ldrb	r3, [r1, #2]
  40b806:	7083      	strb	r3, [r0, #2]
  40b808:	4660      	mov	r0, ip
  40b80a:	4770      	bx	lr

0040b80c <memset>:
  40b80c:	b470      	push	{r4, r5, r6}
  40b80e:	0784      	lsls	r4, r0, #30
  40b810:	d046      	beq.n	40b8a0 <memset+0x94>
  40b812:	1e54      	subs	r4, r2, #1
  40b814:	2a00      	cmp	r2, #0
  40b816:	d041      	beq.n	40b89c <memset+0x90>
  40b818:	b2cd      	uxtb	r5, r1
  40b81a:	4603      	mov	r3, r0
  40b81c:	e002      	b.n	40b824 <memset+0x18>
  40b81e:	1e62      	subs	r2, r4, #1
  40b820:	b3e4      	cbz	r4, 40b89c <memset+0x90>
  40b822:	4614      	mov	r4, r2
  40b824:	f803 5b01 	strb.w	r5, [r3], #1
  40b828:	079a      	lsls	r2, r3, #30
  40b82a:	d1f8      	bne.n	40b81e <memset+0x12>
  40b82c:	2c03      	cmp	r4, #3
  40b82e:	d92e      	bls.n	40b88e <memset+0x82>
  40b830:	b2cd      	uxtb	r5, r1
  40b832:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40b836:	2c0f      	cmp	r4, #15
  40b838:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40b83c:	d919      	bls.n	40b872 <memset+0x66>
  40b83e:	f103 0210 	add.w	r2, r3, #16
  40b842:	4626      	mov	r6, r4
  40b844:	3e10      	subs	r6, #16
  40b846:	2e0f      	cmp	r6, #15
  40b848:	f842 5c10 	str.w	r5, [r2, #-16]
  40b84c:	f842 5c0c 	str.w	r5, [r2, #-12]
  40b850:	f842 5c08 	str.w	r5, [r2, #-8]
  40b854:	f842 5c04 	str.w	r5, [r2, #-4]
  40b858:	f102 0210 	add.w	r2, r2, #16
  40b85c:	d8f2      	bhi.n	40b844 <memset+0x38>
  40b85e:	f1a4 0210 	sub.w	r2, r4, #16
  40b862:	f022 020f 	bic.w	r2, r2, #15
  40b866:	f004 040f 	and.w	r4, r4, #15
  40b86a:	3210      	adds	r2, #16
  40b86c:	2c03      	cmp	r4, #3
  40b86e:	4413      	add	r3, r2
  40b870:	d90d      	bls.n	40b88e <memset+0x82>
  40b872:	461e      	mov	r6, r3
  40b874:	4622      	mov	r2, r4
  40b876:	3a04      	subs	r2, #4
  40b878:	2a03      	cmp	r2, #3
  40b87a:	f846 5b04 	str.w	r5, [r6], #4
  40b87e:	d8fa      	bhi.n	40b876 <memset+0x6a>
  40b880:	1f22      	subs	r2, r4, #4
  40b882:	f022 0203 	bic.w	r2, r2, #3
  40b886:	3204      	adds	r2, #4
  40b888:	4413      	add	r3, r2
  40b88a:	f004 0403 	and.w	r4, r4, #3
  40b88e:	b12c      	cbz	r4, 40b89c <memset+0x90>
  40b890:	b2c9      	uxtb	r1, r1
  40b892:	441c      	add	r4, r3
  40b894:	f803 1b01 	strb.w	r1, [r3], #1
  40b898:	42a3      	cmp	r3, r4
  40b89a:	d1fb      	bne.n	40b894 <memset+0x88>
  40b89c:	bc70      	pop	{r4, r5, r6}
  40b89e:	4770      	bx	lr
  40b8a0:	4614      	mov	r4, r2
  40b8a2:	4603      	mov	r3, r0
  40b8a4:	e7c2      	b.n	40b82c <memset+0x20>
  40b8a6:	bf00      	nop

0040b8a8 <strncpy>:
  40b8a8:	ea40 0301 	orr.w	r3, r0, r1
  40b8ac:	079b      	lsls	r3, r3, #30
  40b8ae:	b470      	push	{r4, r5, r6}
  40b8b0:	d12b      	bne.n	40b90a <strncpy+0x62>
  40b8b2:	2a03      	cmp	r2, #3
  40b8b4:	d929      	bls.n	40b90a <strncpy+0x62>
  40b8b6:	460c      	mov	r4, r1
  40b8b8:	4603      	mov	r3, r0
  40b8ba:	4621      	mov	r1, r4
  40b8bc:	f854 6b04 	ldr.w	r6, [r4], #4
  40b8c0:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  40b8c4:	ea25 0506 	bic.w	r5, r5, r6
  40b8c8:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40b8cc:	d106      	bne.n	40b8dc <strncpy+0x34>
  40b8ce:	3a04      	subs	r2, #4
  40b8d0:	2a03      	cmp	r2, #3
  40b8d2:	f843 6b04 	str.w	r6, [r3], #4
  40b8d6:	4621      	mov	r1, r4
  40b8d8:	d8ef      	bhi.n	40b8ba <strncpy+0x12>
  40b8da:	b1a2      	cbz	r2, 40b906 <strncpy+0x5e>
  40b8dc:	780c      	ldrb	r4, [r1, #0]
  40b8de:	701c      	strb	r4, [r3, #0]
  40b8e0:	3a01      	subs	r2, #1
  40b8e2:	3301      	adds	r3, #1
  40b8e4:	3101      	adds	r1, #1
  40b8e6:	b13c      	cbz	r4, 40b8f8 <strncpy+0x50>
  40b8e8:	b16a      	cbz	r2, 40b906 <strncpy+0x5e>
  40b8ea:	f811 4b01 	ldrb.w	r4, [r1], #1
  40b8ee:	f803 4b01 	strb.w	r4, [r3], #1
  40b8f2:	3a01      	subs	r2, #1
  40b8f4:	2c00      	cmp	r4, #0
  40b8f6:	d1f7      	bne.n	40b8e8 <strncpy+0x40>
  40b8f8:	b12a      	cbz	r2, 40b906 <strncpy+0x5e>
  40b8fa:	441a      	add	r2, r3
  40b8fc:	2100      	movs	r1, #0
  40b8fe:	f803 1b01 	strb.w	r1, [r3], #1
  40b902:	429a      	cmp	r2, r3
  40b904:	d1fb      	bne.n	40b8fe <strncpy+0x56>
  40b906:	bc70      	pop	{r4, r5, r6}
  40b908:	4770      	bx	lr
  40b90a:	4603      	mov	r3, r0
  40b90c:	e7e5      	b.n	40b8da <strncpy+0x32>
  40b90e:	bf00      	nop

0040b910 <register_fini>:
  40b910:	4b02      	ldr	r3, [pc, #8]	; (40b91c <register_fini+0xc>)
  40b912:	b113      	cbz	r3, 40b91a <register_fini+0xa>
  40b914:	4802      	ldr	r0, [pc, #8]	; (40b920 <register_fini+0x10>)
  40b916:	f000 b805 	b.w	40b924 <atexit>
  40b91a:	4770      	bx	lr
  40b91c:	00000000 	.word	0x00000000
  40b920:	0040b931 	.word	0x0040b931

0040b924 <atexit>:
  40b924:	2300      	movs	r3, #0
  40b926:	4601      	mov	r1, r0
  40b928:	461a      	mov	r2, r3
  40b92a:	4618      	mov	r0, r3
  40b92c:	f000 b814 	b.w	40b958 <__register_exitproc>

0040b930 <__libc_fini_array>:
  40b930:	b538      	push	{r3, r4, r5, lr}
  40b932:	4d07      	ldr	r5, [pc, #28]	; (40b950 <__libc_fini_array+0x20>)
  40b934:	4c07      	ldr	r4, [pc, #28]	; (40b954 <__libc_fini_array+0x24>)
  40b936:	1b2c      	subs	r4, r5, r4
  40b938:	10a4      	asrs	r4, r4, #2
  40b93a:	d005      	beq.n	40b948 <__libc_fini_array+0x18>
  40b93c:	3c01      	subs	r4, #1
  40b93e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40b942:	4798      	blx	r3
  40b944:	2c00      	cmp	r4, #0
  40b946:	d1f9      	bne.n	40b93c <__libc_fini_array+0xc>
  40b948:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40b94c:	f000 b9c6 	b.w	40bcdc <_fini>
  40b950:	0040bcec 	.word	0x0040bcec
  40b954:	0040bce8 	.word	0x0040bce8

0040b958 <__register_exitproc>:
  40b958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b95c:	4c25      	ldr	r4, [pc, #148]	; (40b9f4 <__register_exitproc+0x9c>)
  40b95e:	6825      	ldr	r5, [r4, #0]
  40b960:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40b964:	4606      	mov	r6, r0
  40b966:	4688      	mov	r8, r1
  40b968:	4692      	mov	sl, r2
  40b96a:	4699      	mov	r9, r3
  40b96c:	b3c4      	cbz	r4, 40b9e0 <__register_exitproc+0x88>
  40b96e:	6860      	ldr	r0, [r4, #4]
  40b970:	281f      	cmp	r0, #31
  40b972:	dc17      	bgt.n	40b9a4 <__register_exitproc+0x4c>
  40b974:	1c43      	adds	r3, r0, #1
  40b976:	b176      	cbz	r6, 40b996 <__register_exitproc+0x3e>
  40b978:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40b97c:	2201      	movs	r2, #1
  40b97e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40b982:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40b986:	4082      	lsls	r2, r0
  40b988:	4311      	orrs	r1, r2
  40b98a:	2e02      	cmp	r6, #2
  40b98c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40b990:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40b994:	d01e      	beq.n	40b9d4 <__register_exitproc+0x7c>
  40b996:	3002      	adds	r0, #2
  40b998:	6063      	str	r3, [r4, #4]
  40b99a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40b99e:	2000      	movs	r0, #0
  40b9a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b9a4:	4b14      	ldr	r3, [pc, #80]	; (40b9f8 <__register_exitproc+0xa0>)
  40b9a6:	b303      	cbz	r3, 40b9ea <__register_exitproc+0x92>
  40b9a8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b9ac:	f3af 8000 	nop.w
  40b9b0:	4604      	mov	r4, r0
  40b9b2:	b1d0      	cbz	r0, 40b9ea <__register_exitproc+0x92>
  40b9b4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40b9b8:	2700      	movs	r7, #0
  40b9ba:	e880 0088 	stmia.w	r0, {r3, r7}
  40b9be:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b9c2:	4638      	mov	r0, r7
  40b9c4:	2301      	movs	r3, #1
  40b9c6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40b9ca:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40b9ce:	2e00      	cmp	r6, #0
  40b9d0:	d0e1      	beq.n	40b996 <__register_exitproc+0x3e>
  40b9d2:	e7d1      	b.n	40b978 <__register_exitproc+0x20>
  40b9d4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40b9d8:	430a      	orrs	r2, r1
  40b9da:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40b9de:	e7da      	b.n	40b996 <__register_exitproc+0x3e>
  40b9e0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40b9e4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b9e8:	e7c1      	b.n	40b96e <__register_exitproc+0x16>
  40b9ea:	f04f 30ff 	mov.w	r0, #4294967295
  40b9ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b9f2:	bf00      	nop
  40b9f4:	0040bcc4 	.word	0x0040bcc4
  40b9f8:	00000000 	.word	0x00000000
  40b9fc:	00002580 	.word	0x00002580
  40ba00:	000000c0 	.word	0x000000c0
  40ba04:	00000800 	.word	0x00000800
	...

0040ba14 <all_twi_definitions>:
  40ba14:	40018000 40018100 00000013 00000013     ...@...@........
  40ba24:	4001c000 4001c100 00000014 00000014     ...@...@........

0040ba34 <all_usart_definitions>:
  40ba34:	40024000 40024100 0000000e 0000000e     .@.@.A.@........
  40ba44:	40028000 40028100 0000000f 0000000f     ...@...@........
  40ba54:	454c4449 00000000                       IDLE....

0040ba5c <ucExpectedStackBytes.6087>:
  40ba5c:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
  40ba6c:	a5a5a5a5 20726d54 00637653 00007650     ....Tmr Svc.Pv..
  40ba7c:	6d6d6f43 00000000 6e696c42 0000796b     Comm....Blinky..
  40ba8c:	736f6361 00000000 6e697361 00000000     acos....asin....
  40ba9c:	74727173 00000000                       sqrt....

0040baa4 <npio2_hw>:
  40baa4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  40bab4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  40bac4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  40bad4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  40bae4:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  40baf4:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  40bb04:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  40bb14:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0040bb24 <two_over_pi>:
  40bb24:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  40bb34:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  40bb44:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  40bb54:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  40bb64:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  40bb74:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  40bb84:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  40bb94:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  40bba4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  40bbb4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  40bbc4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  40bbd4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  40bbe4:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  40bbf4:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  40bc04:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  40bc14:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  40bc24:	0060e27b 00c08c6b                       {.`.k...

0040bc2c <init_jk>:
  40bc2c:	00000002 00000003 00000004 00000006     ................
  40bc3c:	00000000                                ....

0040bc40 <PIo2>:
  40bc40:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  40bc50:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  40bc60:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  40bc70:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

0040bc80 <atanlo>:
  40bc80:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
  40bc90:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0040bca0 <atanhi>:
  40bca0:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
  40bcb0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
  40bcc0:	00000043                                C...

0040bcc4 <_global_impure_ptr>:
  40bcc4:	20000040                                @.. 

0040bcc8 <_init>:
  40bcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bcca:	bf00      	nop
  40bccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40bcce:	bc08      	pop	{r3}
  40bcd0:	469e      	mov	lr, r3
  40bcd2:	4770      	bx	lr

0040bcd4 <__init_array_start>:
  40bcd4:	0040b911 	.word	0x0040b911

0040bcd8 <__frame_dummy_init_array_entry>:
  40bcd8:	004000f1                                ..@.

0040bcdc <_fini>:
  40bcdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bcde:	bf00      	nop
  40bce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40bce2:	bc08      	pop	{r3}
  40bce4:	469e      	mov	lr, r3
  40bce6:	4770      	bx	lr

0040bce8 <__fini_array_start>:
  40bce8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <lat>:
2000000c:	ba88 418b                                   ...A

20000010 <lon>:
20000010:	e153 429c                                   S..B

20000014 <timeZone>:
20000014:	0000 40b0                                   ...@

20000018 <dist>:
20000018:	0000 40a0                                   ...@

2000001c <width>:
2000001c:	0000 4000                                   ...@

20000020 <pvAngleRng>:
20000020:	0000 422c                                   ..,B

20000024 <bkTrkParam1>:
20000024:	7a57 3ced                                   Wz.<

20000028 <bkTrkParam2>:
20000028:	999a 3fc9                                   ...?

2000002c <SystemCoreClock>:
2000002c:	0900 003d                                   ..=.

20000030 <uxCriticalNesting>:
20000030:	aaaa aaaa                                   ....

20000034 <xFreeBytesRemaining>:
20000034:	2000 0000                                   . ..

20000038 <xNextTaskUnblockTime>:
20000038:	ffff ffff                                   ....

2000003c <__fdlib_version>:
2000003c:	0001 0000                                   ....

20000040 <impure_data>:
20000040:	0000 0000 032c 2000 0394 2000 03fc 2000     ....,.. ... ... 
	...
20000074:	bcc0 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200000e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000468 <_impure_ptr>:
20000468:	0040 2000                                   @.. 
