
*** Running vivado
    with args -log toplevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 304.422 ; gain = 97.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/toplevel.vhd:41]
INFO: [Synth 8-3491] module 'multiplier8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:34' bound to instance 'multiplier' of component 'multiplier8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/toplevel.vhd:61]
INFO: [Synth 8-638] synthesizing module 'multiplier8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:41]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_01' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:88]
INFO: [Synth 8-638] synthesizing module 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (1#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:58]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:60]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:63]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:64]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:65]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:66]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA10' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA11' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:68]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA12' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:69]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA13' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:70]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA14' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:71]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA15' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'adder8bit' (2#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:42]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_23' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:89]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_45' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:90]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_67' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:91]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_0123' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:93]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_4567' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:94]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'adder_01234567' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'multiplier8bit' (3#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/multiplier8bit.vhd:41]
INFO: [Synth 8-3491] module 'BinaryToSevenSegment' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/registerfile/registerfile.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:34' bound to instance 'display' of component 'BinaryToSevenSegment' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/toplevel.vhd:66]
INFO: [Synth 8-638] synthesizing module 'BinaryToSevenSegment' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/registerfile/registerfile.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'BinaryToSevenSegment' (4#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/registerfile/registerfile.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (5#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/new/toplevel.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 341.828 ; gain = 134.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 341.828 ; gain = 134.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 634.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_1khz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_1khz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/registerfile/registerfile.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'bcd_digit_reg' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/multiplier8bit/multiplier8bit.srcs/sources_1/imports/InClassExamples/registerfile/registerfile.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 45    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 112   
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module BinaryToSevenSegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 45    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "display/clk_1khz" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 634.289 ; gain = 427.410

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (display/an_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (display/an_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (display/an_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (display/an_reg[0]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 634.289 ; gain = 427.410

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 634.289 ; gain = 427.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 673.867 ; gain = 466.988

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |    20|
|5     |LUT3   |    19|
|6     |LUT4   |    29|
|7     |LUT5   |    42|
|8     |LUT6   |   124|
|9     |FDRE   |    19|
|10    |LDC    |     2|
|11    |LDP    |     2|
|12    |IBUF   |    17|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------------------+------+
|      |Instance  |Module               |Cells |
+------+----------+---------------------+------+
|1     |top       |                     |   306|
|2     |  display |BinaryToSevenSegment |   277|
+------+----------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 673.867 ; gain = 154.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 673.867 ; gain = 466.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 673.867 ; gain = 449.645
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 673.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 05 18:54:14 2017...
