Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 19:26:36 2024
| Host         : JJnvn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       76          
HPDR-1     Warning           Port pin direction inconsistency  1           
SYNTH-16   Warning           Address collision                 1           
TIMING-18  Warning           Missing input or output delay     27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (98)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (153)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (98)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: baudrate_gen_inst/baud_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (153)
--------------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.822        0.000                      0                  374        0.156        0.000                      0                  374        4.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.822        0.000                      0                  374        0.156        0.000                      0                  374        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 1.626ns (20.256%)  route 6.401ns (79.744%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.938    13.155    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.103    14.977    rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 1.626ns (20.327%)  route 6.373ns (79.673%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.910    13.127    rgb_next[11]
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.108    14.971    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 1.626ns (20.514%)  route 6.300ns (79.486%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.837    13.054    rgb_next[11]
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.072    15.007    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.626ns (20.624%)  route 6.258ns (79.376%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.795    13.012    rgb_next[11]
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.103    14.978    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 1.626ns (20.559%)  route 6.283ns (79.441%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.820    13.037    rgb_next[11]
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.626ns (20.903%)  route 6.153ns (79.097%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.689    12.906    rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.626ns (20.903%)  route 6.153ns (79.097%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.690    12.907    rgb_next[11]
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.061    15.022    rgb_reg_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.626ns (21.207%)  route 6.041ns (78.793%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.607     5.128    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.010 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=112, routed)         1.566     7.576    tsg/dp_ram/DOBDO[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.700 r  tsg/dp_ram/rgb_reg[11]_i_137/O
                         net (fo=1, routed)           1.001     8.701    tsg/dp_ram/rgb_reg[11]_i_137_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.825 r  tsg/dp_ram/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.767     9.592    tsg/dp_ram/rgb_reg[11]_i_40_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.716 r  tsg/dp_ram/rgb_reg[11]_i_34/O
                         net (fo=1, routed)           0.727    10.443    tsg/dp_ram/rgb_reg[11]_i_34_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  tsg/dp_ram/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.580    11.147    tsg/dp_ram/rgb_reg[11]_i_10_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.271 r  tsg/dp_ram/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.822    12.093    tsg/dp_ram/rgb_reg[11]_i_3_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.578    12.795    rgb_next[11]
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 2.506ns (46.290%)  route 2.908ns (53.710%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    baudrate_gen_inst/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.142    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.259    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.376    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.699 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.517    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.306     8.823 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.445     9.269    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.393 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          1.102    10.495    baudrate_gen_inst/clear
    SLICE_X35Y37         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X35Y37         FDRE (Setup_fdre_C_R)       -0.429    14.617    baudrate_gen_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 2.506ns (46.290%)  route 2.908ns (53.710%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    baudrate_gen_inst/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.142    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.259    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.376    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.699 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.517    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.306     8.823 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.445     9.269    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.393 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          1.102    10.495    baudrate_gen_inst/clear
    SLICE_X35Y37         FDRE                                         r  baudrate_gen_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudrate_gen_inst/counter_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X35Y37         FDRE (Setup_fdre_C_R)       -0.429    14.617    baudrate_gen_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  tsg/pix_x1_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.694    tsg/pix_x1_reg[2]
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x2_reg_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.064     1.538    tsg/pix_x2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  tsg/pix_x1_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    tsg/pix_x1_reg[0]
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x2_reg_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.060     1.534    tsg/pix_x2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  tsg/pix_x1_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.694    tsg/pix_x1_reg[1]
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x2_reg_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.053     1.527    tsg/pix_x2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.727%)  route 0.143ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.143     1.758    tsg/ram_reg[3]
    SLICE_X6Y37          FDCE                                         r  tsg/pix_x1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    tsg/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.085     1.573    tsg/pix_x1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.754%)  route 0.282ns (63.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.282     1.891    tsg/dp_ram/ADDRBWRADDR[9]
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.873     2.001    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.706    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tsg/db_right/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_right/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    tsg/db_right/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  tsg/db_right/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  tsg/db_right/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.121     1.736    tsg/db_right/state_reg[0]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.048     1.784 r  tsg/db_right/q_reg[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.784    tsg/db_right/q_next0_in[12]
    SLICE_X1Y36          FDCE                                         r  tsg/db_right/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    tsg/db_right/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  tsg/db_right/q_reg_reg[12]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107     1.594    tsg/db_right/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsg/db_left/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_left/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.466%)  route 0.146ns (43.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    tsg/db_left/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  tsg/db_left/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tsg/db_left/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.146     1.760    tsg/db_left/state_reg[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.048     1.808 r  tsg/db_left/q_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.808    tsg/db_left/q_next0_in[15]
    SLICE_X2Y33          FDCE                                         r  tsg/db_left/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    tsg/db_left/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  tsg/db_left/q_reg_reg[15]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.131     1.617    tsg/db_left/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tsg/db_right/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_right/q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.887%)  route 0.122ns (39.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    tsg/db_right/clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  tsg/db_right/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  tsg/db_right/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.122     1.737    tsg/db_right/state_reg[0]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.049     1.786 r  tsg/db_right/q_reg[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.786    tsg/db_right/q_next0_in[9]
    SLICE_X1Y36          FDCE                                         r  tsg/db_right/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    tsg/db_right/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  tsg/db_right/q_reg_reg[9]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107     1.594    tsg/db_right/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tsg/db_left/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_left/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.799%)  route 0.150ns (44.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    tsg/db_left/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  tsg/db_left/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tsg/db_left/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.150     1.764    tsg/db_left/state_reg[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.048     1.812 r  tsg/db_left/q_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.812    tsg/db_left/q_next0_in[16]
    SLICE_X2Y33          FDCE                                         r  tsg/db_left/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    tsg/db_left/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  tsg/db_left/q_reg_reg[16]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.131     1.617    tsg/db_left/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    tsg/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  tsg/pix_x1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  tsg/pix_x1_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.748    tsg/pix_x1_reg[4]
    SLICE_X6Y37          FDCE                                         r  tsg/pix_x2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    tsg/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  tsg/pix_x2_reg_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.063     1.551    tsg/pix_x2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    dataout_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38    dataout_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst2/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 4.092ns (48.904%)  route 4.275ns (51.096%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  uart_tx_inst2/bit_out_reg/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_tx_inst2/bit_out_reg/Q
                         net (fo=2, routed)           2.147     2.603    uart_tx_inst2/Tx
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     2.727 r  uart_tx_inst2/JB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.128     4.855    JB_IBUF__0[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.367 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.367    JB[1]
    A16                                                               r  JB[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 4.036ns (53.360%)  route 3.527ns (46.640%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  uart_tx_inst/bit_out_reg/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_tx_inst/bit_out_reg/Q
                         net (fo=1, routed)           3.527     4.045    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.563 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.563    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 1.456ns (24.839%)  route 4.406ns (75.161%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.406     5.863    vga/AR[0]
    SLICE_X9Y32          FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 1.456ns (24.839%)  route 4.406ns (75.161%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.406     5.863    vga/AR[0]
    SLICE_X9Y32          FDCE                                         f  vga/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 1.456ns (24.839%)  route 4.406ns (75.161%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.406     5.863    vga/AR[0]
    SLICE_X9Y32          FDCE                                         f  vga/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 1.456ns (24.839%)  route 4.406ns (75.161%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.406     5.863    vga/AR[0]
    SLICE_X9Y32          FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.732ns  (logic 1.456ns (25.407%)  route 4.275ns (74.593%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.275     5.732    vga/AR[0]
    SLICE_X8Y33          FDCE                                         f  vga/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.732ns  (logic 1.456ns (25.407%)  route 4.275ns (74.593%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.275     5.732    vga/AR[0]
    SLICE_X8Y33          FDCE                                         f  vga/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            uart_tx_inst2/sending_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.490ns  (logic 1.689ns (30.771%)  route 3.801ns (69.229%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  set_IBUF_inst/O
                         net (fo=14, routed)          2.717     4.158    uart_tx_inst2/set_IBUF
    SLICE_X1Y41          LUT3 (Prop_lut3_I1_O)        0.124     4.282 r  uart_tx_inst2/temp[6]_i_1__0/O
                         net (fo=8, routed)           1.084     5.366    uart_tx_inst2/temp[6]_i_1__0_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     5.490 r  uart_tx_inst2/sending_i_1__0/O
                         net (fo=1, routed)           0.000     5.490    uart_tx_inst2/sending_i_1__0_n_0
    SLICE_X1Y41          FDRE                                         r  uart_tx_inst2/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.280ns  (logic 1.456ns (27.578%)  route 3.824ns (72.422%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         3.824     5.280    vga/AR[0]
    SLICE_X7Y37          FDCE                                         f  vga/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser_inst/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE                         0.000     0.000 r  singlePulser_inst/state_reg/C
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  singlePulser_inst/state_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart_rx_inst/p_0_in[0]
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart_rx_inst/d_i_1/O
                         net (fo=1, routed)           0.000     0.289    singlePulser_inst/d_reg_1
    SLICE_X4Y35          FDRE                                         r  singlePulser_inst/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  uart_tx_inst2/count_reg[0]/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst2/count_reg[0]/Q
                         net (fo=8, routed)           0.141     0.282    uart_tx_inst2/count_reg[0]
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.045     0.327 r  uart_tx_inst2/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.327    uart_tx_inst2/p_0_in__1[2]
    SLICE_X0Y42          FDRE                                         r  uart_tx_inst2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst2/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  uart_tx_inst2/count_reg[0]/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst2/count_reg[0]/Q
                         net (fo=8, routed)           0.142     0.283    uart_tx_inst2/count_reg[0]
    SLICE_X0Y42          LUT4 (Prop_lut4_I1_O)        0.045     0.328 r  uart_tx_inst2/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.328    uart_tx_inst2/p_0_in__1[3]
    SLICE_X0Y42          FDRE                                         r  uart_tx_inst2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE                         0.000     0.000 r  uart_tx_inst/count_reg[6]/C
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.145     0.286    uart_tx_inst/count_reg[6]
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.045     0.331 r  uart_tx_inst/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.331    uart_tx_inst/bit_out_i_3_n_0
    SLICE_X2Y39          FDRE                                         r  uart_tx_inst/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst2/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst2/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  uart_tx_inst2/count_reg[0]/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst2/count_reg[0]/Q
                         net (fo=8, routed)           0.142     0.283    uart_tx_inst2/count_reg[0]
    SLICE_X0Y42          LUT5 (Prop_lut5_I3_O)        0.049     0.332 r  uart_tx_inst2/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.332    uart_tx_inst2/p_0_in__1[4]
    SLICE_X0Y42          FDRE                                         r  uart_tx_inst2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  uart_rx_inst/last_bit_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_inst/last_bit_reg/Q
                         net (fo=2, routed)           0.158     0.299    uart_rx_inst/last_bit
    SLICE_X3Y41          LUT4 (Prop_lut4_I1_O)        0.043     0.342 r  uart_rx_inst/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.342    uart_rx_inst/receiving_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  uart_rx_inst/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  uart_rx_inst/last_bit_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_rx_inst/last_bit_reg/Q
                         net (fo=2, routed)           0.158     0.299    uart_rx_inst/last_bit
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.045     0.344 r  uart_rx_inst/received_i_1/O
                         net (fo=1, routed)           0.000     0.344    uart_rx_inst/received_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  uart_rx_inst/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  uart_tx_inst/count_reg[0]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    uart_tx_inst/count_reg[0]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  uart_tx_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    uart_tx_inst/p_0_in__0[1]
    SLICE_X3Y36          FDRE                                         r  uart_tx_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  uart_tx_inst/count_reg[0]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_tx_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    uart_tx_inst/count_reg[0]
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uart_tx_inst/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    uart_tx_inst/p_0_in__0[0]
    SLICE_X3Y36          FDRE                                         r  uart_tx_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  uart_tx_inst/sending_reg/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst/sending_reg/Q
                         net (fo=4, routed)           0.168     0.309    uart_tx_inst/sending
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  uart_tx_inst/sending_i_1/O
                         net (fo=1, routed)           0.000     0.354    uart_tx_inst/sending_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  uart_tx_inst/sending_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 4.021ns (66.932%)  route 1.987ns (33.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.560     5.081    vga/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.987     7.586    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.089 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.089    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.986ns (67.508%)  route 1.919ns (32.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.919     7.532    rgb_reg_reg[11]_lopt_replica_6_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.062 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.062    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.953ns (67.964%)  route 1.863ns (32.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.630     5.151    vga/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.863     7.470    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.967 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.967    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.980ns (70.079%)  route 1.699ns (29.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.699     7.312    rgb_reg_reg[11]_lopt_replica_7_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.836 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.836    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.958ns (69.778%)  route 1.714ns (30.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.714     7.323    rgb_reg_reg[11]_lopt_replica_2_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.825 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.825    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.975ns (70.348%)  route 1.676ns (29.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.676     7.289    rgb_OBUF[2]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.808 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.808    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.975ns (70.392%)  route 1.672ns (29.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.672     7.280    rgb_reg_reg[11]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.799 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.799    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.518ns  (logic 3.985ns (72.217%)  route 1.533ns (27.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.533     7.146    rgb_reg_reg[11]_lopt_replica_5_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.675 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.675    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 3.980ns (72.191%)  route 1.533ns (27.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.533     7.144    rgb_reg_reg[11]_lopt_replica_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.668 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.668    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.514ns  (logic 3.981ns (72.195%)  route 1.533ns (27.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.533     7.143    rgb_reg_reg[11]_lopt_replica_4_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.668 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.668    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.148ns (57.549%)  route 0.109ns (42.451%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  dataout_reg[2]/Q
                         net (fo=1, routed)           0.109     1.733    uart_tx_inst/Q[2]
    SLICE_X3Y38          FDRE                                         r  uart_tx_inst/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  dataout_reg[6]/Q
                         net (fo=1, routed)           0.114     1.738    uart_tx_inst/Q[6]
    SLICE_X3Y38          FDRE                                         r  uart_tx_inst/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.110     1.696    vga/v_count_reg_reg[8]_0[0]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.045     1.741 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    vga/v_count_next[1]_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.110     1.696    vga/v_count_reg_reg[8]_0[0]
    SLICE_X8Y33          LUT5 (Prop_lut5_I3_O)        0.048     1.744 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    vga/v_count_next[4]_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dataout_reg[1]/Q
                         net (fo=1, routed)           0.116     1.756    uart_tx_inst/Q[1]
    SLICE_X3Y38          FDRE                                         r  uart_tx_inst/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.110     1.725    vga/Q[0]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    vga/h_count_next_0[1]
    SLICE_X6Y39          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.110     1.725    vga/Q[0]
    SLICE_X6Y39          LUT3 (Prop_lut3_I1_O)        0.048     1.773 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    vga/h_count_next_0[2]
    SLICE_X6Y39          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.114     1.729    vga/Q[0]
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.774 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    vga/h_count_next_0[0]
    SLICE_X6Y39          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.353%)  route 0.163ns (46.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.163     1.748    vga/v_count_reg_reg[8]_0[1]
    SLICE_X9Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga/v_count_next[5]_i_1_n_0
    SLICE_X9Y32          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dataout_reg[0]/Q
                         net (fo=1, routed)           0.153     1.793    uart_tx_inst/Q[0]
    SLICE_X1Y38          FDRE                                         r  uart_tx_inst/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.456ns (22.727%)  route 4.951ns (77.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.951     6.407    vga/AR[0]
    SLICE_X5Y39          FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515     4.856    vga/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.456ns (22.727%)  route 4.951ns (77.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.951     6.407    vga/AR[0]
    SLICE_X5Y39          FDCE                                         f  vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515     4.856    vga/clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_up/q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.456ns (23.166%)  route 4.830ns (76.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.830     6.286    tsg/db_up/AR[0]
    SLICE_X7Y29          FDCE                                         f  tsg/db_up/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.506     4.847    tsg/db_up/clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  tsg/db_up/q_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_up/q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.456ns (23.166%)  route 4.830ns (76.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.830     6.286    tsg/db_up/AR[0]
    SLICE_X7Y29          FDCE                                         f  tsg/db_up/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.506     4.847    tsg/db_up/clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  tsg/db_up/q_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_up/q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.456ns (23.166%)  route 4.830ns (76.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.830     6.286    tsg/db_up/AR[0]
    SLICE_X7Y29          FDCE                                         f  tsg/db_up/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.506     4.847    tsg/db_up/clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  tsg/db_up/q_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_up/q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.456ns (23.166%)  route 4.830ns (76.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.830     6.286    tsg/db_up/AR[0]
    SLICE_X7Y29          FDCE                                         f  tsg/db_up/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.506     4.847    tsg/db_up/clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  tsg/db_up/q_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.456ns (23.228%)  route 4.813ns (76.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.813     6.269    vga/AR[0]
    SLICE_X5Y38          FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.514     4.855    vga/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.456ns (23.228%)  route 4.813ns (76.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.813     6.269    vga/AR[0]
    SLICE_X5Y38          FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.514     4.855    vga/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.456ns (23.228%)  route 4.813ns (76.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.813     6.269    vga/AR[0]
    SLICE_X5Y38          FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.514     4.855    vga/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.456ns (23.245%)  route 4.808ns (76.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=178, routed)         4.808     6.264    tsg/AR[0]
    SLICE_X7Y36          FDCE                                         f  tsg/pix_x1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  tsg/pix_x1_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.059     0.207    vga/h_count_next[2]
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.242    vga/h_count_next[9]
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.113     0.254    vga/v_count_next[6]
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.258    vga/v_count_next[7]
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    vga/v_count_next[1]
    SLICE_X9Y33          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next[0]
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.720%)  route 0.165ns (56.280%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.165     0.293    vga/v_count_next[8]
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.830     1.957    vga/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.153     0.294    vga/h_count_next[7]
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.153     0.294    vga/h_count_next[8]
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.155     0.296    vga/h_count_next[4]
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  vga/h_count_reg_reg[4]/C





