/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [33:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  reg [5:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_64z;
  reg [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_2z[0] : in_data[20];
  assign celloutsig_0_35z = ~(celloutsig_0_4z & celloutsig_0_5z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_11z[2] & celloutsig_0_4z);
  assign celloutsig_0_17z = ~(celloutsig_0_12z & celloutsig_0_15z[0]);
  assign celloutsig_0_1z = ~(in_data[70] | celloutsig_0_0z[0]);
  assign celloutsig_0_12z = ~celloutsig_0_4z;
  assign celloutsig_1_7z = ~((in_data[183] | celloutsig_1_6z) & celloutsig_1_1z);
  assign celloutsig_1_5z = celloutsig_1_0z[0] | celloutsig_1_3z[13];
  assign celloutsig_1_6z = celloutsig_1_0z[2] | in_data[134];
  assign celloutsig_0_9z = celloutsig_0_3z[7] | in_data[51];
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_3z[5]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z ^ in_data[135]);
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 34'h000000000;
    else _00_ <= { in_data[68:59], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[180:169], celloutsig_1_1z, celloutsig_1_1z } & in_data[136:123];
  assign celloutsig_1_13z = celloutsig_1_3z[13:8] == { celloutsig_1_3z[12:8], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z } >= { celloutsig_1_10z[5:1], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_15z[2:1], celloutsig_1_2z } <= { celloutsig_1_2z[10:2], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:0], celloutsig_1_1z, celloutsig_1_1z } || { celloutsig_1_3z[10:8], celloutsig_1_0z };
  assign celloutsig_0_38z = { celloutsig_0_5z[2:0], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_27z } < { celloutsig_0_13z[8:6], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_1_15z = { celloutsig_1_3z[4:3], celloutsig_1_13z } % { 1'h1, celloutsig_1_2z[2:1] };
  assign celloutsig_0_14z = { celloutsig_0_6z[2:0], celloutsig_0_5z } % { 1'h1, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_11z[2], celloutsig_0_17z, celloutsig_0_1z } % { 1'h1, celloutsig_0_15z[2:1] };
  assign celloutsig_0_0z = in_data[22:18] % { 1'h1, in_data[41:38] };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z } % { 1'h1, celloutsig_0_7z, in_data[0] };
  assign celloutsig_0_15z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[2:0] };
  assign celloutsig_0_22z = { celloutsig_0_5z[3:2], celloutsig_0_21z } % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * in_data[168:156];
  assign celloutsig_1_18z = { celloutsig_1_2z[2], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_11z } * { celloutsig_1_3z[10:6], celloutsig_1_9z, celloutsig_1_16z };
  assign celloutsig_1_10z = celloutsig_1_3z[12] ? { 1'h1, celloutsig_1_3z[11:6], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z } : in_data[124:113];
  assign celloutsig_0_27z = celloutsig_0_4z ? { celloutsig_0_15z[2:0], celloutsig_0_1z } : { celloutsig_0_25z[3:1], celloutsig_0_17z };
  assign celloutsig_0_18z = { celloutsig_0_3z[8:5], celloutsig_0_12z, celloutsig_0_2z } != { in_data[19:13], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_11z = { celloutsig_1_2z[3], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z } !== { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_10z[3:0] !== in_data[104:101];
  assign celloutsig_0_10z = & { celloutsig_0_7z, celloutsig_0_6z[3:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[87:76] >> { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[26:13] <<< { in_data[39:32], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[167:165] <<< in_data[124:122];
  assign celloutsig_0_13z = { in_data[72:65], celloutsig_0_12z } <<< { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_13z[6:0] <<< { celloutsig_0_13z[2:0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } - { celloutsig_0_0z[2:0], celloutsig_0_4z };
  assign celloutsig_1_9z = ~((celloutsig_1_3z[2] & celloutsig_1_4z) | celloutsig_1_7z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_6z = celloutsig_0_3z[9:6];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_64z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_64z = { in_data[13:12], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_28z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_28z = { _00_[16:12], celloutsig_0_9z };
  assign celloutsig_0_42z = ~((celloutsig_0_3z[12] & celloutsig_0_38z) | (celloutsig_0_35z & celloutsig_0_28z[5]));
  assign celloutsig_1_1z = ~((in_data[162] & in_data[150]) | (in_data[152] & in_data[184]));
  assign { out_data[134:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_64z };
endmodule
